Analysis & Synthesis report for emsx_top_de0cv
Sat Aug 07 22:17:28 2021
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|STATE
 12. State Machine - |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_NTSC_PAL:U_VDP_NTSC_PAL|FF_SSTATE
 13. State Machine - |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPSTATE
 14. State Machine - |emsx_top_de0cv|emsx_top:U92|ff_logo_timeout
 15. State Machine - |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|my_cmd_state
 16. State Machine - |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|my_rx_state
 17. State Machine - |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|my_tx_state
 18. State Machine - |emsx_top_de0cv|emsx_top:U92|DEBUG_ENA
 19. State Machine - |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|UART:U1|tx_current_state_s
 20. State Machine - |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|UART:U1|rx_current_state_s
 21. State Machine - |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Seq
 22. State Machine - |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|MtxSeq
 23. State Machine - |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|ff_state
 24. State Machine - |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_state
 25. State Machine - |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_rx_state
 26. State Machine - |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_state
 27. State Machine - |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_tx_state
 28. Registers Protected by Synthesis
 29. Registers Removed During Synthesis
 30. Removed Registers Triggering Further Register Optimizations
 31. General Register Statistics
 32. Inverted Register Statistics
 33. Registers Packed Into Inferred Megafunctions
 34. Multiplexer Restructuring Statistics (Restructuring Performed)
 35. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component
 36. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated
 37. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 38. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 39. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|altsyncram_31b1:fifo_ram
 40. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|dffpipe_3dc:rdaclr
 41. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 42. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14
 43. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|dffpipe_3dc:wraclr
 44. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 45. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17
 46. Source assignments for emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated
 47. Source assignments for emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated
 48. Source assignments for emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|altsyncram:Mux7_rtl_0|altsyncram_9971:auto_generated
 49. Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_svp1:auto_generated
 50. Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_2tp1:auto_generated
 51. Source assignments for emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0|altsyncram_hia1:auto_generated
 52. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|altsyncram:Mux4_rtl_0|altsyncram_5571:auto_generated
 53. Source assignments for emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0|altsyncram_qvm1:auto_generated
 54. Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_svp1:auto_generated
 55. Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0|altsyncram_osp1:auto_generated
 56. Source assignments for emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated
 57. Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0|altsyncram_a0q1:auto_generated
 58. Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_60q1:auto_generated
 59. Source assignments for emsx_top:U92|rtc:u_real_time_clock|ram:u_mem|altsyncram:blkram_rtl_0|altsyncram_mia1:auto_generated
 60. Source assignments for emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0|altsyncram_gia1:auto_generated
 61. Source assignments for emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0|altsyncram_jia1:auto_generated
 62. Source assignments for emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated
 63. Source assignments for emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated
 64. Source assignments for emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated
 65. Source assignments for emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated
 66. Source assignments for emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated
 67. Source assignments for emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated
 68. Source assignments for emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated
 69. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_ntd1:auto_generated
 70. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_rtd1:auto_generated
 71. Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|altsyncram:ram_rtl_0|altsyncram_8s42:auto_generated
 72. Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_g0q1:auto_generated
 73. Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_g0q1:auto_generated
 74. Source assignments for emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated
 75. Source assignments for emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated
 76. Parameter Settings for User Entity Instance: pll_de0cv:U90|pll_de0cv_0002:pll_de0cv_inst|altera_pll:altera_pll_i
 77. Parameter Settings for User Entity Instance: emsx_top:U92|sound_mixer:u_sound_mixer
 78. Parameter Settings for User Entity Instance: emsx_top:U92|T80a:u_z80
 79. Parameter Settings for User Entity Instance: emsx_top:U92|T80a:u_z80|T80:u0
 80. Parameter Settings for User Entity Instance: emsx_top:U92|T80a:u_z80|T80:u0|T80_MCode:mcode
 81. Parameter Settings for User Entity Instance: emsx_top:U92|T80a:u_z80|T80:u0|T80_ALU:alu
 82. Parameter Settings for User Entity Instance: emsx_top:U92|T800a:u_r800
 83. Parameter Settings for User Entity Instance: emsx_top:U92|T800a:u_r800|T800:u0
 84. Parameter Settings for User Entity Instance: emsx_top:U92|T800a:u_r800|T800:u0|T800_MCode:mcode
 85. Parameter Settings for User Entity Instance: emsx_top:U92|T800a:u_r800|T800:u0|T800_ALU:alu
 86. Parameter Settings for User Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s0
 87. Parameter Settings for User Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s2
 88. Parameter Settings for User Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s5
 89. Parameter Settings for User Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s8
 90. Parameter Settings for User Entity Instance: emsx_top:U92|INTERPO:u_interpo
 91. Parameter Settings for User Entity Instance: emsx_top:U92|INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL
 92. Parameter Settings for User Entity Instance: emsx_top:U92|LPF2:u_lpf2
 93. Parameter Settings for User Entity Instance: emsx_top:U92|esepwm:u_esepwm
 94. Parameter Settings for User Entity Instance: emsx_top:U92|esepwm:u_esepwm|esefir5:U1
 95. Parameter Settings for User Entity Instance: emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0
 96. Parameter Settings for User Entity Instance: emsx_top:U92|wifi:u_wifi|FIFO:U2
 97. Parameter Settings for User Entity Instance: emsx_top:U92|tr_midi:u_tr_midi
 98. Parameter Settings for User Entity Instance: emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0
 99. Parameter Settings for User Entity Instance: emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1
100. Parameter Settings for User Entity Instance: emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2
101. Parameter Settings for User Entity Instance: emsx_top:U92|opl3:u_opl3
102. Parameter Settings for User Entity Instance: emsx_top:U92|opl3:u_opl3|opl3sw:opl3
103. Parameter Settings for User Entity Instance: emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram
104. Parameter Settings for User Entity Instance: emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component
105. Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0
106. Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0
107. Parameter Settings for Inferred Entity Instance: emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|altsyncram:Mux7_rtl_0
108. Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1
109. Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0
110. Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0
111. Parameter Settings for Inferred Entity Instance: emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|altsyncram:Mux4_rtl_0
112. Parameter Settings for Inferred Entity Instance: emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0
113. Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0
114. Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0
115. Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0
116. Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0
117. Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0
118. Parameter Settings for Inferred Entity Instance: emsx_top:U92|rtc:u_real_time_clock|ram:u_mem|altsyncram:blkram_rtl_0
119. Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0
120. Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0
121. Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0
122. Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0
123. Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0
124. Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0
125. Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0
126. Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0
127. Parameter Settings for Inferred Entity Instance: emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|altsyncram:blkram_rtl_0
128. Parameter Settings for Inferred Entity Instance: emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:sin_tab_rtl_0
129. Parameter Settings for Inferred Entity Instance: emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0
130. Parameter Settings for Inferred Entity Instance: emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|altsyncram:ram_rtl_0
131. Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0
132. Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1
133. Parameter Settings for Inferred Entity Instance: emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0
134. Parameter Settings for Inferred Entity Instance: emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0
135. dcfifo Parameter Settings by Entity Instance
136. altsyncram Parameter Settings by Entity Instance
137. Port Connectivity Checks: "emsx_top:U92|ocmkai_debugger:u_ocmkai_debugger"
138. Port Connectivity Checks: "emsx_top:U92|ocmkai_control_decice:u_ocmkai_control_device"
139. Port Connectivity Checks: "emsx_top:U92|switched_io_ports:u_switched_io_ports"
140. Port Connectivity Checks: "emsx_top:U92|system_flags:u_system_flags"
141. Port Connectivity Checks: "emsx_top:U92|s1990:u_s1990"
142. Port Connectivity Checks: "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS"
143. Port Connectivity Checks: "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80"
144. Port Connectivity Checks: "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq"
145. Port Connectivity Checks: "emsx_top:U92|opl3:u_opl3|timer:timer2"
146. Port Connectivity Checks: "emsx_top:U92|opl3:u_opl3|timer:timer1"
147. Port Connectivity Checks: "emsx_top:U92|opl3:u_opl3"
148. Port Connectivity Checks: "emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253"
149. Port Connectivity Checks: "emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"
150. Port Connectivity Checks: "emsx_top:U92|tr_midi:u_tr_midi"
151. Port Connectivity Checks: "emsx_top:U92|wifi:u_wifi|UART:U1"
152. Port Connectivity Checks: "emsx_top:U92|wifi:u_wifi"
153. Port Connectivity Checks: "emsx_top:U92|tr_pcm:u_tr_pcm"
154. Port Connectivity Checks: "emsx_top:U92|eseopll:u_eseopll|opll:U1"
155. Port Connectivity Checks: "emsx_top:U92|megaram:u_megaram_for_slot2"
156. Port Connectivity Checks: "emsx_top:U92|megaram:u_megaram_for_slot1"
157. Port Connectivity Checks: "emsx_top:U92|psg:u_psg"
158. Port Connectivity Checks: "emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG"
159. Port Connectivity Checks: "emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB"
160. Port Connectivity Checks: "emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM"
161. Port Connectivity Checks: "emsx_top:U92|VDP:u_v9958|VDP_SSG:U_SSG"
162. Port Connectivity Checks: "emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF"
163. Port Connectivity Checks: "emsx_top:U92|VDP:u_v9958"
164. Port Connectivity Checks: "emsx_top:U92|kanji:u_kanji_rom"
165. Port Connectivity Checks: "emsx_top:U92|rtc:u_real_time_clock|ram:u_mem"
166. Port Connectivity Checks: "emsx_top:U92|rtc:u_real_time_clock"
167. Port Connectivity Checks: "emsx_top:U92|mapper:u_mapper_ram_for_slot3_0"
168. Port Connectivity Checks: "emsx_top:U92|megarom_pana:u_megarom_pana"
169. Port Connectivity Checks: "emsx_top:U92|megasd:u_megasd"
170. Port Connectivity Checks: "emsx_top:U92|T800a:u_r800|T800:u0"
171. Port Connectivity Checks: "emsx_top:U92|T800a:u_r800"
172. Port Connectivity Checks: "emsx_top:U92|T80a:u_z80|T80:u0"
173. Port Connectivity Checks: "emsx_top:U92|T80a:u_z80"
174. Port Connectivity Checks: "emsx_top:U92|emsx_sdram_controller:u_sdram_control"
175. Port Connectivity Checks: "emsx_top:U92|sound_mixer:u_sound_mixer|scc_mix_mul:u_mul"
176. Port Connectivity Checks: "emsx_top:U92|sound_mixer:u_sound_mixer"
177. Port Connectivity Checks: "emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector"
178. Port Connectivity Checks: "emsx_top:U92|indicator:u_indicator"
179. Port Connectivity Checks: "emsx_top:U92"
180. Port Connectivity Checks: "pll_de0cv:U90"
181. Post-Synthesis Netlist Statistics for Top Partition
182. Elapsed Time Per Partition
183. Analysis & Synthesis Messages
184. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Aug 07 22:17:27 2021       ;
; Quartus Prime Version           ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                   ; emsx_top_de0cv                              ;
; Top-level Entity Name           ; emsx_top_de0cv                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5797                                        ;
; Total pins                      ; 195                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 329,120                                     ;
; Total DSP Blocks                ; 22                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; emsx_top_de0cv     ; emsx_top_de0cv     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Optimization Technique                                                          ; Area               ; Balanced           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.57        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  52.4%      ;
;     Processor 3            ;  52.4%      ;
;     Processor 4            ;  52.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                                    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                          ; Library   ;
+---------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------+
; ../../src/peripheral/fifo/fifo.vhd                                  ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/fifo/fifo.vhd                                    ;           ;
; ../../src/peripheral/uart/uart.vhd                                  ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/uart/uart.vhd                                    ;           ;
; ../../src/wifi/wifi.vhd                                             ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/wifi/wifi.vhd                                               ;           ;
; ../../src/sound/opl3/opl3seq.sv                                     ; yes             ; User SystemVerilog HDL File                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3seq.sv                                       ;           ;
; ../../src/sound/opl3/opl3fm.sv                                      ; yes             ; User SystemVerilog HDL File                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3fm.sv                                        ;           ;
; ../../src/sound/opl3/opl3.sv                                        ; yes             ; User SystemVerilog HDL File                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3.sv                                          ;           ;
; ../../src/sound/opl3/nextz80reg.v                                   ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80reg.v                                     ;           ;
; ../../src/sound/opl3/nextz80cpu.v                                   ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80cpu.v                                     ;           ;
; ../../src/sound/opl3/nextz80alu.v                                   ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80alu.v                                     ;           ;
; ../../src/sound/opl3/compressor.sv                                  ; yes             ; User SystemVerilog HDL File                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/compressor.sv                                    ;           ;
; ../../src/peripheral/ocmkai_debugger/ocmkai_debugger.v              ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ocmkai_debugger/ocmkai_debugger.v                ;           ;
; ../../src/peripheral/panamega/megarom_pana.v                        ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/panamega/megarom_pana.v                          ;           ;
; ../../src/peripheral/indicator/indicator.v                          ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/indicator/indicator.v                            ;           ;
; ../../src/peripheral/freerun_counter/freerun_counter.v              ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/freerun_counter/freerun_counter.v                ;           ;
; ../../src/peripheral/ppi/ppi.v                                      ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ppi/ppi.v                                        ;           ;
; ../../src/sound/mixer/sound_mixer.v                                 ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/mixer/sound_mixer.v                                   ;           ;
; ../../src/peripheral/ocm/ocm_bus_selector.v                         ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ocm/ocm_bus_selector.v                           ;           ;
; ../../src/peripheral/reset_controller/reset_controller.v            ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/reset_controller/reset_controller.v              ;           ;
; ../../src/peripheral/clock_generator/clock_generator.v              ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/clock_generator/clock_generator.v                ;           ;
; ../../src/peripheral/ocmkai_control_device/ocmkai_control_device.v  ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ocmkai_control_device/ocmkai_control_device.v    ;           ;
; ../../src/sdram/emsx_sdram_controller.v                             ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sdram/emsx_sdram_controller.v                               ;           ;
; ../../src/video/vencode.vhd                                         ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vencode.vhd                                           ;           ;
; ../../src/video/vdp_wait_control.vhd                                ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_wait_control.vhd                                  ;           ;
; ../../src/video/vdp_vga.vhd                                         ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_vga.vhd                                           ;           ;
; ../../src/video/vdp_text12.vhd                                      ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_text12.vhd                                        ;           ;
; ../../src/video/vdp_ssg.vhd                                         ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_ssg.vhd                                           ;           ;
; ../../src/video/vdp_sprite.vhd                                      ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_sprite.vhd                                        ;           ;
; ../../src/video/vdp_spinforam.vhd                                   ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_spinforam.vhd                                     ;           ;
; ../../src/video/vdp_register.vhd                                    ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_register.vhd                                      ;           ;
; ../../src/video/vdp_package.vhd                                     ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_package.vhd                                       ;           ;
; ../../src/video/vdp_ntsc_pal.vhd                                    ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_ntsc_pal.vhd                                      ;           ;
; ../../src/video/vdp_linebuf.vhd                                     ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_linebuf.vhd                                       ;           ;
; ../../src/video/vdp_interrupt.vhd                                   ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_interrupt.vhd                                     ;           ;
; ../../src/video/vdp_graphic4567.vhd                                 ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_graphic4567.vhd                                   ;           ;
; ../../src/video/vdp_graphic123m.vhd                                 ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_graphic123m.vhd                                   ;           ;
; ../../src/video/vdp_doublebuf.vhd                                   ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_doublebuf.vhd                                     ;           ;
; ../../src/video/vdp_command.vhd                                     ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_command.vhd                                       ;           ;
; ../../src/video/vdp_colordec.vhd                                    ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_colordec.vhd                                      ;           ;
; ../../src/video/vdp.vhd                                             ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd                                               ;           ;
; ../../src/sound/scc/megaram.vhd                                     ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/scc/megaram.vhd                                       ;           ;
; ../../src/sound/scc/scc_wave.vhd                                    ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/scc/scc_wave.vhd                                      ;           ;
; ../../src/sound/psg/psg.vhd                                         ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/psg/psg.vhd                                           ;           ;
; ../../src/sound/psg/psg_wave.vhd                                    ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/psg/psg_wave.vhd                                      ;           ;
; ../../src/sound/opll/vm2413/attacktable.vhd                         ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/attacktable.vhd                           ;           ;
; ../../src/sound/opll/vm2413/controller.vhd                          ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/controller.vhd                            ;           ;
; ../../src/sound/opll/vm2413/envelopegenerator.vhd                   ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/envelopegenerator.vhd                     ;           ;
; ../../src/sound/opll/vm2413/envelopememory.vhd                      ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/envelopememory.vhd                        ;           ;
; ../../src/sound/opll/vm2413/feedbackmemory.vhd                      ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/feedbackmemory.vhd                        ;           ;
; ../../src/sound/opll/vm2413/lineartable.vhd                         ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/lineartable.vhd                           ;           ;
; ../../src/sound/opll/vm2413/operator.vhd                            ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/operator.vhd                              ;           ;
; ../../src/sound/opll/vm2413/opll.vhd                                ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/opll.vhd                                  ;           ;
; ../../src/sound/opll/vm2413/outputgenerator.vhd                     ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/outputgenerator.vhd                       ;           ;
; ../../src/sound/opll/vm2413/outputmemory.vhd                        ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/outputmemory.vhd                          ;           ;
; ../../src/sound/opll/vm2413/phasegenerator.vhd                      ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/phasegenerator.vhd                        ;           ;
; ../../src/sound/opll/vm2413/phasememory.vhd                         ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/phasememory.vhd                           ;           ;
; ../../src/sound/opll/vm2413/registermemory.vhd                      ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/registermemory.vhd                        ;           ;
; ../../src/sound/opll/vm2413/sinetable.vhd                           ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/sinetable.vhd                             ;           ;
; ../../src/sound/opll/vm2413/slotcounter.vhd                         ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/slotcounter.vhd                           ;           ;
; ../../src/sound/opll/vm2413/temporalmixer.vhd                       ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/temporalmixer.vhd                         ;           ;
; ../../src/sound/opll/vm2413/vm2413.vhd                              ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/vm2413.vhd                                ;           ;
; ../../src/sound/opll/vm2413/voicememory.vhd                         ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/voicememory.vhd                           ;           ;
; ../../src/sound/opll/vm2413/voicerom.vhd                            ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/voicerom.vhd                              ;           ;
; ../../src/sound/opll/eseopll.vhd                                    ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/eseopll.vhd                                      ;           ;
; ../../src/peripheral/i8253/i8253_counter.v                          ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8253/i8253_counter.v                            ;           ;
; ../../src/peripheral/i8253/i8253_control.v                          ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8253/i8253_control.v                            ;           ;
; ../../src/peripheral/i8253/i8253_clk_en.v                           ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8253/i8253_clk_en.v                             ;           ;
; ../../src/peripheral/i8253/i8253.v                                  ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8253/i8253.v                                    ;           ;
; ../../src/peripheral/i8251/i8251_clk_en.v                           ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251_clk_en.v                             ;           ;
; ../../src/peripheral/i8251/i8251_transmitter.v                      ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251_transmitter.v                        ;           ;
; ../../src/peripheral/i8251/i8251_receiver.v                         ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251_receiver.v                           ;           ;
; ../../src/peripheral/i8251/i8251.v                                  ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v                                    ;           ;
; ../../src/peripheral/msx_midi/tr_midi.v                             ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/msx_midi/tr_midi.v                               ;           ;
; ../../src/sound/tr_pcm/tr_pcm.v                                     ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/tr_pcm/tr_pcm.v                                       ;           ;
; ../../src/sound/lpf/lpf.vhd                                         ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/lpf/lpf.vhd                                           ;           ;
; ../../src/sound/filter/esefir5.vhd                                  ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/filter/esefir5.vhd                                    ;           ;
; ../../src/sound/filter/tapram.vhd                                   ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/filter/tapram.vhd                                     ;           ;
; ../../src/sound/dac/esepwm.vhd                                      ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/dac/esepwm.vhd                                        ;           ;
; ../../src/peripheral/keyboard/eseps2.vhd                            ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/keyboard/eseps2.vhd                              ;           ;
; ../../src/peripheral/kanji/kanji.vhd                                ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/kanji/kanji.vhd                                  ;           ;
; ../../src/peripheral/keyboard/keymap.vhd                            ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/keyboard/keymap.vhd                              ;           ;
; ../../src/peripheral/mapper/mapper.v                                ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/mapper/mapper.v                                  ;           ;
; ../../src/peripheral/megasd/megasd.vhd                              ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/megasd/megasd.vhd                                ;           ;
; ../../src/peripheral/sram/ram.vhd                                   ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/sram/ram.vhd                                     ;           ;
; ../../src/peripheral/rtc/rtc.v                                      ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/rtc/rtc.v                                        ;           ;
; ../../src/peripheral/switch_io/swioports.vhd                        ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/switch_io/swioports.vhd                          ;           ;
; ../../src/peripheral/s1990/autofire.v                               ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/s1990/autofire.v                                 ;           ;
; ../../src/peripheral/s1990/s1990.v                                  ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/s1990/s1990.v                                    ;           ;
; ../../src/peripheral/system_flags/system_flags.v                    ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/system_flags/system_flags.v                      ;           ;
; ../../src/r800/t800.vhd                                             ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800.vhd                                               ;           ;
; ../../src/r800/t800_alu.vhd                                         ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800_alu.vhd                                           ;           ;
; ../../src/r800/t800_mcode.vhd                                       ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800_mcode.vhd                                         ;           ;
; ../../src/r800/t800_pack.vhd                                        ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800_pack.vhd                                          ;           ;
; ../../src/r800/t800_reg.vhd                                         ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800_reg.vhd                                           ;           ;
; ../../src/r800/t800a.vhd                                            ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd                                              ;           ;
; ../../src/cpu/t80.vhd                                               ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80.vhd                                                 ;           ;
; ../../src/cpu/t80_alu.vhd                                           ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80_alu.vhd                                             ;           ;
; ../../src/cpu/t80_mcode.vhd                                         ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80_mcode.vhd                                           ;           ;
; ../../src/cpu/t80_pack.vhd                                          ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80_pack.vhd                                            ;           ;
; ../../src/cpu/t80_reg.vhd                                           ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80_reg.vhd                                             ;           ;
; ../../src/cpu/t80a.vhd                                              ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd                                                ;           ;
; ../../src/board/de0cv/ipl/ocm_iplrom4.v                             ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/ipl/ocm_iplrom4.v                               ;           ;
; ../../src/emsx_top.v                                                ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v                                                  ;           ;
; ../../src/board/de0cv/emsx_top_de0cv.vhd                            ; yes             ; User VHDL File                                        ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd                              ;           ;
; ../../src/board/de0cv/pll/pll_de0cv.vhd                             ; yes             ; User Wizard-Generated File                            ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/pll/pll_de0cv.vhd                               ; pll_de0cv ;
; ../../src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v                ; yes             ; User Verilog HDL File                                 ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v                  ; pll_de0cv ;
; /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opl3/exp_tab.mem      ; yes             ; Auto-Found Unspecified File                           ; /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opl3/exp_tab.mem                                        ;           ;
; /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opl3/sin_tab_full.mem ; yes             ; Auto-Found Unspecified File                           ; /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opl3/sin_tab_full.mem                                   ;           ;
; altera_pll.v                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                   ;           ;
; dcfifo.tdf                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                     ;           ;
; lpm_counter.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                ;           ;
; lpm_add_sub.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                ;           ;
; altdpram.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                   ;           ;
; a_graycounter.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                              ;           ;
; a_fefifo.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                   ;           ;
; a_gray2bin.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                 ;           ;
; dffpipe.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                    ;           ;
; alt_sync_fifo.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                              ;           ;
; lpm_compare.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                ;           ;
; altsyncram_fifo.inc                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                            ;           ;
; aglobal181.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                 ;           ;
; db/dcfifo_pbp1.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dcfifo_pbp1.tdf                               ;           ;
; db/a_graycounter_ov6.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/a_graycounter_ov6.tdf                         ;           ;
; db/a_graycounter_kdc.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/a_graycounter_kdc.tdf                         ;           ;
; db/altsyncram_31b1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_31b1.tdf                           ;           ;
; db/dffpipe_3dc.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dffpipe_3dc.tdf                               ;           ;
; db/alt_synch_pipe_9pl.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/alt_synch_pipe_9pl.tdf                        ;           ;
; db/dffpipe_qe9.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dffpipe_qe9.tdf                               ;           ;
; db/alt_synch_pipe_apl.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/alt_synch_pipe_apl.tdf                        ;           ;
; db/dffpipe_re9.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dffpipe_re9.tdf                               ;           ;
; db/cmpr_uu5.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/cmpr_uu5.tdf                                  ;           ;
; db/cmpr_tu5.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/cmpr_tu5.tdf                                  ;           ;
; db/mux_5r7.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/mux_5r7.tdf                                   ;           ;
; altsyncram.tdf                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;           ;
; stratix_ram_block.inc                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;           ;
; lpm_mux.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;           ;
; lpm_decode.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;           ;
; a_rdenreg.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;           ;
; altrom.inc                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                     ;           ;
; altram.inc                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                     ;           ;
; db/altsyncram_fka1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_fka1.tdf                           ;           ;
; db/altsyncram_9971.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_9971.tdf                           ;           ;
; db/altsyncram_svp1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_svp1.tdf                           ;           ;
; db/altsyncram_2tp1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_2tp1.tdf                           ;           ;
; db/altsyncram_hia1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_hia1.tdf                           ;           ;
; db/altsyncram_5571.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_5571.tdf                           ;           ;
; db/altsyncram_qvm1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_qvm1.tdf                           ;           ;
; db/altsyncram_osp1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_osp1.tdf                           ;           ;
; db/altsyncram_a0q1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_a0q1.tdf                           ;           ;
; db/altsyncram_60q1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_60q1.tdf                           ;           ;
; db/altsyncram_mia1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_mia1.tdf                           ;           ;
; db/altsyncram_gia1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_gia1.tdf                           ;           ;
; db/altsyncram_jia1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_jia1.tdf                           ;           ;
; db/altsyncram_ila1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_ila1.tdf                           ;           ;
; db/altsyncram_ntd1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_ntd1.tdf                           ;           ;
; db/emsx_top_de0cv.ram0_sampler_705dd160.hdl.mif                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/emsx_top_de0cv.ram0_sampler_705dd160.hdl.mif  ;           ;
; db/altsyncram_rtd1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_rtd1.tdf                           ;           ;
; db/emsx_top_de0cv.ram1_sampler_705dd160.hdl.mif                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/emsx_top_de0cv.ram1_sampler_705dd160.hdl.mif  ;           ;
; db/altsyncram_8s42.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_8s42.tdf                           ;           ;
; db/emsx_top_de0cv.ram0_opl3_mem_d3e66a88.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/emsx_top_de0cv.ram0_opl3_mem_d3e66a88.hdl.mif ;           ;
; db/altsyncram_g0q1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_g0q1.tdf                           ;           ;
+---------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 8621                                                                               ;
;                                             ;                                                                                    ;
; Combinational ALUT usage for logic          ; 14345                                                                              ;
;     -- 7 input functions                    ; 268                                                                                ;
;     -- 6 input functions                    ; 2235                                                                               ;
;     -- 5 input functions                    ; 4234                                                                               ;
;     -- 4 input functions                    ; 2136                                                                               ;
;     -- <=3 input functions                  ; 5472                                                                               ;
;                                             ;                                                                                    ;
; Dedicated logic registers                   ; 5797                                                                               ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 195                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                  ;
; Total block memory bits                     ; 329120                                                                             ;
;                                             ;                                                                                    ;
; Total DSP Blocks                            ; 22                                                                                 ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 3                                                                                  ;
;     -- PLLs                                 ; 3                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; pll_de0cv:U90|pll_de0cv_0002:pll_de0cv_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 4604                                                                               ;
; Total fan-out                               ; 84513                                                                              ;
; Average fan-out                             ; 4.02                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                         ; Entity Name           ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |emsx_top_de0cv                                         ; 14345 (3)           ; 5797 (3)                  ; 329120            ; 22         ; 195  ; 0            ; |emsx_top_de0cv                                                                                                                                                             ; emsx_top_de0cv        ; work         ;
;    |emsx_top:U92|                                       ; 14342 (135)         ; 5794 (106)                ; 329120            ; 22         ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92                                                                                                                                                ; emsx_top              ; work         ;
;       |INTERPO:u_interpo|                               ; 50 (50)             ; 45 (45)                   ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|INTERPO:u_interpo                                                                                                                              ; INTERPO               ; work         ;
;          |INTERPO_MUL:U_INTERPO_MUL|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL                                                                                                    ; INTERPO_MUL           ; work         ;
;       |LPF2:u_lpf2|                                     ; 66 (66)             ; 126 (126)                 ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|LPF2:u_lpf2                                                                                                                                    ; LPF2                  ; work         ;
;       |T800a:u_r800|                                    ; 1487 (16)           ; 410 (17)                  ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800                                                                                                                                   ; T800a                 ; work         ;
;          |T800:u0|                                      ; 1471 (613)          ; 393 (265)                 ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0                                                                                                                           ; T800                  ; work         ;
;             |T800_ALU:alu|                              ; 147 (147)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_ALU:alu                                                                                                              ; T800_ALU              ; work         ;
;             |T800_MCode:mcode|                          ; 549 (549)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_MCode:mcode                                                                                                          ; T800_MCode            ; work         ;
;             |T800_Reg:Regs|                             ; 162 (162)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_Reg:Regs                                                                                                             ; T800_Reg              ; work         ;
;       |T80a:u_z80|                                      ; 1447 (19)           ; 407 (15)                  ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80                                                                                                                                     ; T80a                  ; work         ;
;          |T80:u0|                                       ; 1428 (604)          ; 392 (264)                 ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0                                                                                                                              ; T80                   ; work         ;
;             |T80_ALU:alu|                               ; 147 (147)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_ALU:alu                                                                                                                  ; T80_ALU               ; work         ;
;             |T80_MCode:mcode|                           ; 515 (515)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_MCode:mcode                                                                                                              ; T80_MCode             ; work         ;
;             |T80_Reg:Regs|                              ; 162 (162)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_Reg:Regs                                                                                                                 ; T80_Reg               ; work         ;
;       |VDP:u_v9958|                                     ; 2065 (319)          ; 1268 (73)                 ; 25736             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958                                                                                                                                    ; VDP                   ; work         ;
;          |VDP_COLORDEC:U_VDP_COLORDEC|                  ; 42 (42)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COLORDEC:U_VDP_COLORDEC                                                                                                        ; VDP_COLORDEC          ; work         ;
;          |VDP_COMMAND:U_VDP_COMMAND|                    ; 435 (435)           ; 180 (180)                 ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND                                                                                                          ; VDP_COMMAND           ; work         ;
;          |VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|            ; 50 (50)             ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M                                                                                                  ; VDP_GRAPHIC123M       ; work         ;
;          |VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|            ; 161 (161)           ; 153 (153)                 ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567                                                                                                  ; VDP_GRAPHIC4567       ; work         ;
;             |ram:U_FIFOMEM|                             ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM                                                                                    ; ram                   ; work         ;
;                |altsyncram:blkram_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0                                                            ; altsyncram            ; work         ;
;                   |altsyncram_fka1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated                             ; altsyncram_fka1       ; work         ;
;          |VDP_INTERRUPT:U_INTERRUPT|                    ; 7 (7)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_INTERRUPT:U_INTERRUPT                                                                                                          ; VDP_INTERRUPT         ; work         ;
;          |VDP_NTSC_PAL:U_VDP_NTSC_PAL|                  ; 34 (34)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_NTSC_PAL:U_VDP_NTSC_PAL                                                                                                        ; VDP_NTSC_PAL          ; work         ;
;          |VDP_REGISTER:U_VDP_REGISTER|                  ; 288 (288)           ; 239 (239)                 ; 144               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER                                                                                                        ; VDP_REGISTER          ; work         ;
;             |ram:U_PALETTEMEMG|                         ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG                                                                                      ; ram                   ; work         ;
;                |altsyncram:blkram_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0                                                              ; altsyncram            ; work         ;
;                   |altsyncram_gia1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0|altsyncram_gia1:auto_generated                               ; altsyncram_gia1       ; work         ;
;             |ram:U_PALETTEMEMRB|                        ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB                                                                                     ; ram                   ; work         ;
;                |altsyncram:blkram_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0                                                             ; altsyncram            ; work         ;
;                   |altsyncram_jia1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0|altsyncram_jia1:auto_generated                              ; altsyncram_jia1       ; work         ;
;          |VDP_SPRITE:U_SPRITE|                          ; 275 (275)           ; 280 (280)                 ; 4344              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE                                                                                                                ; VDP_SPRITE            ; work         ;
;             |VDP_SPINFORAM:ISPINFORAM|                  ; 0 (0)               ; 0 (0)                     ; 248               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM                                                                                       ; VDP_SPINFORAM         ; work         ;
;                |altsyncram:IMEM_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 248               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0                                                                 ; altsyncram            ; work         ;
;                   |altsyncram_hia1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 248               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0|altsyncram_hia1:auto_generated                                  ; altsyncram_hia1       ; work         ;
;             |ram:U_EVEN_LINE_BUF|                       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF                                                                                            ; ram                   ; work         ;
;                |altsyncram:blkram_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0                                                                    ; altsyncram            ; work         ;
;                   |altsyncram_fka1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated                                     ; altsyncram_fka1       ; work         ;
;             |ram:U_ODD_LINE_BUF|                        ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF                                                                                             ; ram                   ; work         ;
;                |altsyncram:blkram_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0                                                                     ; altsyncram            ; work         ;
;                   |altsyncram_fka1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated                                      ; altsyncram_fka1       ; work         ;
;          |VDP_SSG:U_SSG|                                ; 157 (157)           ; 95 (95)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SSG:U_SSG                                                                                                                      ; VDP_SSG               ; work         ;
;          |VDP_TEXT12:U_VDP_TEXT12|                      ; 109 (109)           ; 95 (95)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_TEXT12:U_VDP_TEXT12                                                                                                            ; VDP_TEXT12            ; work         ;
;          |VDP_VGA:U_VDP_VGA|                            ; 98 (78)             ; 20 (20)                   ; 19200             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA                                                                                                                  ; VDP_VGA               ; work         ;
;             |VDP_DOUBLEBUF:DBUF|                        ; 20 (20)             ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF                                                                                               ; VDP_DOUBLEBUF         ; work         ;
;                |VDP_LINEBUF:U_BUF_BE|                   ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE                                                                          ; VDP_LINEBUF           ; work         ;
;                   |altsyncram:IMEM_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0                                                    ; altsyncram            ; work         ;
;                      |altsyncram_ila1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated                     ; altsyncram_ila1       ; work         ;
;                |VDP_LINEBUF:U_BUF_BO|                   ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO                                                                          ; VDP_LINEBUF           ; work         ;
;                   |altsyncram:IMEM_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0                                                    ; altsyncram            ; work         ;
;                      |altsyncram_ila1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated                     ; altsyncram_ila1       ; work         ;
;                |VDP_LINEBUF:U_BUF_GE|                   ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE                                                                          ; VDP_LINEBUF           ; work         ;
;                   |altsyncram:IMEM_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0                                                    ; altsyncram            ; work         ;
;                      |altsyncram_ila1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated                     ; altsyncram_ila1       ; work         ;
;                |VDP_LINEBUF:U_BUF_GO|                   ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO                                                                          ; VDP_LINEBUF           ; work         ;
;                   |altsyncram:IMEM_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0                                                    ; altsyncram            ; work         ;
;                      |altsyncram_ila1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated                     ; altsyncram_ila1       ; work         ;
;                |VDP_LINEBUF:U_BUF_RE|                   ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE                                                                          ; VDP_LINEBUF           ; work         ;
;                   |altsyncram:IMEM_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0                                                    ; altsyncram            ; work         ;
;                      |altsyncram_ila1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated                     ; altsyncram_ila1       ; work         ;
;                |VDP_LINEBUF:U_BUF_RO|                   ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO                                                                          ; VDP_LINEBUF           ; work         ;
;                   |altsyncram:IMEM_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0                                                    ; altsyncram            ; work         ;
;                      |altsyncram_ila1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated                     ; altsyncram_ila1       ; work         ;
;          |VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|          ; 90 (90)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL                                                                                                ; VDP_WAIT_CONTROL      ; work         ;
;       |VENCODE:u_video_encoder|                         ; 200 (200)           ; 70 (70)                   ; 0                 ; 4          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|VENCODE:u_video_encoder                                                                                                                        ; VENCODE               ; work         ;
;       |autofire:u_autofire|                             ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|autofire:u_autofire                                                                                                                            ; autofire              ; work         ;
;       |clock_generator:u_clock_generator|               ; 11 (11)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|clock_generator:u_clock_generator                                                                                                              ; clock_generator       ; work         ;
;       |emsx_sdram_controller:u_sdram_control|           ; 204 (204)           ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|emsx_sdram_controller:u_sdram_control                                                                                                          ; emsx_sdram_controller ; work         ;
;       |eseopll:u_eseopll|                               ; 1283 (43)           ; 729 (40)                  ; 4178              ; 4          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll                                                                                                                              ; eseopll               ; work         ;
;          |opll:U1|                                      ; 1240 (3)            ; 689 (17)                  ; 4178              ; 4          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1                                                                                                                      ; opll                  ; work         ;
;             |Operator:op|                               ; 204 (90)            ; 96 (49)                   ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|Operator:op                                                                                                          ; Operator              ; work         ;
;                |SineTable:u_sine_table|                 ; 114 (114)           ; 47 (47)                   ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|Operator:op|SineTable:u_sine_table                                                                                   ; SineTable             ; work         ;
;                   |interpolate_mul:u_interpolate_mul|   ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul                                                 ; interpolate_mul       ; work         ;
;             |OutputGenerator:og|                        ; 196 (61)            ; 75 (31)                   ; 470               ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og                                                                                                   ; OutputGenerator       ; work         ;
;                |FeedbackMemory:Fmem|                    ; 19 (19)             ; 4 (4)                     ; 90                ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem                                                                               ; FeedbackMemory        ; work         ;
;                   |altsyncram:data_array_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 90                ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0                                                   ; altsyncram            ; work         ;
;                      |altsyncram_osp1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 90                ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0|altsyncram_osp1:auto_generated                    ; altsyncram_osp1       ; work         ;
;                |LinearTable:Ltbl|                       ; 93 (93)             ; 35 (35)                   ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|LinearTable:Ltbl                                                                                  ; LinearTable           ; work         ;
;                   |linear_table_mul:u_linear_table_mul| ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|LinearTable:Ltbl|linear_table_mul:u_linear_table_mul                                              ; linear_table_mul      ; work         ;
;                |OutputMemory:Mmem|                      ; 23 (23)             ; 5 (5)                     ; 380               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem                                                                                 ; OutputMemory          ; work         ;
;                   |altsyncram:data_array_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 190               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0                                                     ; altsyncram            ; work         ;
;                      |altsyncram_svp1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 190               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_svp1:auto_generated                      ; altsyncram_svp1       ; work         ;
;                   |altsyncram:data_array_rtl_1|         ; 0 (0)               ; 0 (0)                     ; 190               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1                                                     ; altsyncram            ; work         ;
;                      |altsyncram_svp1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 190               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_svp1:auto_generated                      ; altsyncram_svp1       ; work         ;
;             |PhaseGenerator:pg|                         ; 181 (157)           ; 71 (71)                   ; 324               ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg                                                                                                    ; PhaseGenerator        ; work         ;
;                |PhaseMemory:MEM|                        ; 24 (24)             ; 0 (0)                     ; 324               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM                                                                                    ; PhaseMemory           ; work         ;
;                   |altsyncram:phase_array_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 324               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0                                                       ; altsyncram            ; work         ;
;                      |altsyncram_a0q1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 324               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0|altsyncram_a0q1:auto_generated                        ; altsyncram_a0q1       ; work         ;
;             |SlotCounter:s0|                            ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s0                                                                                                       ; SlotCounter           ; work         ;
;             |SlotCounter:s2|                            ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s2                                                                                                       ; SlotCounter           ; work         ;
;             |SlotCounter:s5|                            ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s5                                                                                                       ; SlotCounter           ; work         ;
;             |SlotCounter:s8|                            ; 15 (15)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s8                                                                                                       ; SlotCounter           ; work         ;
;             |TemporalMixer:tm|                          ; 44 (44)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|TemporalMixer:tm                                                                                                     ; TemporalMixer         ; work         ;
;             |controller:ct|                             ; 244 (129)           ; 214 (165)                 ; 2934              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct                                                                                                        ; controller            ; work         ;
;                |RegisterMemory:u_register_memory|       ; 28 (28)             ; 0 (0)                     ; 198               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory                                                                       ; RegisterMemory        ; work         ;
;                   |altsyncram:regs_array_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 198               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0                                           ; altsyncram            ; work         ;
;                      |altsyncram_2tp1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 198               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_2tp1:auto_generated            ; altsyncram_2tp1       ; work         ;
;                |VoiceMemory:vmem|                       ; 87 (51)             ; 49 (14)                   ; 2736              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem                                                                                       ; VoiceMemory           ; work         ;
;                   |VoiceRom:ROM2413|                    ; 36 (36)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413                                                                      ; VoiceRom              ; work         ;
;                   |altsyncram:voices_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 1368              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0                                                               ; altsyncram            ; work         ;
;                      |altsyncram_g0q1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 1368              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_g0q1:auto_generated                                ; altsyncram_g0q1       ; work         ;
;                   |altsyncram:voices_rtl_1|             ; 0 (0)               ; 0 (0)                     ; 1368              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1                                                               ; altsyncram            ; work         ;
;                      |altsyncram_g0q1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 1368              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_g0q1:auto_generated                                ; altsyncram_g0q1       ; work         ;
;             |envelopegenerator:eg|                      ; 317 (216)           ; 161 (126)                 ; 450               ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg                                                                                                 ; envelopegenerator     ; work         ;
;                |AttackTable:u_attack_table|             ; 75 (75)             ; 35 (35)                   ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table                                                                      ; AttackTable           ; work         ;
;                   |attack_table_mul:u_attack_table_mul| ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|attack_table_mul:u_attack_table_mul                                  ; attack_table_mul      ; work         ;
;                |EnvelopeMemory:u_envelope_memory|       ; 26 (26)             ; 0 (0)                     ; 450               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory                                                                ; EnvelopeMemory        ; work         ;
;                   |altsyncram:egdata_set_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 450               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0                                    ; altsyncram            ; work         ;
;                      |altsyncram_60q1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 450               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_60q1:auto_generated     ; altsyncram_60q1       ; work         ;
;       |esepwm:u_esepwm|                                 ; 26 (15)             ; 57 (15)                   ; 70                ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|esepwm:u_esepwm                                                                                                                                ; esepwm                ; work         ;
;          |esefir5:U1|                                   ; 11 (11)             ; 42 (42)                   ; 70                ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|esepwm:u_esepwm|esefir5:U1                                                                                                                     ; esefir5               ; work         ;
;             |tapram:u0|                                 ; 0 (0)               ; 0 (0)                     ; 70                ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0                                                                                                           ; tapram                ; work         ;
;                |altsyncram:TapMem_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 70                ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0                                                                                   ; altsyncram            ; work         ;
;                   |altsyncram_qvm1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 70                ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0|altsyncram_qvm1:auto_generated                                                    ; altsyncram_qvm1       ; work         ;
;       |freerun_counter:u_freerun_counter|               ; 21 (21)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|freerun_counter:u_freerun_counter                                                                                                              ; freerun_counter       ; work         ;
;       |indicator:u_indicator|                           ; 35 (35)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|indicator:u_indicator                                                                                                                          ; indicator             ; work         ;
;       |iplrom:u_iplrom|                                 ; 2150 (2150)         ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|iplrom:u_iplrom                                                                                                                                ; iplrom                ; work         ;
;       |kanji:u_kanji_rom|                               ; 49 (49)             ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|kanji:u_kanji_rom                                                                                                                              ; kanji                 ; work         ;
;       |mapper:u_mapper_ram_for_slot3_0|                 ; 48 (48)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|mapper:u_mapper_ram_for_slot3_0                                                                                                                ; mapper                ; work         ;
;       |megaram:u_megaram_for_slot1|                     ; 357 (59)            ; 269 (38)                  ; 2048              ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot1                                                                                                                    ; megaram               ; work         ;
;          |scc_wave:SccCh|                               ; 298 (298)           ; 231 (231)                 ; 2048              ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh                                                                                                     ; scc_wave              ; work         ;
;             |ram:wavemem|                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ram:wavemem                                                                                         ; ram                   ; work         ;
;                |altsyncram:blkram_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0                                                                 ; altsyncram            ; work         ;
;                   |altsyncram_fka1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated                                  ; altsyncram_fka1       ; work         ;
;             |scc_wave_mul:u_mul|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|scc_wave_mul:u_mul                                                                                  ; scc_wave_mul          ; work         ;
;       |megaram:u_megaram_for_slot2|                     ; 364 (70)            ; 271 (40)                  ; 2048              ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2                                                                                                                    ; megaram               ; work         ;
;          |scc_wave:SccCh|                               ; 294 (294)           ; 231 (231)                 ; 2048              ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh                                                                                                     ; scc_wave              ; work         ;
;             |ram:wavemem|                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ram:wavemem                                                                                         ; ram                   ; work         ;
;                |altsyncram:blkram_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0                                                                 ; altsyncram            ; work         ;
;                   |altsyncram_fka1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated                                  ; altsyncram_fka1       ; work         ;
;             |scc_wave_mul:u_mul|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|scc_wave_mul:u_mul                                                                                  ; scc_wave_mul          ; work         ;
;       |megarom_pana:u_megarom_pana|                     ; 128 (128)           ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|megarom_pana:u_megarom_pana                                                                                                                    ; megarom_pana          ; work         ;
;       |megasd:u_megasd|                                 ; 85 (85)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|megasd:u_megasd                                                                                                                                ; megasd                ; work         ;
;       |ocm_bus_selector:u_ocm_bus_selector|             ; 448 (448)           ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector                                                                                                            ; ocm_bus_selector      ; work         ;
;       |ocmkai_control_decice:u_ocmkai_control_device|   ; 46 (46)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|ocmkai_control_decice:u_ocmkai_control_device                                                                                                  ; ocmkai_control_decice ; work         ;
;       |ocmkai_debugger:u_ocmkai_debugger|               ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|ocmkai_debugger:u_ocmkai_debugger                                                                                                              ; ocmkai_debugger       ; work         ;
;       |opl3:u_opl3|                                     ; 1728 (0)            ; 616 (0)                   ; 278272            ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3                                                                                                                                    ; opl3                  ; work         ;
;          |opl3sw:opl3|                                  ; 1728 (69)           ; 616 (47)                  ; 278272            ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3                                                                                                                        ; opl3sw                ; work         ;
;             |NextZ80:Z80|                               ; 1022 (401)          ; 312 (24)                  ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80                                                                                                            ; NextZ80               ; work         ;
;                |ALU16:CPU_ALU16|                        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU16:CPU_ALU16                                                                                            ; ALU16                 ; work         ;
;                |ALU8:CPU_ALU8|                          ; 233 (227)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU8:CPU_ALU8                                                                                              ; ALU8                  ; work         ;
;                   |daa:daa_adjust|                      ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU8:CPU_ALU8|daa:daa_adjust                                                                               ; daa                   ; work         ;
;                |Z80Reg:CPU_REGS|                        ; 372 (163)           ; 288 (64)                  ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS                                                                                            ; Z80Reg                ; work         ;
;                   |RAM16X8D_regs:regs_hi|               ; 94 (94)             ; 112 (112)                 ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi                                                                      ; RAM16X8D_regs         ; work         ;
;                   |RAM16X8D_regs:regs_lo|               ; 102 (102)           ; 112 (112)                 ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo                                                                      ; RAM16X8D_regs         ; work         ;
;                   |RegSelect:WSelectR|                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectR                                                                         ; RegSelect             ; work         ;
;                   |RegSelect:WSelectW|                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW                                                                         ; RegSelect             ; work         ;
;             |compressor:compressor|                     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|compressor:compressor                                                                                                  ; compressor            ; work         ;
;             |opl3_fifo:in_queue|                        ; 56 (0)              ; 51 (0)                    ; 10240             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue                                                                                                     ; opl3_fifo             ; work         ;
;                |dcfifo:dcfifo_component|                ; 56 (0)              ; 51 (0)                    ; 10240             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;                   |dcfifo_pbp1:auto_generated|          ; 56 (2)              ; 51 (13)                   ; 10240             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated                                                  ; dcfifo_pbp1           ; work         ;
;                      |a_graycounter_ov6:rdptr_g1p|      ; 28 (28)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_ov6:rdptr_g1p                      ; a_graycounter_ov6     ; work         ;
;                      |alt_synch_pipe_9pl:rs_dgwp|       ; 11 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                       ; alt_synch_pipe_9pl    ; work         ;
;                         |dffpipe_qe9:dffpipe14|         ; 11 (11)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14 ; dffpipe_qe9           ; work         ;
;                      |altsyncram_31b1:fifo_ram|         ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|altsyncram_31b1:fifo_ram                         ; altsyncram_31b1       ; work         ;
;                      |dffpipe_3dc:rdaclr|               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|dffpipe_3dc:rdaclr                               ; dffpipe_3dc           ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                    ; mux_5r7               ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|    ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                    ; mux_5r7               ; work         ;
;             |opl3_mem:ram|                              ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram                                                                                                           ; opl3_mem              ; work         ;
;                |altsyncram:ram_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|altsyncram:ram_rtl_0                                                                                      ; altsyncram            ; work         ;
;                   |altsyncram_8s42:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|altsyncram:ram_rtl_0|altsyncram_8s42:auto_generated                                                       ; altsyncram_8s42       ; work         ;
;             |opl3seq:opl3seq|                           ; 580 (568)           ; 205 (204)                 ; 202496            ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq                                                                                                        ; opl3seq               ; work         ;
;                |altsyncram:Mux4_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|altsyncram:Mux4_rtl_0                                                                                  ; altsyncram            ; work         ;
;                   |altsyncram_5571:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|altsyncram:Mux4_rtl_0|altsyncram_5571:auto_generated                                                   ; altsyncram_5571       ; work         ;
;                |sampler:sampler_inst|                   ; 12 (12)             ; 1 (1)                     ; 201216            ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst                                                                                   ; sampler               ; work         ;
;                   |altsyncram:exp_tab_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 86528             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0                                                          ; altsyncram            ; work         ;
;                      |altsyncram_rtd1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 86528             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_rtd1:auto_generated                           ; altsyncram_rtd1       ; work         ;
;                   |altsyncram:sin_tab_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 114688            ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:sin_tab_rtl_0                                                          ; altsyncram            ; work         ;
;                      |altsyncram_ntd1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 114688            ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_ntd1:auto_generated                           ; altsyncram_ntd1       ; work         ;
;       |ppi:u_ppi|                                       ; 250 (34)            ; 149 (32)                  ; 16512             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi                                                                                                                                      ; ppi                   ; work         ;
;          |eseps2:u_keyboard_controller|                 ; 216 (214)           ; 117 (117)                 ; 16512             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller                                                                                                         ; eseps2                ; work         ;
;             |keymap:U2|                                 ; 2 (2)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2                                                                                               ; keymap                ; work         ;
;                |altsyncram:Mux7_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|altsyncram:Mux7_rtl_0                                                                         ; altsyncram            ; work         ;
;                   |altsyncram_9971:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|altsyncram:Mux7_rtl_0|altsyncram_9971:auto_generated                                          ; altsyncram_9971       ; work         ;
;             |ram:U1|                                    ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1                                                                                                  ; ram                   ; work         ;
;                |altsyncram:blkram_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|altsyncram:blkram_rtl_0                                                                          ; altsyncram            ; work         ;
;                   |altsyncram_fka1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated                                           ; altsyncram_fka1       ; work         ;
;       |psg:u_psg|                                       ; 418 (22)            ; 221 (23)                  ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|psg:u_psg                                                                                                                                      ; psg                   ; work         ;
;          |psg_wave:u_psgch|                             ; 396 (396)           ; 198 (198)                 ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|psg:u_psg|psg_wave:u_psgch                                                                                                                     ; psg_wave              ; work         ;
;       |reset_controller:u_reset_controller|             ; 16 (16)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|reset_controller:u_reset_controller                                                                                                            ; reset_controller      ; work         ;
;       |rtc:u_real_time_clock|                           ; 139 (139)           ; 75 (75)                   ; 256               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock                                                                                                                          ; rtc                   ; work         ;
;          |ram:u_mem|                                    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|ram:u_mem                                                                                                                ; ram                   ; work         ;
;             |altsyncram:blkram_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|ram:u_mem|altsyncram:blkram_rtl_0                                                                                        ; altsyncram            ; work         ;
;                |altsyncram_mia1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|ram:u_mem|altsyncram:blkram_rtl_0|altsyncram_mia1:auto_generated                                                         ; altsyncram_mia1       ; work         ;
;       |s1990:u_s1990|                                   ; 52 (52)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|s1990:u_s1990                                                                                                                                  ; s1990                 ; work         ;
;       |sound_mixer:u_sound_mixer|                       ; 260 (260)           ; 130 (130)                 ; 0                 ; 7          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer                                                                                                                      ; sound_mixer           ; work         ;
;          |scc_mix_mul:u_mul|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer|scc_mix_mul:u_mul                                                                                                    ; scc_mix_mul           ; work         ;
;       |switched_io_ports:u_switched_io_ports|           ; 397 (397)           ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|switched_io_ports:u_switched_io_ports                                                                                                          ; switched_io_ports     ; work         ;
;       |system_flags:u_system_flags|                     ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|system_flags:u_system_flags                                                                                                                    ; system_flags          ; work         ;
;       |tr_midi:u_tr_midi|                               ; 293 (49)            ; 219 (30)                  ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi                                                                                                                              ; tr_midi               ; work         ;
;          |i8251:u_8251|                                 ; 121 (18)            ; 71 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251                                                                                                                 ; i8251                 ; work         ;
;             |i8251_clk_en:u_rxc|                        ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_clk_en:u_rxc                                                                                              ; i8251_clk_en          ; work         ;
;             |i8251_receiver:comb_427|                   ; 46 (46)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427                                                                                         ; i8251_receiver        ; work         ;
;             |i8251_transmitter:u_transmitter|           ; 56 (56)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter                                                                                 ; i8251_transmitter     ; work         ;
;          |i8253:u_8253|                                 ; 123 (0)             ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253                                                                                                                 ; i8253                 ; work         ;
;             |i8253_clk_en:u_clk2_en|                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_clk_en:u_clk2_en                                                                                          ; i8253_clk_en          ; work         ;
;             |i8253_control:u_control0|                  ; 26 (26)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0                                                                                        ; i8253_control         ; work         ;
;             |i8253_control:u_control2|                  ; 21 (21)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2                                                                                        ; i8253_control         ; work         ;
;             |i8253_counter:u_counter0|                  ; 39 (39)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter0                                                                                        ; i8253_counter         ; work         ;
;             |i8253_counter:u_counter2|                  ; 37 (37)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter2                                                                                        ; i8253_counter         ; work         ;
;       |tr_pcm:u_tr_pcm|                                 ; 45 (45)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|tr_pcm:u_tr_pcm                                                                                                                                ; tr_pcm                ; work         ;
;       |wifi:u_wifi|                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi                                                                                                                                    ; wifi                  ; work         ;
;    |pll_de0cv:U90|                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|pll_de0cv:U90                                                                                                                                               ; pll_de0cv             ; pll_de0cv    ;
;       |pll_de0cv_0002:pll_de0cv_inst|                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|pll_de0cv:U90|pll_de0cv_0002:pll_de0cv_inst                                                                                                                 ; pll_de0cv_0002        ; pll_de0cv    ;
;          |altera_pll:altera_pll_i|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |emsx_top_de0cv|pll_de0cv:U90|pll_de0cv_0002:pll_de0cv_inst|altera_pll:altera_pll_i                                                                                         ; altera_pll            ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+
; Name                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+
; emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated|ALTSYNCRAM                         ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; None                                             ;
; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0|altsyncram_gia1:auto_generated|ALTSYNCRAM                           ; AUTO ; Single Port      ; 16           ; 3            ; --           ; --           ; 48     ; None                                             ;
; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0|altsyncram_jia1:auto_generated|ALTSYNCRAM                          ; AUTO ; Single Port      ; 16           ; 6            ; --           ; --           ; 96     ; None                                             ;
; emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0|altsyncram_hia1:auto_generated|ALTSYNCRAM                              ; AUTO ; Single Port      ; 8            ; 31           ; --           ; --           ; 248    ; None                                             ;
; emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; None                                             ;
; emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; None                                             ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated|ALTSYNCRAM                 ; AUTO ; Single Port      ; 640          ; 5            ; --           ; --           ; 3200   ; None                                             ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated|ALTSYNCRAM                 ; AUTO ; Single Port      ; 640          ; 5            ; --           ; --           ; 3200   ; None                                             ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated|ALTSYNCRAM                 ; AUTO ; Single Port      ; 640          ; 5            ; --           ; --           ; 3200   ; None                                             ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated|ALTSYNCRAM                 ; AUTO ; Single Port      ; 640          ; 5            ; --           ; --           ; 3200   ; None                                             ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated|ALTSYNCRAM                 ; AUTO ; Single Port      ; 640          ; 5            ; --           ; --           ; 3200   ; None                                             ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated|ALTSYNCRAM                 ; AUTO ; Single Port      ; 640          ; 5            ; --           ; --           ; 3200   ; None                                             ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0|altsyncram_osp1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 9            ; 10           ; 9            ; 10           ; 90     ; None                                             ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_svp1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 19           ; 10           ; 19           ; 10           ; 190    ; None                                             ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_svp1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 19           ; 10           ; 19           ; 10           ; 190    ; None                                             ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0|altsyncram_a0q1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 18           ; 18           ; 18           ; 18           ; 324    ; None                                             ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_2tp1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 9            ; 24           ; 9            ; 24           ; 216    ; None                                             ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_g0q1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 38           ; 36           ; 38           ; 36           ; 1368   ; None                                             ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_g0q1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 38           ; 36           ; 38           ; 36           ; 1368   ; None                                             ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_60q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 18           ; 25           ; 18           ; 25           ; 450    ; None                                             ;
; emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0|altsyncram_qvm1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 5            ; 14           ; 5            ; 14           ; 70     ; None                                             ;
; emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated|ALTSYNCRAM                              ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; None                                             ;
; emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated|ALTSYNCRAM                              ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; None                                             ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|altsyncram_31b1:fifo_ram|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 1024         ; 10           ; 1024         ; 10           ; 10240  ; None                                             ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|altsyncram:ram_rtl_0|altsyncram_8s42:auto_generated|ALTSYNCRAM                                                   ; AUTO ; True Dual Port   ; 8192         ; 8            ; 4096         ; 16           ; 65536  ; db/emsx_top_de0cv.ram0_opl3_mem_d3e66a88.hdl.mif ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|altsyncram:Mux4_rtl_0|altsyncram_5571:auto_generated|ALTSYNCRAM                                               ; AUTO ; ROM              ; 256          ; 5            ; --           ; --           ; 1280   ; emsx_top_de0cv.emsx_top_de0cv1.rtl.mif           ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_rtd1:auto_generated|ALTSYNCRAM                       ; AUTO ; ROM              ; 6656         ; 16           ; --           ; --           ; 106496 ; db/emsx_top_de0cv.ram1_sampler_705dd160.hdl.mif  ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_ntd1:auto_generated|ALTSYNCRAM                       ; AUTO ; ROM              ; 8192         ; 16           ; --           ; --           ; 131072 ; db/emsx_top_de0cv.ram0_sampler_705dd160.hdl.mif  ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|altsyncram:Mux7_rtl_0|altsyncram_9971:auto_generated|ALTSYNCRAM                                      ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384  ; emsx_top_de0cv.emsx_top_de0cv0.rtl.mif           ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; None                                             ;
; emsx_top:U92|rtc:u_real_time_clock|ram:u_mem|altsyncram:blkram_rtl_0|altsyncram_mia1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256    ; None                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 6           ;
; Two Independent 18x18             ; 13          ;
; Independent 18x18 plus 36         ; 3           ;
; Total number of DSP blocks        ; 22          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 15          ;
; Fixed Point Mixed Sign Multiplier ; 7           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------------------------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |emsx_top_de0cv|pll_de0cv:U90 ; ../../src/board/de0cv/pll/pll_de0cv.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|STATE                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------+---------------------+---------------------+--------------------+--------------------+----------------+-----------------------+-------------------+------------------------+-------------------------+--------------------+----------------+-----------------+---------------+-----------------+--------------+
; Name                    ; STATE.STEXECEND ; STATE.STSRCHCHKLOOP ; STATE.STLINECHKLOOP ; STATE.STLINENEWPOS ; STATE.STWAITWRVRAM ; STATE.STWRVRAM ; STATE.STWAITPRERDVRAM ; STATE.STPRERDVRAM ; STATE.STSRCHWAITRDVRAM ; STATE.STPOINTWAITRDVRAM ; STATE.STWAITRDVRAM ; STATE.STRDVRAM ; STATE.STWAITCPU ; STATE.STRDCPU ; STATE.STCHKLOOP ; STATE.STIDLE ;
+-------------------------+-----------------+---------------------+---------------------+--------------------+--------------------+----------------+-----------------------+-------------------+------------------------+-------------------------+--------------------+----------------+-----------------+---------------+-----------------+--------------+
; STATE.STIDLE            ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 0            ;
; STATE.STCHKLOOP         ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 1               ; 1            ;
; STATE.STRDCPU           ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 1             ; 0               ; 1            ;
; STATE.STWAITCPU         ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 1               ; 0             ; 0               ; 1            ;
; STATE.STRDVRAM          ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 1              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STWAITRDVRAM      ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 1                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STPOINTWAITRDVRAM ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 1                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STSRCHWAITRDVRAM  ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 1                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STPRERDVRAM       ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 1                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STWAITPRERDVRAM   ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 1                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STWRVRAM          ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 1              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STWAITWRVRAM      ; 0               ; 0                   ; 0                   ; 0                  ; 1                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STLINENEWPOS      ; 0               ; 0                   ; 0                   ; 1                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STLINECHKLOOP     ; 0               ; 0                   ; 1                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STSRCHCHKLOOP     ; 0               ; 1                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STEXECEND         ; 1               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
+-------------------------+-----------------+---------------------+---------------------+--------------------+--------------------+----------------+-----------------------+-------------------+------------------------+-------------------------+--------------------+----------------+-----------------+---------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_NTSC_PAL:U_VDP_NTSC_PAL|FF_SSTATE         ;
+--------------------+--------------------+--------------------+--------------------+--------------------+
; Name               ; FF_SSTATE.SSTATE_D ; FF_SSTATE.SSTATE_C ; FF_SSTATE.SSTATE_B ; FF_SSTATE.SSTATE_A ;
+--------------------+--------------------+--------------------+--------------------+--------------------+
; FF_SSTATE.SSTATE_A ; 0                  ; 0                  ; 0                  ; 0                  ;
; FF_SSTATE.SSTATE_B ; 0                  ; 0                  ; 1                  ; 1                  ;
; FF_SSTATE.SSTATE_C ; 0                  ; 1                  ; 0                  ; 1                  ;
; FF_SSTATE.SSTATE_D ; 1                  ; 0                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPSTATE                     ;
+----------------------------+-------------------------+----------------------------+----------------------+
; Name                       ; SPSTATE.SPSTATE_PREPARE ; SPSTATE.SPSTATE_YTEST_DRAW ; SPSTATE.SPSTATE_IDLE ;
+----------------------------+-------------------------+----------------------------+----------------------+
; SPSTATE.SPSTATE_IDLE       ; 0                       ; 0                          ; 0                    ;
; SPSTATE.SPSTATE_YTEST_DRAW ; 0                       ; 1                          ; 1                    ;
; SPSTATE.SPSTATE_PREPARE    ; 1                       ; 0                          ; 1                    ;
+----------------------------+-------------------------+----------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|ff_logo_timeout                      ;
+--------------------+--------------------+--------------------+--------------------+
; Name               ; ff_logo_timeout.00 ; ff_logo_timeout.10 ; ff_logo_timeout.01 ;
+--------------------+--------------------+--------------------+--------------------+
; ff_logo_timeout.00 ; 0                  ; 0                  ; 0                  ;
; ff_logo_timeout.01 ; 1                  ; 0                  ; 1                  ;
; ff_logo_timeout.10 ; 1                  ; 1                  ; 0                  ;
+--------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|my_cmd_state                                                     ;
+-------------------------------+-------------------------------+-----------------------------+-----------------------------+
; Name                          ; my_cmd_state.STATE_CMD_FINISH ; my_cmd_state.STATE_CMD_DATA ; my_cmd_state.STATE_CMD_IDLE ;
+-------------------------------+-------------------------------+-----------------------------+-----------------------------+
; my_cmd_state.STATE_CMD_IDLE   ; 0                             ; 0                           ; 0                           ;
; my_cmd_state.STATE_CMD_DATA   ; 0                             ; 1                           ; 1                           ;
; my_cmd_state.STATE_CMD_FINISH ; 1                             ; 0                           ; 1                           ;
+-------------------------------+-------------------------------+-----------------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|my_rx_state                                                                                ;
+-------------------------------+-----------------------------+-------------------------------+---------------------------+---------------------------+
; Name                          ; my_rx_state.STATE_RX_FINISH ; my_rx_state.STATE_RX_WAITDATA ; my_rx_state.STATE_RX_DATA ; my_rx_state.STATE_RX_IDLE ;
+-------------------------------+-----------------------------+-------------------------------+---------------------------+---------------------------+
; my_rx_state.STATE_RX_IDLE     ; 0                           ; 0                             ; 0                         ; 0                         ;
; my_rx_state.STATE_RX_DATA     ; 0                           ; 0                             ; 1                         ; 1                         ;
; my_rx_state.STATE_RX_WAITDATA ; 0                           ; 1                             ; 0                         ; 1                         ;
; my_rx_state.STATE_RX_FINISH   ; 1                           ; 0                             ; 0                         ; 1                         ;
+-------------------------------+-----------------------------+-------------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|my_tx_state                                              ;
+-----------------------------+-----------------------------+---------------------------+---------------------------+
; Name                        ; my_tx_state.STATE_TX_FINISH ; my_tx_state.STATE_TX_DATA ; my_tx_state.STATE_TX_IDLE ;
+-----------------------------+-----------------------------+---------------------------+---------------------------+
; my_tx_state.STATE_TX_IDLE   ; 0                           ; 0                         ; 0                         ;
; my_tx_state.STATE_TX_DATA   ; 0                           ; 1                         ; 1                         ;
; my_tx_state.STATE_TX_FINISH ; 1                           ; 0                         ; 1                         ;
+-----------------------------+-----------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|DEBUG_ENA    ;
+--------------+--------------+--------------+--------------+
; Name         ; DEBUG_ENA.00 ; DEBUG_ENA.10 ; DEBUG_ENA.01 ;
+--------------+--------------+--------------+--------------+
; DEBUG_ENA.10 ; 0            ; 0            ; 0            ;
; DEBUG_ENA.01 ; 0            ; 1            ; 1            ;
; DEBUG_ENA.00 ; 1            ; 1            ; 0            ;
+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|UART:U1|tx_current_state_s                                                                                                                                  ;
+------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+
; Name                               ; tx_current_state_s.STATE_TX_FINISH ; tx_current_state_s.STATE_TX_STOP ; tx_current_state_s.STATE_TX_DATA ; tx_current_state_s.STATE_TX_START ; tx_current_state_s.STATE_TX_IDLE ;
+------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+
; tx_current_state_s.STATE_TX_IDLE   ; 0                                  ; 0                                ; 0                                ; 0                                 ; 0                                ;
; tx_current_state_s.STATE_TX_START  ; 0                                  ; 0                                ; 0                                ; 1                                 ; 1                                ;
; tx_current_state_s.STATE_TX_DATA   ; 0                                  ; 0                                ; 1                                ; 0                                 ; 1                                ;
; tx_current_state_s.STATE_TX_STOP   ; 0                                  ; 1                                ; 0                                ; 0                                 ; 1                                ;
; tx_current_state_s.STATE_TX_FINISH ; 1                                  ; 0                                ; 0                                ; 0                                 ; 1                                ;
+------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|UART:U1|rx_current_state_s                                                                                                                                  ;
+------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+
; Name                               ; rx_current_state_s.STATE_RX_FINISH ; rx_current_state_s.STATE_RX_STOP ; rx_current_state_s.STATE_RX_DATA ; rx_current_state_s.STATE_RX_START ; rx_current_state_s.STATE_RX_IDLE ;
+------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+
; rx_current_state_s.STATE_RX_IDLE   ; 0                                  ; 0                                ; 0                                ; 0                                 ; 0                                ;
; rx_current_state_s.STATE_RX_START  ; 0                                  ; 0                                ; 0                                ; 1                                 ; 1                                ;
; rx_current_state_s.STATE_RX_DATA   ; 0                                  ; 0                                ; 1                                ; 0                                 ; 1                                ;
; rx_current_state_s.STATE_RX_STOP   ; 0                                  ; 1                                ; 0                                ; 0                                 ; 1                                ;
; rx_current_state_s.STATE_RX_FINISH ; 1                                  ; 0                                ; 0                                ; 0                                 ; 1                                ;
+------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Seq ;
+----------------+----------------+---------------+---------------+--------------------------+
; Name           ; Ps2Seq.Ps2Stop ; Ps2Seq.Ps2Txd ; Ps2Seq.Ps2Rxd ; Ps2Seq.Ps2Idle           ;
+----------------+----------------+---------------+---------------+--------------------------+
; Ps2Seq.Ps2Idle ; 0              ; 0             ; 0             ; 0                        ;
; Ps2Seq.Ps2Rxd  ; 0              ; 0             ; 1             ; 1                        ;
; Ps2Seq.Ps2Txd  ; 0              ; 1             ; 0             ; 1                        ;
; Ps2Seq.Ps2Stop ; 1              ; 0             ; 0             ; 1                        ;
+----------------+----------------+---------------+---------------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|MtxSeq                                                  ;
+------------------+-----------------+---------------+-----------------+----------------+-----------------+------------------+----------------+
; Name             ; MtxSeq.MtxReset ; MtxSeq.MtxEnd ; MtxSeq.MtxWrite ; MtxSeq.MtxRead ; MtxSeq.MtxClean ; MtxSeq.MtxSettle ; MtxSeq.MtxIdle ;
+------------------+-----------------+---------------+-----------------+----------------+-----------------+------------------+----------------+
; MtxSeq.MtxIdle   ; 0               ; 0             ; 0               ; 0              ; 0               ; 0                ; 0              ;
; MtxSeq.MtxSettle ; 0               ; 0             ; 0               ; 0              ; 0               ; 1                ; 1              ;
; MtxSeq.MtxClean  ; 0               ; 0             ; 0               ; 0              ; 1               ; 0                ; 1              ;
; MtxSeq.MtxRead   ; 0               ; 0             ; 0               ; 1              ; 0               ; 0                ; 1              ;
; MtxSeq.MtxWrite  ; 0               ; 0             ; 1               ; 0              ; 0               ; 0                ; 1              ;
; MtxSeq.MtxEnd    ; 0               ; 1             ; 0               ; 0              ; 0               ; 0                ; 1              ;
; MtxSeq.MtxReset  ; 1               ; 0             ; 0               ; 0              ; 0               ; 0                ; 1              ;
+------------------+-----------------+---------------+-----------------+----------------+-----------------+------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|ff_state                                             ;
+---------------------------+------------------------+---------------------------+---------------------------+---------------------+
; Name                      ; ff_state.state_command ; ff_state.state_sync_char2 ; ff_state.state_sync_char1 ; ff_state.state_mode ;
+---------------------------+------------------------+---------------------------+---------------------------+---------------------+
; ff_state.state_mode       ; 0                      ; 0                         ; 0                         ; 0                   ;
; ff_state.state_sync_char1 ; 0                      ; 0                         ; 1                         ; 1                   ;
; ff_state.state_sync_char2 ; 0                      ; 1                         ; 0                         ; 1                   ;
; ff_state.state_command    ; 1                      ; 0                         ; 0                         ; 1                   ;
+---------------------------+------------------------+---------------------------+---------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_state                     ;
+---------------------------+------------------------+---------------------------+---------------------------+---------------------+
; Name                      ; ff_state.state_command ; ff_state.state_sync_char2 ; ff_state.state_sync_char1 ; ff_state.state_mode ;
+---------------------------+------------------------+---------------------------+---------------------------+---------------------+
; ff_state.state_mode       ; 0                      ; 0                         ; 0                         ; 0                   ;
; ff_state.state_sync_char1 ; 0                      ; 0                         ; 1                         ; 1                   ;
; ff_state.state_sync_char2 ; 0                      ; 1                         ; 0                         ; 1                   ;
; ff_state.state_command    ; 1                      ; 0                         ; 0                         ; 1                   ;
+---------------------------+------------------------+---------------------------+---------------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_rx_state                                                                                ;
+---------------------------------+---------------------------------+-------------------------------+--------------------------------+---------------------------+-------------------------------+
; Name                            ; ff_rx_state.rx_state_parity_bit ; ff_rx_state.rx_state_data_bit ; ff_rx_state.rx_state_start_bit ; ff_rx_state.rx_state_idle ; ff_rx_state.rx_state_stop_bit ;
+---------------------------------+---------------------------------+-------------------------------+--------------------------------+---------------------------+-------------------------------+
; ff_rx_state.rx_state_idle       ; 0                               ; 0                             ; 0                              ; 0                         ; 0                             ;
; ff_rx_state.rx_state_start_bit  ; 0                               ; 0                             ; 1                              ; 1                         ; 0                             ;
; ff_rx_state.rx_state_data_bit   ; 0                               ; 1                             ; 0                              ; 1                         ; 0                             ;
; ff_rx_state.rx_state_parity_bit ; 1                               ; 0                             ; 0                              ; 1                         ; 0                             ;
; ff_rx_state.rx_state_stop_bit   ; 0                               ; 0                             ; 0                              ; 1                         ; 1                             ;
+---------------------------------+---------------------------------+-------------------------------+--------------------------------+---------------------------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_state             ;
+---------------------------+------------------------+---------------------------+---------------------------+---------------------+
; Name                      ; ff_state.state_command ; ff_state.state_sync_char2 ; ff_state.state_sync_char1 ; ff_state.state_mode ;
+---------------------------+------------------------+---------------------------+---------------------------+---------------------+
; ff_state.state_mode       ; 0                      ; 0                         ; 0                         ; 0                   ;
; ff_state.state_sync_char1 ; 0                      ; 0                         ; 1                         ; 1                   ;
; ff_state.state_sync_char2 ; 0                      ; 1                         ; 0                         ; 1                   ;
; ff_state.state_command    ; 1                      ; 0                         ; 0                         ; 1                   ;
+---------------------------+------------------------+---------------------------+---------------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_tx_state                                                                        ;
+---------------------------------+---------------------------------+-------------------------------+--------------------------------+---------------------------+-------------------------------+
; Name                            ; ff_tx_state.tx_state_parity_bit ; ff_tx_state.tx_state_data_bit ; ff_tx_state.tx_state_start_bit ; ff_tx_state.tx_state_idle ; ff_tx_state.tx_state_stop_bit ;
+---------------------------------+---------------------------------+-------------------------------+--------------------------------+---------------------------+-------------------------------+
; ff_tx_state.tx_state_idle       ; 0                               ; 0                             ; 0                              ; 0                         ; 0                             ;
; ff_tx_state.tx_state_start_bit  ; 0                               ; 0                             ; 1                              ; 1                         ; 0                             ;
; ff_tx_state.tx_state_data_bit   ; 0                               ; 1                             ; 0                              ; 1                         ; 0                             ;
; ff_tx_state.tx_state_parity_bit ; 1                               ; 0                             ; 0                              ; 1                         ; 0                             ;
; ff_tx_state.tx_state_stop_bit   ; 0                               ; 0                             ; 0                              ; 1                         ; 1                             ;
+---------------------------------+---------------------------------+-------------------------------+--------------------------------+---------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; yes                                                              ; yes                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 24                                                                                                                               ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                           ; Reason for Removal                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; emsx_top:U92|ocmkai_debugger:u_ocmkai_debugger|ff_pc[5..7,10,11,13..15]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|s1990:u_s1990|ff_step_execute                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|s1990:u_s1990|ff_cpu_pause                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|opl3:u_opl3|old_write                                                                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|index[0..8]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|timer1_preset[0..7]                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|timer1_mask                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|timer1_active                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|timer2_preset[0..7]                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|timer2_mask                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|timer2_active                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|SNMI                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|SINT                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[0]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[0]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[1]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[1]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[2]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[2]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[3]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[3]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[4]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[4]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[5]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[5]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[6]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[6]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[7]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[7]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[8]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[8]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[9]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[9]  ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[10] ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[10] ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrptr_g[0..10]                                               ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|timer:timer2|old_act                                                                                                                           ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|timer:timer2|overflow_pulse                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|opl3:u_opl3|timer:timer1|old_act                                                                                                                           ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|timer:timer1|overflow_pulse                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|wifi:u_wifi|UART:U1|rx_data_delayed_s                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413|data.ML[3]                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|psg:u_psg|joyb_out[0]~reg0                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|psg:u_psg|joya_out[1]~reg0                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|psg:u_psg|joya_out[0]~reg0                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|psg:u_psg|joyb_out[1]~reg0                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|iadr[4..7]                                                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|iadr[4..7]                                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[0,1]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|DISP_START_X[7..31]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|rtc:u_real_time_clock|ram:u_mem|iadr[6,7]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|T800a:u_r800|T800:u0|OldNMI_n                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|T80a:u_z80|T80:u0|OldNMI_n                                                                                                                                 ; Lost fanout                                                                                                ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdram_command[3]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|sound_mixer:u_sound_mixer|ff_psg[0,1,14,15]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|pPs2Dat~reg0                                                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|FNMI                                                                                                                   ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|delayed_wrptr_g[0..10]                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|wifi:u_wifi|UART:U1|rx_data_s                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|opl3:u_opl3|timer2_overflow                                                                                                                                ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|timer1_overflow                                                                                                                                ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|CPUStatus[6]                                                                                                           ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                                ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                       ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a1                       ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a2                       ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a3                       ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a4                       ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a5                       ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a6                       ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a7                       ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a8                       ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a9                       ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a10                      ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                          ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|sub_parity10a[0,1]               ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|timer:timer2|sub_counter[0..14]                                                                                                                ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|timer:timer2|counter[0..7]                                                                                                                     ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|timer:timer1|sub_counter[0..14]                                                                                                                ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|timer:timer1|counter[0..7]                                                                                                                     ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_sel_msb_rd                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_counter[0..15]                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_gate0                                                                                           ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_count_en                                                                                        ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_count_load                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter0_latch[0..3]                                                                            ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter1_latch[0..3]                                                                            ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter2_latch[0..3]                                                                            ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter3_latch[0..3]                                                                            ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter0[0..3]                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter1[0..3]                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter2[0..3]                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter3[0..3]                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_rw[0,1]                                                                                         ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_m[0..2]                                                                                         ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_bcd                                                                                             ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_sel_msb_wr                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_sel_msb_rd                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_counter[0]                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_pre_wr_cw                                                                                       ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_pre_wr_lsb                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_pre_wr_msb                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_pre_wr_trigger                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_pre_wr_d[0..7]                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_cw                                                                                           ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_lsb                                                                                          ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_msb                                                                                          ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_trigger                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_d[0..7]                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_counter[1..15]                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_clk_en:u_clk1_en|ff_clk                                                                                               ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_sel_msb_rd                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_counter[0..15]                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|megaram:u_megaram_for_slot1|SccBankH                                                                                                                       ; Lost fanout                                                                                                ;
; emsx_top:U92|megaram:u_megaram_for_slot1|SccBankL                                                                                                                       ; Lost fanout                                                                                                ;
; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[3,7]                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[3..7]                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|RET[2,5]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|eseopll:u_eseopll|CS_n_buf                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|eseopll:u_eseopll|CS_n                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[0]                                                                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|T800a:u_r800|T800:u0|NMI_s                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|T80a:u_z80|T80:u0|NMI_s                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|T800a:u_r800|T800:u0|NMICycle                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|T80a:u_z80|T80:u0|NMICycle                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|prev_scan[0]                                                                                                         ; Merged with emsx_top:U92|switched_io_ports:u_switched_io_ports|prev_scan[1]                                ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|io42_id212[7]~reg0                                                                                                   ; Merged with emsx_top:U92|switched_io_ports:u_switched_io_ports|MegaSD_ack                                  ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|io42_id212[6]~reg0                                                                                                   ; Merged with emsx_top:U92|switched_io_ports:u_switched_io_ports|Mapper_ack                                  ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|io40_n[1]~reg0                                                                                                       ; Merged with emsx_top:U92|switched_io_ports:u_switched_io_ports|io40_n[0]~reg0                              ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|io40_n[5]~reg0                                                                                                       ; Merged with emsx_top:U92|switched_io_ports:u_switched_io_ports|io40_n[0]~reg0                              ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|io40_n[4]~reg0                                                                                                       ; Merged with emsx_top:U92|switched_io_ports:u_switched_io_ports|io40_n[2]~reg0                              ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|io40_n[6]~reg0                                                                                                       ; Merged with emsx_top:U92|switched_io_ports:u_switched_io_ports|io40_n[2]~reg0                              ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|io40_n[7]~reg0                                                                                                       ; Merged with emsx_top:U92|switched_io_ports:u_switched_io_ports|io40_n[2]~reg0                              ;
; emsx_top:U92|tr_midi:u_tr_midi|ff_dbi[3..5]                                                                                                                             ; Merged with emsx_top:U92|tr_midi:u_tr_midi|ff_dbi[6]                                                       ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_clk_en:u_clk0_en|ff_clk                                                                                               ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_clk_en:u_clk2_en|ff_clk                      ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_clk_en:u_txc|ff_clk                                                                                                   ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_clk_en:u_rxc|ff_clk                          ;
; emsx_top:U92|VENCODE:u_video_encoder|FF_TABLEDAT[6,7]                                                                                                                   ; Merged with emsx_top:U92|VENCODE:u_video_encoder|FF_TABLEDAT[5]                                            ;
; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|iadr[0]                                                                                         ; Merged with emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|iadr[0]                 ;
; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|iadr[1]                                                                                         ; Merged with emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|iadr[1]                 ;
; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|iadr[2]                                                                                         ; Merged with emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|iadr[2]                 ;
; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|iadr[3]                                                                                         ; Merged with emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|iadr[3]                 ;
; emsx_top:U92|VDP:u_v9958|VDP_SSG:U_SSG|ff_right_mask[3..7]                                                                                                              ; Merged with emsx_top:U92|VDP:u_v9958|VDP_SSG:U_SSG|ff_right_mask[8]                                        ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[0]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[0] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[0]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[0] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[1]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[1] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[1]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[1] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[2]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[2] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[2]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[2] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[3]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[3] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[3]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[3] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[4]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[4] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[4]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[4] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[5]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[5] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[5]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[5] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[6]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[6] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[6]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[6] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[7]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[7] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[7]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[7] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[8]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[8] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[8]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[8] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[9]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[9] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[9]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[9] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[0]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[0] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[0]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[0] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[1]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[1] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[1]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[1] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[2]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[2] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[2]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[2] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[3]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[3] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[3]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[3] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[4]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[4] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[4]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[4] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[5]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[5] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[5]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[5] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[6]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[6] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[6]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[6] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[7]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[7] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[7]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[7] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[8]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[8] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[8]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[8] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[9]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[9] ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[9]                                                                          ; Merged with emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[9] ;
; emsx_top:U92|T80a:u_z80|Wait_s                                                                                                                                          ; Merged with emsx_top:U92|T800a:u_r800|Wait_s                                                               ;
; emsx_top:U92|sound_mixer:u_sound_mixer|ff_scc[14]                                                                                                                       ; Merged with emsx_top:U92|sound_mixer:u_sound_mixer|ff_scc[15]                                              ;
; emsx_top:U92|sound_mixer:u_sound_mixer|ff_opl3[0..14]                                                                                                                   ; Merged with emsx_top:U92|sound_mixer:u_sound_mixer|ff_opl3[15]                                             ;
; emsx_top:U92|sound_mixer:u_sound_mixer|ff_tr_pcm[10..14]                                                                                                                ; Merged with emsx_top:U92|sound_mixer:u_sound_mixer|ff_tr_pcm[15]                                           ;
; emsx_top:U92|sound_mixer:u_sound_mixer|ff_tr_pcm[0,1]                                                                                                                   ; Merged with emsx_top:U92|sound_mixer:u_sound_mixer|ff_tr_pcm[2]                                            ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_xSltWr_n                                                                                                            ; Merged with emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_wrt                                        ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|OFFSET_Y_6_                                                                                                          ; Merged with emsx_top:U92|switched_io_ports:u_switched_io_ports|OFFSET_Y_5_                                 ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter2|ff_gate0                                                                                           ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter0|ff_gate0                  ;
; emsx_top:U92|T80a:u_z80|Reset_s                                                                                                                                         ; Merged with emsx_top:U92|T800a:u_r800|Reset_s                                                              ;
; emsx_top:U92|psg:u_psg|psgregptr[3]                                                                                                                                     ; Merged with emsx_top:U92|psg:u_psg|psg_wave:u_psgch|PsgRegPtr[3]                                           ;
; emsx_top:U92|psg:u_psg|psgregptr[2]                                                                                                                                     ; Merged with emsx_top:U92|psg:u_psg|psg_wave:u_psgch|PsgRegPtr[2]                                           ;
; emsx_top:U92|psg:u_psg|psgregptr[1]                                                                                                                                     ; Merged with emsx_top:U92|psg:u_psg|psg_wave:u_psgch|PsgRegPtr[1]                                           ;
; emsx_top:U92|psg:u_psg|psgregptr[0]                                                                                                                                     ; Merged with emsx_top:U92|psg:u_psg|psg_wave:u_psgch|PsgRegPtr[0]                                           ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_wr_d[7]                                                                                         ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_wr_d[7]                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_wr_d[6]                                                                                         ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_wr_d[6]                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_wr_d[5]                                                                                         ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_wr_d[5]                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_wr_d[4]                                                                                         ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_wr_d[4]                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_wr_d[3]                                                                                         ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_wr_d[3]                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_wr_d[2]                                                                                         ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_wr_d[2]                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_wr_d[1]                                                                                         ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_wr_d[1]                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_wr_d[0]                                                                                         ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_wr_d[0]                ;
; emsx_top:U92|T80a:u_z80|T80:u0|INT_s                                                                                                                                    ; Merged with emsx_top:U92|T800a:u_r800|T800:u0|INT_s                                                        ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_pre_wr_d[7]                                                                                     ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_pre_wr_d[7]            ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_pre_wr_d[6]                                                                                     ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_pre_wr_d[6]            ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_pre_wr_d[5]                                                                                     ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_pre_wr_d[5]            ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_pre_wr_d[4]                                                                                     ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_pre_wr_d[4]            ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_pre_wr_d[3]                                                                                     ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_pre_wr_d[3]            ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_pre_wr_d[2]                                                                                     ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_pre_wr_d[2]            ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_pre_wr_d[1]                                                                                     ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_pre_wr_d[1]            ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2|ff_pre_wr_d[0]                                                                                     ; Merged with emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_pre_wr_d[0]            ;
; emsx_top:U92|VENCODE:u_video_encoder|FF_VCOUNTER[8]                                                                                                                     ; Merged with emsx_top:U92|VENCODE:u_video_encoder|FF_PAL_DET_CNT[8]                                         ;
; emsx_top:U92|VENCODE:u_video_encoder|FF_VCOUNTER[7]                                                                                                                     ; Merged with emsx_top:U92|VENCODE:u_video_encoder|FF_PAL_DET_CNT[7]                                         ;
; emsx_top:U92|VENCODE:u_video_encoder|FF_VCOUNTER[6]                                                                                                                     ; Merged with emsx_top:U92|VENCODE:u_video_encoder|FF_PAL_DET_CNT[6]                                         ;
; emsx_top:U92|VENCODE:u_video_encoder|FF_VCOUNTER[5]                                                                                                                     ; Merged with emsx_top:U92|VENCODE:u_video_encoder|FF_PAL_DET_CNT[5]                                         ;
; emsx_top:U92|VENCODE:u_video_encoder|FF_VCOUNTER[4]                                                                                                                     ; Merged with emsx_top:U92|VENCODE:u_video_encoder|FF_PAL_DET_CNT[4]                                         ;
; emsx_top:U92|VENCODE:u_video_encoder|FF_VCOUNTER[3]                                                                                                                     ; Merged with emsx_top:U92|VENCODE:u_video_encoder|FF_PAL_DET_CNT[3]                                         ;
; emsx_top:U92|VENCODE:u_video_encoder|FF_VCOUNTER[2]                                                                                                                     ; Merged with emsx_top:U92|VENCODE:u_video_encoder|FF_PAL_DET_CNT[2]                                         ;
; emsx_top:U92|VENCODE:u_video_encoder|FF_VCOUNTER[1]                                                                                                                     ; Merged with emsx_top:U92|VENCODE:u_video_encoder|FF_PAL_DET_CNT[1]                                         ;
; emsx_top:U92|VENCODE:u_video_encoder|FF_VCOUNTER[0]                                                                                                                     ; Merged with emsx_top:U92|VENCODE:u_video_encoder|FF_PAL_DET_CNT[0]                                         ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|KeyRow[5..7]                                                                                                        ; Merged with emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|KeyRow[4]                                  ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|iadr[5..7]                                                                                                   ; Merged with emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|iadr[4]                             ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[3]                                                                                   ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[3]         ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[3]                                                               ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[3]         ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[2]                                                                                   ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[2]         ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[2]                                                               ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[2]         ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[0]                                                                                   ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[0]         ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[0]                                                               ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[0]         ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[4]                                                                                   ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[4]         ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[4]                                                               ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[4]         ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[1]                                                                                   ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[1]         ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[1]                                                               ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|init_ch[1]         ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|kflag                                                                                                              ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|key                                       ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[17]                                                                                                 ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[17]                           ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[16]                                                                                                 ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[16]                           ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[15]                                                                                                 ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[15]                           ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[14]                                                                                                 ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[14]                           ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[13]                                                                                                 ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[13]                           ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[12]                                                                                                 ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[12]                           ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[11]                                                                                                 ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[11]                           ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[10]                                                                                                 ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[10]                           ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[9]                                                                                                  ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[9]                            ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[8]                                                                                                  ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[8]                            ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[7]                                                                                                  ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[7]                            ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[6]                                                                                                  ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[6]                            ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[5]                                                                                                  ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[5]                            ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[4]                                                                                                  ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[4]                            ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[3]                                                                                                  ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[3]                            ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[2]                                                                                                  ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[2]                            ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[1]                                                                                                  ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[1]                            ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|lastkey[0]                                                                                                  ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|lastkey[0]                            ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|init_state[2]                                                                     ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[2]       ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|init_state[1]                                                                     ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[1]       ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|init_state[3]                                                                     ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[3]       ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|init_state[0]                                                                     ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[0]       ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|vindex[0]                                                                                                          ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|user_voice_addr[0]                        ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|user_voice_addr[2..5]                                                                                              ; Merged with emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|user_voice_addr[1]                        ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[7]                                                                                                       ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[15]                             ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[6]                                                                                                       ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[14]                             ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[5]                                                                                                       ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[13]                             ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[4]                                                                                                       ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[12]                             ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[3]                                                                                                       ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[11]                             ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[2]                                                                                                       ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[10]                             ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[1]                                                                                                       ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[9]                              ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]                                                                                                       ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[8]                              ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[1]~en                                                                                                    ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[2]~en                                                                                                    ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[3]~en                                                                                                    ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[4]~en                                                                                                    ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[5]~en                                                                                                    ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[6]~en                                                                                                    ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[7]~en                                                                                                    ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[8]~en                                                                                                    ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[9]~en                                                                                                    ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[10]~en                                                                                                   ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[11]~en                                                                                                   ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[12]~en                                                                                                   ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[13]~en                                                                                                   ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[14]~en                                                                                                   ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[15]~en                                                                                                   ; Merged with emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[0]~en                           ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|OFFSET_Y_4_                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                     ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|OFFSET_Y_5_                                                                                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|VDP:u_v9958|PRAMDBO[1]~en                                                                                                                                  ; Merged with emsx_top:U92|VDP:u_v9958|PRAMDBO[0]~en                                                         ;
; emsx_top:U92|VDP:u_v9958|PRAMDBO[2]~en                                                                                                                                  ; Merged with emsx_top:U92|VDP:u_v9958|PRAMDBO[0]~en                                                         ;
; emsx_top:U92|VDP:u_v9958|PRAMDBO[3]~en                                                                                                                                  ; Merged with emsx_top:U92|VDP:u_v9958|PRAMDBO[0]~en                                                         ;
; emsx_top:U92|VDP:u_v9958|PRAMDBO[4]~en                                                                                                                                  ; Merged with emsx_top:U92|VDP:u_v9958|PRAMDBO[0]~en                                                         ;
; emsx_top:U92|VDP:u_v9958|PRAMDBO[5]~en                                                                                                                                  ; Merged with emsx_top:U92|VDP:u_v9958|PRAMDBO[0]~en                                                         ;
; emsx_top:U92|VDP:u_v9958|PRAMDBO[6]~en                                                                                                                                  ; Merged with emsx_top:U92|VDP:u_v9958|PRAMDBO[0]~en                                                         ;
; emsx_top:U92|VDP:u_v9958|PRAMDBO[7]~en                                                                                                                                  ; Merged with emsx_top:U92|VDP:u_v9958|PRAMDBO[0]~en                                                         ;
; emsx_top:U92|reset_controller:u_reset_controller|FreeCounter[2..15]                                                                                                     ; Lost fanout                                                                                                ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|prev_scan[1]                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                     ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|io40_n[0]~reg0                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                     ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|vga_scanlines[1]~reg0                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|vga_scanlines[0]~reg0                                                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|wifi:u_wifi|prescaler_i_s[13]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|KeyRow[4]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|lfo_pm_cnt[0]                                                                                                      ; Merged with emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|eg_cnt[0]                                 ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|user_voice_addr[1]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|megasd:u_megasd|epc_di~en                                                                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|VDP:u_v9958|PRAMDBO[0]~en                                                                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|ff_state~6                                                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|ff_state~7                                                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_state~8                                                                                          ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_state~9                                                                                          ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_rx_state~9                                                                                       ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_rx_state~10                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_state~8                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_state~9                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_tx_state~9                                                                               ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_tx_state~10                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~112                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~120                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~112                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~120                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~116                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~124                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~116                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~124                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~113                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~121                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~113                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~121                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~117                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~125                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~117                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~125                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~114                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~122                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~114                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~122                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~118                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~126                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~118                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~126                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~119                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~127                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~119                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~127                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~115                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~123                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~115                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~123                                                                         ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|DEBUG_ENA.01                                                                                                                                               ; Lost fanout                                                                                                ;
; emsx_top:U92|DEBUG_ENA.10                                                                                                                                               ; Lost fanout                                                                                                ;
; emsx_top:U92|DEBUG_ENA.00                                                                                                                                               ; Lost fanout                                                                                                ;
; emsx_top:U92|VDP:u_v9958|VDP_NTSC_PAL:U_VDP_NTSC_PAL|FF_SSTATE.SSTATE_D                                                                                                 ; Lost fanout                                                                                                ;
; emsx_top:U92|ff_logo_timeout.01                                                                                                                                         ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|my_cmd_state.STATE_CMD_FINISH                                                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|my_tx_state.STATE_TX_FINISH                                                                                                                    ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|my_cmd_state.STATE_CMD_DATA                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_state.state_mode                                                                                 ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_state.state_sync_char1                                                                           ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_state.state_sync_char2                                                                           ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_state.state_command                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_state.state_mode                                                                         ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_state.state_sync_char1                                                                   ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_state.state_sync_char2                                                                   ; Lost fanout                                                                                                ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_state.state_command                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|MtxSeq.MtxReset                                                                                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|MtxTmp[0]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|fifo_empty_o                                                                                                                           ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|TX_active_o                                                                                                                            ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|full_s                                                                                                                                 ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[0]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[0]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[1]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[1]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[2]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[2]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[3]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[3]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[4]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[4]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[5]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[5]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[6]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[6]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[7]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[7]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[8]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[8]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[9]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[9]                                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[10]                                                                                                                             ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[10]                                                                                                                             ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[11]                                                                                                                             ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[11]                                                                                                                             ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|tx_current_state_s.STATE_TX_START                                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|tx_current_state_s.STATE_TX_DATA                                                                                                       ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|tx_current_state_s.STATE_TX_STOP                                                                                                       ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|write_edge[0,1]                                                                                                                        ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[0..31]                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|tx_current_state_s.STATE_TX_IDLE                                                                                                       ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|tx_bit_index_s[0..2]                                                                                                                   ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|fifo_we                                                                                                                                        ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|tx_current_state_s.STATE_TX_FINISH                                                                                                     ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|rx_byte_finished_s                                                                                                                     ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|rx_current_state_s.STATE_RX_STOP                                                                                                       ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[0..31]                                                                                                              ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|rx_current_state_s.STATE_RX_START                                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|rx_current_state_s.STATE_RX_DATA                                                                                                       ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|rx_bit_index_s[0..2]                                                                                                                   ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|rx_current_state_s.STATE_RX_IDLE                                                                                                       ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|rx_current_state_s.STATE_RX_FINISH                                                                                                     ; Lost fanout                                                                                                ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|MtxTmp[1..3]                                                                                                        ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|prescaler_i_s[0..12]                                                                                                                           ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|uart_tx_o                                                                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|reset_fifo                                                                                                                                     ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|read_edge[0,1]                                                                                                                         ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|my_cmd_state.STATE_CMD_IDLE                                                                                                                    ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|my_tx_state.STATE_TX_IDLE                                                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|my_tx_state.STATE_TX_DATA                                                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|fifo_read                                                                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|my_rx_state.STATE_RX_IDLE                                                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|my_rx_state.STATE_RX_WAITDATA                                                                                                                  ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|my_rx_state.STATE_RX_FINISH                                                                                                                    ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|qckbase_cnt[0..19]                                                                                                                             ; Lost fanout                                                                                                ;
; emsx_top:U92|wifi:u_wifi|my_rx_state.STATE_RX_DATA                                                                                                                      ; Lost fanout                                                                                                ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|regs_wdata[14,15]                                                                                                  ; Lost fanout                                                                                                ;
; Total Number of Removed Registers = 789                                                                                                                                 ;                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                          ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; emsx_top:U92|wifi:u_wifi|FIFO:U2|fifo_empty_o                                                                                                                          ; Lost Fanouts                   ; emsx_top:U92|wifi:u_wifi|FIFO:U2|full_s,                                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[0],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[1],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[1],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[2],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[3],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[3],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[4],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[5],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[5],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[6],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[6],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[7],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[7],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[8],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[8],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[9],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[9],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[10],                                                                                                                             ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[10],                                                                                                                             ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[11],                                                                                                                             ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[11],                                                                                                                             ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|write_edge[1],                                                                                                                          ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|write_edge[0], emsx_top:U92|wifi:u_wifi|fifo_we,                                                                                        ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_byte_finished_s,                                                                                                                     ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_current_state_s.STATE_RX_STOP,                                                                                                       ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[29],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[30],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[31],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[25],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[26],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[27],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[28],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[18],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[19],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[20],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[21],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_current_state_s.STATE_RX_START,                                                                                                      ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_current_state_s.STATE_RX_DATA,                                                                                                       ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_bit_index_s[1],                                                                                                                      ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_bit_index_s[2],                                                                                                                      ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_bit_index_s[0],                                                                                                                      ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_current_state_s.STATE_RX_IDLE,                                                                                                       ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_current_state_s.STATE_RX_FINISH,                                                                                                     ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|reset_fifo, emsx_top:U92|wifi:u_wifi|FIFO:U2|read_edge[0],                                                                                      ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|read_edge[1], emsx_top:U92|wifi:u_wifi|fifo_read,                                                                                       ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|my_rx_state.STATE_RX_IDLE,                                                                                                                      ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|my_rx_state.STATE_RX_WAITDATA,                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|my_rx_state.STATE_RX_FINISH,                                                                                                                    ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|qckbase_cnt[9],                                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|my_rx_state.STATE_RX_DATA                                                                                                                       ;
; emsx_top:U92|opl3:u_opl3|index[8]                                                                                                                                      ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|timer1_preset[7],                                                                                                                               ;
;                                                                                                                                                                        ; due to stuck port clock_enable ; emsx_top:U92|opl3:u_opl3|timer1_preset[6],                                                                                                                               ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer1_preset[5],                                                                                                                               ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer1_preset[4],                                                                                                                               ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer1_preset[3],                                                                                                                               ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer1_preset[2],                                                                                                                               ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer1_preset[1],                                                                                                                               ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer1_preset[0], emsx_top:U92|opl3:u_opl3|timer1_mask,                                                                                         ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer1_active, emsx_top:U92|opl3:u_opl3|timer2_preset[7],                                                                                       ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer2_preset[6],                                                                                                                               ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer2_preset[5],                                                                                                                               ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer2_preset[4],                                                                                                                               ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer2_preset[3],                                                                                                                               ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer2_preset[2],                                                                                                                               ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer2_preset[1],                                                                                                                               ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer2_preset[0], emsx_top:U92|opl3:u_opl3|timer2_mask,                                                                                         ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer2_active,                                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer2|old_act,                                                                                                                           ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer2|overflow_pulse,                                                                                                                    ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer1|old_act,                                                                                                                           ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer1|overflow_pulse,                                                                                                                    ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer2_overflow, emsx_top:U92|opl3:u_opl3|timer1_overflow,                                                                                      ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer2|sub_counter[0],                                                                                                                    ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer2|sub_counter[1],                                                                                                                    ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer2|sub_counter[2],                                                                                                                    ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer2|sub_counter[3],                                                                                                                    ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer2|sub_counter[4],                                                                                                                    ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer2|counter[0],                                                                                                                        ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer2|counter[1],                                                                                                                        ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer2|counter[2],                                                                                                                        ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer2|counter[3],                                                                                                                        ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer2|counter[4],                                                                                                                        ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer2|counter[5],                                                                                                                        ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer1|sub_counter[0],                                                                                                                    ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer1|sub_counter[1],                                                                                                                    ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer1|sub_counter[2],                                                                                                                    ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer1|sub_counter[3],                                                                                                                    ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer1|sub_counter[4],                                                                                                                    ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer1|counter[0],                                                                                                                        ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer1|counter[1],                                                                                                                        ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer1|counter[2],                                                                                                                        ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer1|counter[3],                                                                                                                        ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer1|counter[4],                                                                                                                        ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|timer:timer1|counter[5]                                                                                                                         ;
; emsx_top:U92|wifi:u_wifi|UART:U1|TX_active_o                                                                                                                           ; Lost Fanouts                   ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_current_state_s.STATE_TX_START,                                                                                                      ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_current_state_s.STATE_TX_DATA,                                                                                                       ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_current_state_s.STATE_TX_STOP,                                                                                                       ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[29],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[30],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[31],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[25],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[26],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[27],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[28],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_current_state_s.STATE_TX_IDLE,                                                                                                       ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_bit_index_s[2],                                                                                                                      ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_bit_index_s[0],                                                                                                                      ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_bit_index_s[1],                                                                                                                      ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_current_state_s.STATE_TX_FINISH,                                                                                                     ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|prescaler_i_s[12], emsx_top:U92|wifi:u_wifi|uart_tx_o,                                                                                          ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|my_tx_state.STATE_TX_IDLE,                                                                                                                      ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|my_tx_state.STATE_TX_DATA                                                                                                                       ;
; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[14]                                                                                                                ; Lost Fanouts                   ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[13],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[12],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[11],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[10],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[9],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[8],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[7],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[6],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[5],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[4],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[3],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[2],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[1],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[0]                                                                                                                   ;
; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[14]                                                                                                                ; Lost Fanouts                   ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[13],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[12],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[11],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[10],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[9],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[8],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[7],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[6],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[5],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[4],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[3],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[2],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[1],                                                                                                                  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[0]                                                                                                                   ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; Lost Fanouts                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[0],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[0],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[1],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[1],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[2],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[2],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[4],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[4],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[5],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[5],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                 ;
; emsx_top:U92|wifi:u_wifi|qckbase_cnt[4]                                                                                                                                ; Lost Fanouts                   ; emsx_top:U92|wifi:u_wifi|qckbase_cnt[3], emsx_top:U92|wifi:u_wifi|qckbase_cnt[2],                                                                                        ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|qckbase_cnt[1], emsx_top:U92|wifi:u_wifi|qckbase_cnt[0],                                                                                        ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|qckbase_cnt[19], emsx_top:U92|wifi:u_wifi|qckbase_cnt[5],                                                                                       ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|qckbase_cnt[13], emsx_top:U92|wifi:u_wifi|qckbase_cnt[14],                                                                                      ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|qckbase_cnt[16], emsx_top:U92|wifi:u_wifi|qckbase_cnt[17],                                                                                      ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|qckbase_cnt[18]                                                                                                                                 ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; Lost Fanouts                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[6],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[6],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[7],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[7],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[8],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[8],  ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[10], ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[10], ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a10                       ;
; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[22]                                                                                                                ; Lost Fanouts                   ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[23],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[24],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[18],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[19],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[20],                                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[21]                                                                                                                  ;
; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|iadr[4]                                                                                         ; Stuck at GND                   ; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[7],                                                                                                 ;
;                                                                                                                                                                        ; due to stuck port data_in      ; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[6],                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[5],                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[4],                                                                                                 ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[3]                                                                                                  ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~116                                                                        ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~117,                                                                         ;
;                                                                                                                                                                        ; due to stuck port clock_enable ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~125,                                                                         ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~117,                                                                         ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~125                                                                          ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~114                                                                        ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~115,                                                                         ;
;                                                                                                                                                                        ; due to stuck port clock_enable ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~123,                                                                         ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~115,                                                                         ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~123                                                                          ;
; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[0]                                                                                                                             ; Lost Fanouts                   ; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[2],                                                                                                                              ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[4]                                                                                                                               ;
; emsx_top:U92|wifi:u_wifi|qckbase_cnt[7]                                                                                                                                ; Lost Fanouts                   ; emsx_top:U92|wifi:u_wifi|qckbase_cnt[6], emsx_top:U92|wifi:u_wifi|qckbase_cnt[12]                                                                                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrptr_g[9]                                                  ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|delayed_wrptr_g[9],                                           ;
;                                                                                                                                                                        ; due to stuck port clock_enable ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a9                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrptr_g[8]                                                  ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|delayed_wrptr_g[8],                                           ;
;                                                                                                                                                                        ; due to stuck port clock_enable ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a8                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrptr_g[7]                                                  ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|delayed_wrptr_g[7],                                           ;
;                                                                                                                                                                        ; due to stuck port clock_enable ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a7                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrptr_g[6]                                                  ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|delayed_wrptr_g[6],                                           ;
;                                                                                                                                                                        ; due to stuck port clock_enable ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a6                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrptr_g[4]                                                  ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|delayed_wrptr_g[4],                                           ;
;                                                                                                                                                                        ; due to stuck port clock_enable ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a4                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrptr_g[3]                                                  ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|delayed_wrptr_g[3],                                           ;
;                                                                                                                                                                        ; due to stuck port clock_enable ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a3                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrptr_g[2]                                                  ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|delayed_wrptr_g[2],                                           ;
;                                                                                                                                                                        ; due to stuck port clock_enable ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a2                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrptr_g[1]                                                  ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|delayed_wrptr_g[1],                                           ;
;                                                                                                                                                                        ; due to stuck port clock_enable ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a1                        ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrptr_g[0]                                                  ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|delayed_wrptr_g[0],                                           ;
;                                                                                                                                                                        ; due to stuck port clock_enable ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                        ;
; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|iadr[4]                                                                                        ; Stuck at GND                   ; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[7],                                                                                                ;
;                                                                                                                                                                        ; due to stuck port data_in      ; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[3]                                                                                                 ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter0_latch[3]                                                                              ; Lost Fanouts                   ; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_lsb,                                                                                          ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_d[3]                                                                                          ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrptr_g[5]                                                  ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|delayed_wrptr_g[5],                                           ;
;                                                                                                                                                                        ; due to stuck port clock_enable ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a5                        ;
; emsx_top:U92|switched_io_ports:u_switched_io_ports|prev_scan[1]                                                                                                        ; Stuck at VCC                   ; emsx_top:U92|switched_io_ports:u_switched_io_ports|vga_scanlines[1]~reg0,                                                                                                ;
;                                                                                                                                                                        ; due to stuck port data_in      ; emsx_top:U92|switched_io_ports:u_switched_io_ports|vga_scanlines[0]~reg0                                                                                                 ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_state~9                                                                                         ; Lost Fanouts                   ; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_state.state_sync_char2,                                                                           ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_state.state_command                                                                               ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_state~9                                                                                 ; Lost Fanouts                   ; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_state.state_sync_char2,                                                                   ;
;                                                                                                                                                                        ;                                ; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_state.state_command                                                                       ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~113                                                                        ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~113,                                                                         ;
;                                                                                                                                                                        ; due to stuck port clock_enable ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~121                                                                          ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|SNMI                                                                                                                  ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|CPUStatus[6]                                                                                                            ;
;                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                          ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|SINT                                                                                                                  ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|FNMI                                                                                                                    ;
;                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                          ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter1_latch[3]                                                                              ; Lost Fanouts                   ; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_d[7]                                                                                          ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_state~8                                                                                         ; Lost Fanouts                   ; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_state.state_sync_char1                                                                            ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter1_latch[2]                                                                              ; Lost Fanouts                   ; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_d[6]                                                                                          ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_state~8                                                                                 ; Lost Fanouts                   ; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_state.state_sync_char1                                                                    ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter1_latch[1]                                                                              ; Lost Fanouts                   ; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_d[5]                                                                                          ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter0_latch[1]                                                                              ; Lost Fanouts                   ; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_d[1]                                                                                          ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter1_latch[0]                                                                              ; Lost Fanouts                   ; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_d[4]                                                                                          ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter0_latch[2]                                                                              ; Lost Fanouts                   ; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_d[2]                                                                                          ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_gate0                                                                                          ; Lost Fanouts                   ; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_clk_en:u_clk1_en|ff_clk                                                                                                ;
; emsx_top:U92|wifi:u_wifi|UART:U1|rx_data_delayed_s                                                                                                                     ; Stuck at GND                   ; emsx_top:U92|wifi:u_wifi|UART:U1|rx_data_s                                                                                                                               ;
;                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                          ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter2_latch[3]                                                                              ; Lost Fanouts                   ; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_msb                                                                                           ;
; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter1|ff_counter0_latch[0]                                                                              ; Lost Fanouts                   ; emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1|ff_wr_d[0]                                                                                          ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[9] ; Lost Fanouts                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[9]   ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|wrptr_g[10]                                                 ; Stuck at GND                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|delayed_wrptr_g[10]                                           ;
;                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                          ;
; emsx_top:U92|wifi:u_wifi|prescaler_i_s[0]                                                                                                                              ; Lost Fanouts                   ; emsx_top:U92|wifi:u_wifi|my_cmd_state.STATE_CMD_IDLE                                                                                                                     ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe19a[3] ; Lost Fanouts                   ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[3]   ;
; emsx_top:U92|eseopll:u_eseopll|CS_n_buf                                                                                                                                ; Stuck at GND                   ; emsx_top:U92|eseopll:u_eseopll|CS_n                                                                                                                                      ;
;                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                          ;
; emsx_top:U92|wifi:u_wifi|qckbase_cnt[10]                                                                                                                               ; Lost Fanouts                   ; emsx_top:U92|wifi:u_wifi|qckbase_cnt[11]                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5797  ;
; Number of registers using Synchronous Clear  ; 700   ;
; Number of registers using Synchronous Load   ; 736   ;
; Number of registers using Asynchronous Clear ; 3436  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4267  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                 ;
+------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                  ; Fan out ;
+------------------------------------------------------------------------------------+---------+
; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|VDPP2IS1STBYTE                ; 19      ;
; emsx_top:U92|megasd:u_megasd|mmc_ck                                                ; 1       ;
; emsx_top:U92|s1990:u_s1990|ff_cpu_change_state[0]                                  ; 31      ;
; emsx_top:U92|clock_generator:u_clock_generator|ff_cpuclk                           ; 5       ;
; emsx_top:U92|clock_generator:u_clock_generator|ff_clkdiv[1]                        ; 4       ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_upper_dq_mask            ; 1       ;
; emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_lower_dq_mask            ; 1       ;
; emsx_top:U92|ff_DisplayMode[1]                                                     ; 6       ;
; emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_txd ; 2       ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|FF_VSYNC_N                              ; 3       ;
; emsx_top:U92|VDP:u_v9958|VDP_SSG:U_SSG|IVIDEOVS_N                                  ; 3       ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltDat[5]                     ; 131     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltIorq_n                     ; 34      ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltMerq_n                     ; 4       ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_xSltRd_n                       ; 2       ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[3]                     ; 334     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[2]                     ; 302     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[7]                     ; 230     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[5]                     ; 321     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[6]                     ; 261     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[4]                     ; 309     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[1]                     ; 436     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[0]                     ; 445     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltDat[2]                     ; 191     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltDat[1]                     ; 195     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltDat[7]                     ; 164     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltDat[3]                     ; 186     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltDat[4]                     ; 155     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltDat[0]                     ; 202     ;
; emsx_top:U92|autofire:u_autofire|ff_af_speed[0]                                    ; 8       ;
; emsx_top:U92|autofire:u_autofire|ff_af_speed[1]                                    ; 7       ;
; emsx_top:U92|autofire:u_autofire|ff_af_speed[2]                                    ; 6       ;
; emsx_top:U92|autofire:u_autofire|ff_af_speed[3]                                    ; 5       ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltDat[6]                     ; 140     ;
; emsx_top:U92|ff_hybridclk_n                                                        ; 2       ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_wait_n_s                       ; 2       ;
; emsx_top:U92|reset_controller:u_reset_controller|ff_sync_reset                     ; 9       ;
; emsx_top:U92|clock_generator:u_clock_generator|ff_clkdiv3[1]                       ; 3       ;
; emsx_top:U92|ocmkai_control_decice:u_ocmkai_control_device|ff_panamega_is_linear   ; 12      ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[14]                    ; 96      ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[15]                    ; 60      ;
; emsx_top:U92|ppi:u_ppi|ff_ExpSlot3[0]                                              ; 2       ;
; emsx_top:U92|ppi:u_ppi|ff_ppi_port_a[1]                                            ; 2       ;
; emsx_top:U92|ppi:u_ppi|ff_ppi_port_a[3]                                            ; 2       ;
; emsx_top:U92|ppi:u_ppi|ff_ppi_port_a[5]                                            ; 2       ;
; emsx_top:U92|ppi:u_ppi|ff_ppi_port_a[7]                                            ; 12      ;
; emsx_top:U92|ppi:u_ppi|ff_ppi_port_a[0]                                            ; 2       ;
; emsx_top:U92|ppi:u_ppi|ff_ppi_port_a[2]                                            ; 2       ;
; emsx_top:U92|ppi:u_ppi|ff_ppi_port_a[4]                                            ; 2       ;
; emsx_top:U92|ppi:u_ppi|ff_ppi_port_a[6]                                            ; 12      ;
; emsx_top:U92|ppi:u_ppi|ff_ExpSlot3[1]                                              ; 2       ;
; emsx_top:U92|ppi:u_ppi|ff_ExpSlot3[3]                                              ; 2       ;
; emsx_top:U92|ppi:u_ppi|ff_ExpSlot3[5]                                              ; 2       ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[13]                    ; 81      ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[9]                     ; 180     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[12]                    ; 29      ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[8]                     ; 189     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[10]                    ; 160     ;
; emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|ff_iSltAdr[11]                    ; 47      ;
; emsx_top:U92|s1990:u_s1990|ff_rom_mode                                             ; 3       ;
; emsx_top:U92|megaram:u_megaram_for_slot1|SccBank2[1]                               ; 2       ;
; emsx_top:U92|megaram:u_megaram_for_slot2|SccBank2[1]                               ; 2       ;
; emsx_top:U92|VDP:u_v9958|PRAMWE_N                                                  ; 3       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[16]                                               ; 19      ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[0]                                                ; 2       ;
; emsx_top:U92|mapper:u_mapper_ram_for_slot3_0|ff_mapper_bank0[0]                    ; 2       ;
; emsx_top:U92|mapper:u_mapper_ram_for_slot3_0|ff_mapper_bank2[0]                    ; 2       ;
; emsx_top:U92|megaram:u_megaram_for_slot2|SccBank3[1]                               ; 1       ;
; emsx_top:U92|megaram:u_megaram_for_slot1|SccBank3[1]                               ; 1       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[13]                                               ; 1       ;
; emsx_top:U92|mapper:u_mapper_ram_for_slot3_0|ff_mapper_bank0[1]                    ; 2       ;
; emsx_top:U92|mapper:u_mapper_ram_for_slot3_0|ff_mapper_bank1[1]                    ; 2       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[1]                                                ; 2       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[14]                                               ; 1       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[15]                                               ; 4       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[2]                                                ; 1       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[3]                                                ; 1       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[4]                                                ; 1       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[5]                                                ; 1       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[6]                                                ; 1       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[7]                                                ; 1       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[8]                                                ; 1       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[9]                                                ; 1       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[10]                                               ; 1       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[11]                                               ; 1       ;
; emsx_top:U92|megaram:u_megaram_for_slot2|SccBank1[0]                               ; 2       ;
; emsx_top:U92|megaram:u_megaram_for_slot2|SccBank3[0]                               ; 1       ;
; emsx_top:U92|megaram:u_megaram_for_slot1|SccBank3[0]                               ; 1       ;
; emsx_top:U92|megaram:u_megaram_for_slot1|SccBank1[0]                               ; 1       ;
; emsx_top:U92|VDP:u_v9958|IRAMADR[12]                                               ; 1       ;
; emsx_top:U92|ff_dip_req[0]                                                         ; 7       ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Clk[2]                      ; 6       ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Clk[1]                      ; 4       ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Clk[0]                      ; 5       ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Dat[7]                      ; 7       ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Dat[5]                      ; 8       ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Dat[4]                      ; 14      ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Dat[2]                      ; 15      ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Dat[1]                      ; 16      ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Dat[6]                      ; 8       ;
; Total number of inverted registers = 491*                                          ;         ;
+------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                   ; Megafunction                                                                                                  ; Type ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------+
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|logsin[0..13]                         ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|sin_tab_rtl_0                       ; RAM  ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|isample[0..12]                        ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|exp_tab_rtl_0                       ; RAM  ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|data_out1[0..7]                                               ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|ram_rtl_0                                                   ; RAM  ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|data_out2[0..15]                                              ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|ram_rtl_0                                                   ; RAM  ;
; emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0|tapout[0..13]                                                 ; emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0|TapMem_rtl_0                                                ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|rdata.value[0..8]                   ; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|rdata.sign                          ; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|rdata2.value[0..8]                  ; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|rdata2.sign                         ; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|rdata.value[0..8]                 ; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|rdata.sign                        ; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|memout[0..17]                          ; emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|phase_array_rtl_0                    ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|rdata.phase[0..22] ; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|rdata.state[0,1]   ; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|odata.RR[0..3]                            ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|odata.SL[0..3]                            ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|odata.DR[0..3]                            ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|odata.AR[0..3]                            ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|odata.FB[0..2]                            ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|odata.WF                                  ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|odata.TL[0..5]                            ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|odata.KL[0,1]                             ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|odata.ML[0..3]                            ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|odata.KR                                  ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|odata.EG                                  ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|odata.PM                                  ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|odata.AM                                  ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|rodata.RR[0..3]                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|rodata.SL[0..3]                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|rodata.DR[0..3]                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|rodata.AR[0..3]                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|rodata.FB[0..2]                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|rodata.WF                                 ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|rodata.TL[0..5]                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|rodata.KL[0,1]                            ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|rodata.ML[0..3]                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|rodata.KR                                 ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|rodata.EG                                 ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|rodata.PM                                 ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|rodata.AM                                 ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|odata[0..23]              ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ; RAM  ;
; emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ram:wavemem|iadr[0..7]                                  ; emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ram:wavemem|blkram_rtl_0                              ; RAM  ;
; emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ram:wavemem|iadr[0..7]                                  ; emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ram:wavemem|blkram_rtl_0                              ; RAM  ;
; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|iadr[0..3]                               ; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|blkram_rtl_0                          ; RAM  ;
; emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|iadr[0..7]                                      ; emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|blkram_rtl_0                                  ; RAM  ;
; emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|iadr[0..7]                                     ; emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|blkram_rtl_0                                 ; RAM  ;
; emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|IADDRESS[0..2]                            ; emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|IMEM_rtl_0                              ; RAM  ;
; emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|iadr[0..7]                             ; emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|blkram_rtl_0                         ; RAM  ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[0..9]               ; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IMEM_rtl_0                 ; RAM  ;
; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[0..9]               ; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IMEM_rtl_0                 ; RAM  ;
; emsx_top:U92|rtc:u_real_time_clock|ram:u_mem|iadr[0..5]                                                         ; emsx_top:U92|rtc:u_real_time_clock|ram:u_mem|blkram_rtl_0                                                     ; RAM  ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|iadr[0..4]                                           ; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|blkram_rtl_0                                       ; RAM  ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|dbi1[0..7]                                        ; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|Mux7_rtl_0                                      ; ROM  ;
; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|dbi2[0..7]                                        ; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|Mux7_rtl_0                                      ; ROM  ;
; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|r_lfo_am_cnt[0..4]                                         ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|Mux4_rtl_0                                               ; ROM  ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_data[10]                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|kanji:u_kanji_rom|kanjiptr2[2]                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|kanji:u_kanji_rom|kanjiptr1[4]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|vram_slot_ids[1]                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|switched_io_ports:u_switched_io_ports|io44_id212[5]~reg0                             ;
; 258:1              ; 4 bits    ; 688 LEs       ; 24 LEs               ; 664 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|switched_io_ports:u_switched_io_ports|CustomSpeed[3]~reg0                            ;
; 258:1              ; 6 bits    ; 1032 LEs      ; 42 LEs               ; 990 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|switched_io_ports:u_switched_io_ports|OFFSET_Y_4_                                    ;
; 258:1              ; 3 bits    ; 516 LEs       ; 6 LEs                ; 510 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|RatioMode[1]                                                                         ;
; 260:1              ; 3 bits    ; 519 LEs       ; 33 LEs               ; 486 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|MstrVol[0]                                                                           ;
; 260:1              ; 3 bits    ; 519 LEs       ; 33 LEs               ; 486 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|PsgVol[0]                                                                            ;
; 260:1              ; 3 bits    ; 519 LEs       ; 30 LEs               ; 489 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|SccVol[2]                                                                            ;
; 260:1              ; 3 bits    ; 519 LEs       ; 33 LEs               ; 486 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|OpllVol[1]                                                                           ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_lower_dq_mask                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|Mux4                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|w_page_dec[2]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|w_prislt_dec[2]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|w_expslt3_dec[2]                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|megarom_pana:u_megarom_pana|w_current_bank[6]                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|mapper:u_mapper_ram_for_slot3_0|ramadr[19]                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sdr_address                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|switched_io_ports:u_switched_io_ports|dbi[3]                                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|switched_io_ports:u_switched_io_ports|dbi[6]                                         ;
; 17:1               ; 5 bits    ; 55 LEs        ; 50 LEs               ; 5 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|dbi[0]                                           ;
; 17:1               ; 3 bits    ; 33 LEs        ; 30 LEs               ; 3 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|dbi[2]                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COLORDEC:U_VDP_COLORDEC|FF_PALETTE_ADDR_G5[0]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|SY[9]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|SY[7]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|NY[8]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|NY[5]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|CMR[4]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[5]                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_B[1]                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_B[4]                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[0]                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDPVRAMACCESSADDR[15]                                                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[16]                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[4]                         ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[1]                         ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[9]                         ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDPVRAMACCESSADDR[10]                                                    ;
; 10:1               ; 15 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[7]                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[12]                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[10]                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|CLR[0]                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|DY[9]                                          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|DY[0]                                          ;
; 13:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|NXTMP[6]                                       ;
; 14:1               ; 6 bits    ; 54 LEs        ; 12 LEs               ; 42 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|CLR[6]                                         ;
; 14:1               ; 9 bits    ; 81 LEs        ; 36 LEs               ; 45 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|SXTMP[1]                                       ;
; 31:1               ; 2 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[2]                                  ;
; 31:1               ; 2 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[0]                                  ;
; 38:1               ; 2 bits    ; 50 LEs        ; 12 LEs               ; 38 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[6]                                  ;
; 38:1               ; 2 bits    ; 50 LEs        ; 12 LEs               ; 38 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[4]                                  ;
; 18:1               ; 14 bits   ; 168 LEs       ; 112 LEs              ; 56 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|IRAMADR[8]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|RDPOINT                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|RDPOINT                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|PALETTEADDR[3]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|PALETTEADDR[1]                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|Mux24                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|RDPOINT                                        ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSX                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COLORDEC:U_VDP_COLORDEC|W_FORE_COLOR[2]                              ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|STATE                                          ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|STATE                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|TState[0]                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|ALU_Op_r[0]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|Read_To_Reg_r[0]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|MCycle[1]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|MULU_Prod32[2]                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|R[6]                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|XY_State[1]                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|IR[0]                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|ISet[0]                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|TmpAddr[1]                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|TmpAddr[3]                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|TmpAddr[9]                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|DO[0]                                                              ;
; 10:1               ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|PC[5]                                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|A[6]                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|PC[14]                                                             ;
; 17:1               ; 8 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|A[12]                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|SP[8]                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|SP[7]                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|ACC[5]                                                             ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|F[5]                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_ALU:alu|DAA_Q[3]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|Save_Mux[6]                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_ALU:alu|DAA_Q[5]                                               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_Reg:Regs|Mux26                                                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_Reg:Regs|Mux6                                                  ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_ALU:alu|Mux32                                                  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|RegDIH[5]                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_ALU:alu|Mux35                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|TState[0]                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|ALU_Op_r[0]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|Read_To_Reg_r[0]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|MCycle[1]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|MULU_Prod32[2]                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|R[2]                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|XY_State[1]                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|IR[3]                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|ISet[1]                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|TmpAddr[1]                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|TmpAddr[4]                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|TmpAddr[11]                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|DO[7]                                                           ;
; 10:1               ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|PC[7]                                                           ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|A[6]                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|PC[14]                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|A[12]                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|SP[8]                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|SP[7]                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|ACC[6]                                                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|F[3]                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_ALU:alu|DAA_Q[1]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|Save_Mux[5]                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_ALU:alu|DAA_Q[6]                                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_Reg:Regs|Mux22                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_Reg:Regs|Mux5                                              ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_ALU:alu|Mux38                                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|RegDIH[4]                                                       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_ALU:alu|Mux33                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|counter[6]                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|counter[8]                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|Mux0                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_MCode:mcode|Mux180                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_MCode:mcode|Mux152                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPCOLOROUT                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_MCode:mcode|Mux178                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_MCode:mcode|Mux178                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|VDPR17REGNUM[0]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|VDPR16PALNUM[0]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_STATE                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[1]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|RDXLOW[1]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[3]                                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|VDPREGPTR[4]                                 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[12]                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[0]                                    ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[7]                                    ;
; 19:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|DBI[2]                                       ;
; 19:1               ; 5 bits    ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|DBI[7]                                       ;
; 25:1               ; 9 bits    ; 144 LEs       ; 0 LEs                ; 144 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND|DXTMP[1]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|RegAddrC[0]                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|RegAddrC[1]                                                        ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|BusB[6]                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|BusA[7]                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|BusA[1]                                                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|BusB[7]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_MCode:mcode|Mux14                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_MCode:mcode|Mux251                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_ALU:alu|F_Out                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_ALU:alu|F_Out                                                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_ALU:alu|Mux10                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_ALU:alu|Mux19                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_ALU:alu|Mux9                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_ALU:alu|Mux16                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|RegAddrA[1]                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|RegAddrA[0]                                                        ;
; 20:1               ; 2 bits    ; 26 LEs        ; 10 LEs               ; 16 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|RegWEH                                                          ;
; 20:1               ; 2 bits    ; 26 LEs        ; 10 LEs               ; 16 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|RegWEH                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|tl[6]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|user_voice_wdata.AM                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|user_voice_wdata.KL[0]                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|user_voice_wdata.TL[5]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|user_voice_wdata.FB[2]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|user_voice_wdata.AR[2]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|user_voice_wdata.RR[0]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|regs_wdata[0]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|regs_wdata[8]                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|regs_wdata[18]                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|TemporalMixer:tm|mo[8]                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|TemporalMixer:tm|ro[0]                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|Operator:op|addr[13]                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|Operator:op|addr[3]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|rks[1]                                       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|slot_voice_addr[4]                           ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|rr[3]                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|Operator:op|ShiftRight0                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|tll                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|tll                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|kll                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|Operator:op|w_modula[6]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|Operator:op|w_modula[15]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|Operator:op|w_modula[10]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|Operator:op|w_modula[13]                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_GEN[5]                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_main_timer[5]                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPPREPARELOCALPLANENUM[2]                            ;
; 10:1               ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPPREPAREPLANENUM[4]                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPINFORAMPATTERN_IN[13]                              ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPINFORAMPATTERN_IN[12]                              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPINFORAMX_IN[6]                                     ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPINFORAMPATTERN_IN[5]                               ;
; 12:1               ; 5 bits    ; 40 LEs        ; 35 LEs               ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_main_state[3]                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|emsx_sdram_controller:u_sdram_control|ff_sub_state[0]                                ;
; 14:1               ; 7 bits    ; 63 LEs        ; 7 LEs                ; 56 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERX[6]                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFODATA_IN[0]                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|s1990:u_s1990|ff_freerun_counter[9]                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|s1990:u_s1990|ff_div_counter[5]                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|switched_io_ports:u_switched_io_ports|io40_n[3]~reg0                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VENCODE:u_video_encoder|FF_VIDEOY[4]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VENCODE:u_video_encoder|FF_VIDEOV[2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VENCODE:u_video_encoder|FF_PAL_DET_CNT[4]                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VENCODE:u_video_encoder|FF_TABLEADR[4]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VENCODE:u_video_encoder|FF_IVIDEOB[0]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VENCODE:u_video_encoder|FF_IVIDEOR[1]                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|SccBank0[4]                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|SccBank2[6]                                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|SccBank1[6]                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|SccBank3[3]                                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VENCODE:u_video_encoder|FF_VIDEOC[4]                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VENCODE:u_video_encoder|C0[0]                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VENCODE:u_video_encoder|Add3                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|PVIDEOR[2]                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VENCODE:u_video_encoder|Add3                                                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T800a:u_r800|T800:u0|T800_Reg:Regs|Mux36                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU8:CPU_ALU8|Mux14                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|data_array            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|regs_array  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|r[5]                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|FETCH[9]                                         ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|FETCH[4]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|status[4]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|status[2]                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU16:CPU_ALU16|Mux5                             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU16:CPU_ALU16|Mux11                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU8:CPU_ALU8|Mux19                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|Mux3                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectR|Mux3          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW|Mux3          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|Selector15                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|Selector9                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|Selector11                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU8:CPU_ALU8|Mux21                              ;
; 12:1               ; 7 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU8:CPU_ALU8|d1mux[4]                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU8:CPU_ALU8|Mux19                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU8:CPU_ALU8|Mux37                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU8:CPU_ALU8|Mux32                              ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU8:CPU_ALU8|Mux31                              ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU8:CPU_ALU8|Mux23                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU8:CPU_ALU8|Mux27                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|psg:u_psg|psg_wave:u_psgch|PsgVolEnv[0]                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|psg:u_psg|psg_wave:u_psgch|Mux83                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|psg:u_psg|psg_wave:u_psgch|PsgPtrEnv                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|psg:u_psg|psg_wave:u_psgch|PsgCntEnv                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|psg:u_psg|psg_wave:u_psgch|PsgCntChA                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|psg:u_psg|psg_wave:u_psgch|PsgCntChB                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|psg:u_psg|psg_wave:u_psgch|PsgCntChC                                                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_Reg:Regs|Mux32                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|psg:u_psg|psg_wave:u_psgch|PsgIndex                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ff_ptr_ch_e[3]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ff_ptr_ch_d[3]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ff_ptr_ch_c[3]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ff_ptr_ch_b[1]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ff_ptr_ch_a[1]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|ff_hybstartcnt[0]                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|ff_hybtoutcnt[0]                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megasd:u_megasd|mmcdbi[7]                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|Mux2                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|w_expslt0_dec[3]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|megasd:u_megasd|MmcSeq                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|megasd:u_megasd|MmcSeq                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|w_wave_adr[6]                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|w_wave_adr[4]                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SSG:U_SSG|ff_pre_x_cnt[6]                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[4]                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[7]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[1]                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_R[4]                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_G[4]                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_B[5]                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_R[5]                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_OUT[6]                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|DISP_START_X[2]                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[7]                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[0]                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|DISP_START_X[3]                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|Mux32                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_NTSC_PAL:U_VDP_NTSC_PAL|FF_SSTATE                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|Add0                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|LASTCC0LOCALPLANENUMV[1]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|FF_Y_TEST_LISTUP_ADDR[3]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_IN[6]                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[3]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_TEXT12:U_VDP_TEXT12|DOTCOUNTER24[4]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_TEXT12:U_VDP_TEXT12|DOTCOUNTER24[2]                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_TEXT12:U_VDP_TEXT12|BLINK[4]                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|FF_Y_TEST_SP_NUM[3]                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPPREPARELINENUM[3]                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWCOLOR[5]                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPPREDRAWLOCALPLANENUM[1]                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[5]                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWCOLOR[3]                                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_TEXT12:U_VDP_TEXT12|PATTERN[4]                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_TEXT12:U_VDP_TEXT12|PATTERNNUM[3]                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_TEXT12:U_VDP_TEXT12|PREPATTERN[2]                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|FF_SP_OVERMAP_NUM[1]                                 ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDPS5S6SPCOLLISIONYV                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|SPSTATE                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|indicator:u_indicator|GreenLv_cnt[0]                                                 ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|qckbase_cnt[4]                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|reset_controller:u_reset_controller|HardRst_cnt[1]                                   ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 976 LEs              ; 384 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|switched_io_ports:u_switched_io_ports|io41_id212_n[0]~reg0                           ;
; 11:1               ; 11 bits   ; 77 LEs        ; 66 LEs               ; 11 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|prescaler_i_s[9]                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|ff_LogoRstCnt[0]                                                                     ;
; 69:1               ; 3 bits    ; 138 LEs       ; 21 LEs               ; 117 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|ocmkai_control_decice:u_ocmkai_control_device|ff_dbi[7]                              ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|prescaler_i_s[0]                                                         ;
; 261:1              ; 4 bits    ; 696 LEs       ; 40 LEs               ; 656 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|ocmkai_control_decice:u_ocmkai_control_device|ff_dbi[4]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|ff_logo_timeout                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|T80a:u_z80|T80:u0|T80_MCode:mcode|Mux14                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|my_rx_state                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|my_tx_state                                                              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|indicator:u_indicator|pLed[6]                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector|w_wait_count[0]                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|egout[0]                              ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|egphase[3]                            ;
; 1:1                ; 30 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|Add11                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|ShiftLeft0                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|Mux16                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|Add2                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|Mux1                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|ShiftLeft0                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|egphase                               ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|dphase                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|Add11                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|Add11                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|Add11                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|egphase                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|Add11                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|Add11                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|Mux65                                 ;
; 6:1                ; 18 bits   ; 72 LEs        ; 54 LEs               ; 18 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|egphase                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|Mux20                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer|ff_tr_pcm[8]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer|m_SccVol[2]                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer|ff_opll[1]                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer|ff_tr_pcm[6]                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer|ff_scc[10]                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|FIFO:U2|head_s[4]                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|FIFO:U2|tail_s[3]                                                        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[6]                                            ;
; 6:1                ; 30 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[8]                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|UART:U1|tx_clock_counter_s[31]                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|UART:U1|rx_clock_counter_s[31]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|switched_io_ports:u_switched_io_ports|OpllVol                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|switched_io_ports:u_switched_io_ports|SccVol                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|switched_io_ports:u_switched_io_ports|PsgVol                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|UART:U1|tx_bit_index_s                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|wifi:u_wifi|UART:U1|rx_bit_index_s                                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer|chOpll[13]                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer|Add2                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|DEBUG_ENA                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|reg_leap[0]                                                    ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|ff_1sec_cnt[13]                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|reg_sec[1]                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|reg_sec[4]                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|reg_min[3]                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|reg_min[6]                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|reg_wee[2]                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|reg_yea[1]                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|reg_yea[4]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|reg_hou[3]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|reg_mon[0]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|reg_day[3]                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|rtc:u_real_time_clock|reg_day[5]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0|ff_wr_d                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|autofire:u_autofire|ff_af_count[1]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Skp[2]                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|MtxIdx[7]                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Cnt[2]                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|KeyRow[3]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Caps                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|autofire:u_autofire|ff_af_speed[3]                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Dat[1]                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Led[3]                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Led[8]                                     ;
; 7:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|timout[15]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|Ps2Seq                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|ff_sbrk                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|ff_stop_bits[1]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|ff_txc_d[7]                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_rx_remain_bit[0]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_tx_remain_bit[1]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter0|ff_counter0[1]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter0|ff_counter1[3]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter0|ff_counter1[2]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter0|ff_counter2[3]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter0|ff_counter2[2]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter0|ff_counter3[0]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter0|ff_counter3[1]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter2|ff_counter0[2]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter2|ff_counter1[3]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter2|ff_counter1[2]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter2|ff_counter2[3]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter2|ff_counter2[2]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter2|ff_counter3[3]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter2|ff_counter3[1]               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_tx_data[0]         ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_rx_baud_counter[3]         ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_tx_baud_counter[3] ;
; 14:1               ; 5 bits    ; 45 LEs        ; 10 LEs               ; 35 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_rx_baud_counter[1]         ;
; 14:1               ; 5 bits    ; 45 LEs        ; 10 LEs               ; 35 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_tx_baud_counter[6] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|ff_dbi[7]                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|w_stop_bits[0]                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427|ff_state                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter|ff_state              ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|rAcc[1]                                      ;
; 34:1               ; 3 bits    ; 66 LEs        ; 3 LEs                ; 63 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|r_volume[2]                                  ;
; 35:1               ; 6 bits    ; 138 LEs       ; 6 LEs                ; 132 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|r_volume[5]                                  ;
; 66:1               ; 4 bits    ; 176 LEs       ; 12 LEs               ; 164 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|inc_lo[14]                                   ;
; 36:1               ; 4 bits    ; 96 LEs        ; 8 LEs                ; 88 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|inc_hi[11]                                   ;
; 36:1               ; 4 bits    ; 96 LEs        ; 8 LEs                ; 88 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|inc_hi[5]                                    ;
; 36:1               ; 3 bits    ; 72 LEs        ; 6 LEs                ; 66 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|inc_hi[6]                                    ;
; 38:1               ; 4 bits    ; 100 LEs       ; 16 LEs               ; 84 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|r_sinaddr[6]                                 ;
; 36:1               ; 6 bits    ; 144 LEs       ; 12 LEs               ; 132 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|inc_lo[11]                                   ;
; 37:1               ; 2 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|inc_lo[6]                                    ;
; 42:1               ; 3 bits    ; 84 LEs        ; 18 LEs               ; 66 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|r_sinaddr[1]                                 ;
; 40:1               ; 5 bits    ; 130 LEs       ; 10 LEs               ; 120 LEs                ; Yes        ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|s_ram_CHindex[0]                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|ShiftRight0                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|comb                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|comb                                                         ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|ShiftRight4                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|Mux31                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|Add3                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|Add3                                         ;
; 64:1               ; 6 bits    ; 252 LEs       ; 72 LEs               ; 180 LEs                ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|Selector55                                   ;
; 27:1               ; 3 bits    ; 54 LEs        ; 6 LEs                ; 48 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|Selector75                                   ;
; 29:1               ; 2 bits    ; 38 LEs        ; 4 LEs                ; 34 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|Selector76                                   ;
; 35:1               ; 6 bits    ; 138 LEs       ; 72 LEs               ; 66 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|Selector67                                   ;
; 43:1               ; 2 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|Selector70                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|rom_addr[3]                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ff_ptr_ch_e[1]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ff_ptr_ch_d[1]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ff_ptr_ch_c[2]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ff_ptr_ch_b[0]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ff_ptr_ch_a[4]                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|Mux98                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|Mux98                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|w_wave_adr[7]                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |emsx_top_de0cv|emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|w_wave_adr[4]                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                        ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                               ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|altsyncram_31b1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|altsyncram:Mux7_rtl_0|altsyncram_9971:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_svp1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_2tp1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0|altsyncram_hia1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|altsyncram:Mux4_rtl_0|altsyncram_5571:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0|altsyncram_qvm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_svp1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0|altsyncram_osp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0|altsyncram_a0q1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_60q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|rtc:u_real_time_clock|ram:u_mem|altsyncram:blkram_rtl_0|altsyncram_mia1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0|altsyncram_gia1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0|altsyncram_jia1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0|altsyncram_ila1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_ntd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_rtd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|altsyncram:ram_rtl_0|altsyncram_8s42:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_g0q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_g0q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_de0cv:U90|pll_de0cv_0002:pll_de0cv_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                             ;
+--------------------------------------+------------------------+--------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                           ;
; fractional_vco_multiplier            ; true                   ; String                                           ;
; pll_type                             ; General                ; String                                           ;
; pll_subtype                          ; General                ; String                                           ;
; number_of_clocks                     ; 3                      ; Signed Integer                                   ;
; operation_mode                       ; direct                 ; String                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                   ;
; data_rate                            ; 0                      ; Signed Integer                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                   ;
; output_clock_frequency0              ; 21.477270 MHz          ; String                                           ;
; phase_shift0                         ; 0 ps                   ; String                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency1              ; 85.909080 MHz          ; String                                           ;
; phase_shift1                         ; 0 ps                   ; String                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency2              ; 85.909080 MHz          ; String                                           ;
; phase_shift2                         ; 0 ps                   ; String                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                           ;
; phase_shift3                         ; 0 ps                   ; String                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                           ;
; phase_shift4                         ; 0 ps                   ; String                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                           ;
; phase_shift5                         ; 0 ps                   ; String                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                           ;
; phase_shift6                         ; 0 ps                   ; String                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                           ;
; phase_shift7                         ; 0 ps                   ; String                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                           ;
; phase_shift8                         ; 0 ps                   ; String                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                           ;
; phase_shift9                         ; 0 ps                   ; String                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                           ;
; phase_shift10                        ; 0 ps                   ; String                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                           ;
; phase_shift11                        ; 0 ps                   ; String                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                           ;
; phase_shift12                        ; 0 ps                   ; String                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                           ;
; phase_shift13                        ; 0 ps                   ; String                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                           ;
; phase_shift14                        ; 0 ps                   ; String                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                           ;
; phase_shift15                        ; 0 ps                   ; String                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                           ;
; phase_shift16                        ; 0 ps                   ; String                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                           ;
; phase_shift17                        ; 0 ps                   ; String                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                   ;
; clock_name_0                         ;                        ; String                                           ;
; clock_name_1                         ;                        ; String                                           ;
; clock_name_2                         ;                        ; String                                           ;
; clock_name_3                         ;                        ; String                                           ;
; clock_name_4                         ;                        ; String                                           ;
; clock_name_5                         ;                        ; String                                           ;
; clock_name_6                         ;                        ; String                                           ;
; clock_name_7                         ;                        ; String                                           ;
; clock_name_8                         ;                        ; String                                           ;
; clock_name_global_0                  ; false                  ; String                                           ;
; clock_name_global_1                  ; false                  ; String                                           ;
; clock_name_global_2                  ; false                  ; String                                           ;
; clock_name_global_3                  ; false                  ; String                                           ;
; clock_name_global_4                  ; false                  ; String                                           ;
; clock_name_global_5                  ; false                  ; String                                           ;
; clock_name_global_6                  ; false                  ; String                                           ;
; clock_name_global_7                  ; false                  ; String                                           ;
; clock_name_global_8                  ; false                  ; String                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                   ;
; pll_slf_rst                          ; false                  ; String                                           ;
; pll_bw_sel                           ; low                    ; String                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                           ;
+--------------------------------------+------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|sound_mixer:u_sound_mixer ;
+-----------------+-------+-----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                      ;
+-----------------+-------+-----------------------------------------------------------+
; c_DAC_msbi      ; 13    ; Signed Integer                                            ;
; c_opllamp_range ; 10    ; Signed Integer                                            ;
+-----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|T80a:u_z80 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; Mode           ; 0     ; Signed Integer                              ;
; R800_MULU      ; 1     ; Signed Integer                              ;
; IOWait         ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|T80a:u_z80|T80:u0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; mode           ; 0     ; Signed Integer                                     ;
; r800_mulu      ; 1     ; Signed Integer                                     ;
; iowait         ; 1     ; Signed Integer                                     ;
; flag_c         ; 0     ; Signed Integer                                     ;
; flag_n         ; 1     ; Signed Integer                                     ;
; flag_p         ; 2     ; Signed Integer                                     ;
; flag_x         ; 3     ; Signed Integer                                     ;
; flag_h         ; 4     ; Signed Integer                                     ;
; flag_y         ; 5     ; Signed Integer                                     ;
; flag_z         ; 6     ; Signed Integer                                     ;
; flag_s         ; 7     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|T80a:u_z80|T80:u0|T80_MCode:mcode ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                     ;
; r800_mulu      ; 1     ; Signed Integer                                                     ;
; flag_c         ; 0     ; Signed Integer                                                     ;
; flag_n         ; 1     ; Signed Integer                                                     ;
; flag_p         ; 2     ; Signed Integer                                                     ;
; flag_x         ; 3     ; Signed Integer                                                     ;
; flag_h         ; 4     ; Signed Integer                                                     ;
; flag_y         ; 5     ; Signed Integer                                                     ;
; flag_z         ; 6     ; Signed Integer                                                     ;
; flag_s         ; 7     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|T80a:u_z80|T80:u0|T80_ALU:alu ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                 ;
; flag_c         ; 0     ; Signed Integer                                                 ;
; flag_n         ; 1     ; Signed Integer                                                 ;
; flag_p         ; 2     ; Signed Integer                                                 ;
; flag_x         ; 3     ; Signed Integer                                                 ;
; flag_h         ; 4     ; Signed Integer                                                 ;
; flag_y         ; 5     ; Signed Integer                                                 ;
; flag_z         ; 6     ; Signed Integer                                                 ;
; flag_s         ; 7     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|T800a:u_r800 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; Mode           ; 0     ; Signed Integer                                ;
; R800_MULU      ; 1     ; Signed Integer                                ;
; IOWait         ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|T800a:u_r800|T800:u0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                        ;
; r800_mulu      ; 1     ; Signed Integer                                        ;
; iowait         ; 1     ; Signed Integer                                        ;
; flag_c         ; 0     ; Signed Integer                                        ;
; flag_n         ; 1     ; Signed Integer                                        ;
; flag_p         ; 2     ; Signed Integer                                        ;
; flag_x         ; 3     ; Signed Integer                                        ;
; flag_h         ; 4     ; Signed Integer                                        ;
; flag_y         ; 5     ; Signed Integer                                        ;
; flag_z         ; 6     ; Signed Integer                                        ;
; flag_s         ; 7     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|T800a:u_r800|T800:u0|T800_MCode:mcode ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                         ;
; r800_mulu      ; 1     ; Signed Integer                                                         ;
; flag_c         ; 0     ; Signed Integer                                                         ;
; flag_n         ; 1     ; Signed Integer                                                         ;
; flag_p         ; 2     ; Signed Integer                                                         ;
; flag_x         ; 3     ; Signed Integer                                                         ;
; flag_h         ; 4     ; Signed Integer                                                         ;
; flag_y         ; 5     ; Signed Integer                                                         ;
; flag_z         ; 6     ; Signed Integer                                                         ;
; flag_s         ; 7     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|T800a:u_r800|T800:u0|T800_ALU:alu ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                     ;
; flag_c         ; 0     ; Signed Integer                                                     ;
; flag_n         ; 1     ; Signed Integer                                                     ;
; flag_p         ; 2     ; Signed Integer                                                     ;
; flag_x         ; 3     ; Signed Integer                                                     ;
; flag_h         ; 4     ; Signed Integer                                                     ;
; flag_y         ; 5     ; Signed Integer                                                     ;
; flag_z         ; 6     ; Signed Integer                                                     ;
; flag_s         ; 7     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; delay          ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s2 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; delay          ; 2     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s8 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; delay          ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|INTERPO:u_interpo ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; msbi           ; 13    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; msbi           ; 13    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|LPF2:u_lpf2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; msbi           ; 13    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|esepwm:u_esepwm ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; msbi           ; 13    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|esepwm:u_esepwm|esefir5:U1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; msbi           ; 13    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; msbi           ; 13    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|wifi:u_wifi|FIFO:U2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                       ;
; fifo_depth     ; 2080  ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|tr_midi:u_tr_midi ;
+----------------+---------+--------------------------------------------------+
; Parameter Name ; Value   ; Type                                             ;
+----------------+---------+--------------------------------------------------+
; c_base_clk     ; 2147727 ; Signed Integer                                   ;
+----------------+---------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; p_id           ; 00    ; Unsigned Binary                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; p_id           ; 01    ; Unsigned Binary                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; p_id           ; 10    ; Unsigned Binary                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|opl3:u_opl3 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; OPLCLK         ; 86000000 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|opl3:u_opl3|opl3sw:opl3 ;
+----------------+----------+-------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                  ;
+----------------+----------+-------------------------------------------------------+
; OPLCLK         ; 86000000 ; Signed Integer                                        ;
+----------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram ;
+----------------+-------------+-----------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                            ;
+----------------+-------------+-----------------------------------------------------------------+
; DATA_WIDTH1    ; 8           ; Signed Integer                                                  ;
; ADDRESS_WIDTH1 ; 13          ; Signed Integer                                                  ;
; ADDRESS_WIDTH2 ; 12          ; Signed Integer                                                  ;
; INIT_FILE      ; opl3prg.mem ; String                                                          ;
+----------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                 ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTH               ; 10          ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                       ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                              ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                              ;
; CBXI_PARAMETER          ; dcfifo_pbp1 ; Untyped                                                                              ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_fka1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_fka1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|altsyncram:Mux7_rtl_0 ;
+------------------------------------+----------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                   ;
+------------------------------------+----------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                ;
; WIDTH_A                            ; 16                                     ; Untyped                                                ;
; WIDTHAD_A                          ; 10                                     ; Untyped                                                ;
; NUMWORDS_A                         ; 1024                                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                ;
; WIDTH_B                            ; 1                                      ; Untyped                                                ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                ;
; INIT_FILE                          ; emsx_top_de0cv.emsx_top_de0cv0.rtl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                              ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_9971                        ; Untyped                                                ;
+------------------------------------+----------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 10                   ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 19                   ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 10                   ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 19                   ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_svp1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                                ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                ;
; NUMWORDS_A                         ; 9                    ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 9                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_2tp1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 31                   ; Untyped                                                                          ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                          ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_hia1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|altsyncram:Mux4_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                          ;
+------------------------------------+----------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                       ;
; WIDTH_A                            ; 5                                      ; Untyped                                       ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                       ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                       ;
; WIDTH_B                            ; 1                                      ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                       ;
; INIT_FILE                          ; emsx_top_de0cv.emsx_top_de0cv1.rtl.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                              ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_5571                        ; Untyped                                       ;
+------------------------------------+----------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 14                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 5                    ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 14                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 5                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qvm1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 10                   ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 19                   ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 10                   ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 19                   ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_svp1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 10                   ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 9                    ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 10                   ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 9                    ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_osp1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                               ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_fka1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 18                   ; Untyped                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                    ;
; NUMWORDS_A                         ; 18                   ; Untyped                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 18                   ; Untyped                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                    ;
; NUMWORDS_B                         ; 18                   ; Untyped                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_a0q1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 25                   ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 18                   ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 25                   ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 18                   ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_60q1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|rtc:u_real_time_clock|ram:u_mem|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                   ;
; WIDTH_A                            ; 4                    ; Untyped                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_mia1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                             ;
; WIDTH_A                            ; 3                    ; Untyped                                                                             ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                             ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_gia1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                              ;
; WIDTH_A                            ; 6                    ; Untyped                                                                              ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                              ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_jia1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                       ;
; WIDTH_A                            ; 5                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ila1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                       ;
; WIDTH_A                            ; 5                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ila1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                       ;
; WIDTH_A                            ; 5                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ila1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                       ;
; WIDTH_A                            ; 5                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ila1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                       ;
; WIDTH_A                            ; 5                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ila1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                       ;
; WIDTH_A                            ; 5                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ila1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_fka1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:sin_tab_rtl_0 ;
+------------------------------------+-------------------------------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                                         ;
+------------------------------------+-------------------------------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                                                      ;
; WIDTH_A                            ; 16                                              ; Untyped                                                      ;
; WIDTHAD_A                          ; 13                                              ; Untyped                                                      ;
; NUMWORDS_A                         ; 8192                                            ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                                      ;
; WIDTH_B                            ; 1                                               ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                                               ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                                               ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                      ;
; INIT_FILE                          ; db/emsx_top_de0cv.ram0_sampler_705dd160.hdl.mif ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ntd1                                 ; Untyped                                                      ;
+------------------------------------+-------------------------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0 ;
+------------------------------------+-------------------------------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                                         ;
+------------------------------------+-------------------------------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                                                      ;
; WIDTH_A                            ; 16                                              ; Untyped                                                      ;
; WIDTHAD_A                          ; 13                                              ; Untyped                                                      ;
; NUMWORDS_A                         ; 6656                                            ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                                      ;
; WIDTH_B                            ; 1                                               ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                                               ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                                               ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                      ;
; INIT_FILE                          ; db/emsx_top_de0cv.ram1_sampler_705dd160.hdl.mif ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_rtd1                                 ; Untyped                                                      ;
+------------------------------------+-------------------------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                            ; Type                            ;
+------------------------------------+--------------------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                  ; Untyped                         ;
; WIDTH_A                            ; 8                                                ; Untyped                         ;
; WIDTHAD_A                          ; 13                                               ; Untyped                         ;
; NUMWORDS_A                         ; 8192                                             ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                         ;
; WIDTH_B                            ; 16                                               ; Untyped                         ;
; WIDTHAD_B                          ; 12                                               ; Untyped                         ;
; NUMWORDS_B                         ; 4096                                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK0                                           ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                           ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                         ;
; BYTE_SIZE                          ; 8                                                ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                         ;
; INIT_FILE                          ; db/emsx_top_de0cv.ram0_opl3_mem_d3e66a88.hdl.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; port_b                                           ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_8s42                                  ; Untyped                         ;
+------------------------------------+--------------------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 36                   ; Untyped                                                                            ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                            ;
; NUMWORDS_A                         ; 38                   ; Untyped                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 36                   ; Untyped                                                                            ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 38                   ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_g0q1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 36                   ; Untyped                                                                            ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                            ;
; NUMWORDS_A                         ; 38                   ; Untyped                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 36                   ; Untyped                                                                            ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 38                   ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_g0q1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                          ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                          ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_fka1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                          ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                          ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_fka1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                 ;
+----------------------------+---------------------------------------------------------------------------------+
; Name                       ; Value                                                                           ;
+----------------------------+---------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                               ;
; Entity Instance            ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                      ;
;     -- LPM_WIDTH           ; 10                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                              ;
;     -- USE_EAB             ; ON                                                                              ;
+----------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 30                                                                                                                       ;
; Entity Instance                           ; emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|altsyncram:Mux7_rtl_0                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                      ;
;     -- WIDTH_A                            ; 16                                                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 10                                                                                                                       ;
;     -- NUMWORDS_A                         ; 19                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 10                                                                                                                       ;
;     -- NUMWORDS_B                         ; 19                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                 ;
; Entity Instance                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 24                                                                                                                       ;
;     -- NUMWORDS_A                         ; 9                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 24                                                                                                                       ;
;     -- NUMWORDS_B                         ; 9                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                 ;
; Entity Instance                           ; emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 31                                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|altsyncram:Mux4_rtl_0                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                      ;
;     -- WIDTH_A                            ; 5                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 14                                                                                                                       ;
;     -- NUMWORDS_A                         ; 5                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 14                                                                                                                       ;
;     -- NUMWORDS_B                         ; 5                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                 ;
; Entity Instance                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 10                                                                                                                       ;
;     -- NUMWORDS_A                         ; 19                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 10                                                                                                                       ;
;     -- NUMWORDS_B                         ; 19                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                 ;
; Entity Instance                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 10                                                                                                                       ;
;     -- NUMWORDS_A                         ; 9                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 10                                                                                                                       ;
;     -- NUMWORDS_B                         ; 9                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                 ;
; Entity Instance                           ; emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 18                                                                                                                       ;
;     -- NUMWORDS_A                         ; 18                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 18                                                                                                                       ;
;     -- NUMWORDS_B                         ; 18                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                 ;
; Entity Instance                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 25                                                                                                                       ;
;     -- NUMWORDS_A                         ; 18                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 25                                                                                                                       ;
;     -- NUMWORDS_B                         ; 18                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                 ;
; Entity Instance                           ; emsx_top:U92|rtc:u_real_time_clock|ram:u_mem|altsyncram:blkram_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 4                                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 3                                                                                                                        ;
;     -- NUMWORDS_A                         ; 16                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 6                                                                                                                        ;
;     -- NUMWORDS_A                         ; 16                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 5                                                                                                                        ;
;     -- NUMWORDS_A                         ; 640                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 5                                                                                                                        ;
;     -- NUMWORDS_A                         ; 640                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 5                                                                                                                        ;
;     -- NUMWORDS_A                         ; 640                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 5                                                                                                                        ;
;     -- NUMWORDS_A                         ; 640                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 5                                                                                                                        ;
;     -- NUMWORDS_A                         ; 640                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 5                                                                                                                        ;
;     -- NUMWORDS_A                         ; 640                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|altsyncram:blkram_rtl_0                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:sin_tab_rtl_0                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                      ;
;     -- WIDTH_A                            ; 16                                                                                                                       ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                      ;
;     -- WIDTH_A                            ; 16                                                                                                                       ;
;     -- NUMWORDS_A                         ; 6656                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|altsyncram:ram_rtl_0                                                   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                        ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 36                                                                                                                       ;
;     -- NUMWORDS_A                         ; 38                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 36                                                                                                                       ;
;     -- NUMWORDS_B                         ; 38                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                 ;
; Entity Instance                           ; emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 36                                                                                                                       ;
;     -- NUMWORDS_A                         ; 38                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 36                                                                                                                       ;
;     -- NUMWORDS_B                         ; 38                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                 ;
; Entity Instance                           ; emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ram:wavemem|altsyncram:blkram_rtl_0                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|ocmkai_debugger:u_ocmkai_debugger" ;
+-----------------+-------+----------+---------------------------------------+
; Port            ; Type  ; Severity ; Details                               ;
+-----------------+-------+----------+---------------------------------------+
; processor_mode  ; Input ; Info     ; Stuck at GND                          ;
; z80_pc          ; Input ; Info     ; Stuck at GND                          ;
; r800_pc[15..13] ; Input ; Info     ; Stuck at GND                          ;
; r800_pc[11..10] ; Input ; Info     ; Stuck at GND                          ;
; r800_pc[7..5]   ; Input ; Info     ; Stuck at GND                          ;
+-----------------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|ocmkai_control_decice:u_ocmkai_control_device" ;
+------+--------+----------+-------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                     ;
+------+--------+----------+-------------------------------------------------------------+
; ack  ; Output ; Info     ; Explicitly unconnected                                      ;
+------+--------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|switched_io_ports:u_switched_io_ports"                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ack              ; Output ; Info     ; Explicitly unconnected                                                              ;
; io41_id212_n     ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io43_id212[7..6] ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io43_id212[4..0] ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tpanaredir       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v9938_n          ; Bidir  ; Warning  ; Stuck at VCC                                                                        ;
; v9938_n          ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mapper_req       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; megasd_req       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rstreq_sta       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; defkmap          ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ff_dip_ack       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; warmreset        ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; warmmsxlogo      ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slot0_req        ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_scanlines    ; Bidir  ; Info     ; Explicitly unconnected                                                              ;
; btn_scan         ; Input  ; Info     ; Explicitly unconnected                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|system_flags:u_system_flags" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; ack            ; Output ; Info     ; Explicitly unconnected          ;
; is_turbo_r     ; Input  ; Info     ; Stuck at VCC                    ;
; pause_sw       ; Input  ; Info     ; Stuck at GND                    ;
; pause_led      ; Output ; Info     ; Explicitly unconnected          ;
; r800_led       ; Output ; Info     ; Explicitly unconnected          ;
; z80_pause_mask ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|s1990:u_s1990"                                                                                                                             ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ack             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; step_execute    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; step_execute_en ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS" ;
+----------+-------+----------+----------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                        ;
+----------+-------+----------+----------------------------------------------------------------+
; CONST[7] ; Input ; Info     ; Stuck at GND                                                   ;
; CONST[0] ; Input ; Info     ; Stuck at GND                                                   ;
+----------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80"                                                                                                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR[15..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; HALT         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; M1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; INT          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; INT[-1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; NMI          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; NMI[-1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq"                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; A[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; B[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|opl3:u_opl3|timer:timer2" ;
+-------------------+-------+----------+----------------------------+
; Port              ; Type  ; Severity ; Details                    ;
+-------------------+-------+----------+----------------------------+
; resolution[10..0] ; Input ; Info     ; Stuck at GND               ;
; resolution[14]    ; Input ; Info     ; Stuck at GND               ;
; resolution[13]    ; Input ; Info     ; Stuck at VCC               ;
; resolution[12]    ; Input ; Info     ; Stuck at GND               ;
; resolution[11]    ; Input ; Info     ; Stuck at VCC               ;
+-------------------+-------+----------+----------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|opl3:u_opl3|timer:timer1" ;
+--------------------+-------+----------+---------------------------+
; Port               ; Type  ; Severity ; Details                   ;
+--------------------+-------+----------+---------------------------+
; resolution[14..12] ; Input ; Info     ; Stuck at GND              ;
; resolution[8..0]   ; Input ; Info     ; Stuck at GND              ;
; resolution[11]     ; Input ; Info     ; Stuck at VCC              ;
; resolution[10]     ; Input ; Info     ; Stuck at GND              ;
; resolution[9]      ; Input ; Info     ; Stuck at VCC              ;
+--------------------+-------+----------+---------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|opl3:u_opl3"  ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; irq_n    ; Output ; Info     ; Explicitly unconnected ;
; sample_r ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253"                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rd_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gate0 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; gate1 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out1  ; Output ; Info     ; Explicitly unconnected                                                              ;
; gate2 ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; txrdy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rxrdy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cts_n ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rts_n ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|tr_midi:u_tr_midi" ;
+------+--------+----------+---------------------------------+
; Port ; Type   ; Severity ; Details                         ;
+------+--------+----------+---------------------------------+
; ack  ; Output ; Info     ; Explicitly unconnected          ;
+------+--------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|wifi:u_wifi|UART:U1"                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; tx_byte_finished_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|wifi:u_wifi"                                                                     ;
+--------+--------+------------------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity         ; Details                                                                             ;
+--------+--------+------------------+-------------------------------------------------------------------------------------+
; wait_o ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; db_o   ; Output ; Critical Warning ; Types are incompatible                                                              ;
; db_o   ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|tr_pcm:u_tr_pcm" ;
+---------+--------+----------+----------------------------+
; Port    ; Type   ; Severity ; Details                    ;
+---------+--------+----------+----------------------------+
; ack     ; Output ; Info     ; Explicitly unconnected     ;
; wave_in ; Input  ; Info     ; Stuck at GND               ;
+---------+--------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|eseopll:u_eseopll|opll:U1"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; xout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|megaram:u_megaram_for_slot2" ;
+--------+--------+----------+-----------------------------------------+
; Port   ; Type   ; Severity ; Details                                 ;
+--------+--------+----------+-----------------------------------------+
; ramdbo ; Output ; Info     ; Explicitly unconnected                  ;
; wavr   ; Output ; Info     ; Explicitly unconnected                  ;
+--------+--------+----------+-----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|megaram:u_megaram_for_slot1" ;
+-----------+--------+----------+--------------------------------------+
; Port      ; Type   ; Severity ; Details                              ;
+-----------+--------+----------+--------------------------------------+
; ramdbo    ; Output ; Info     ; Explicitly unconnected               ;
; mapsel[0] ; Input  ; Info     ; Stuck at GND                         ;
; wavr      ; Output ; Info     ; Explicitly unconnected               ;
+-----------+--------+----------+--------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|psg:u_psg"   ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; ack     ; Output ; Info     ; Explicitly unconnected ;
; keymode ; Input  ; Info     ; Stuck at VCC           ;
+---------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; adr[7..4] ; Input ; Info     ; Stuck at GND                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; adr[7..4] ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM"                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data[31] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[31]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|VDP:u_v9958|VDP_SSG:U_SSG"                                                                                                                       ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                      ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reg_r19_hsync_int_line ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; we   ; Input ; Info     ; Stuck at VCC                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|VDP:u_v9958"  ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; ack      ; Output ; Info     ; Explicitly unconnected ;
; pramoe_n ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|kanji:u_kanji_rom" ;
+--------+--------+----------+-------------------------------+
; Port   ; Type   ; Severity ; Details                       ;
+--------+--------+----------+-------------------------------+
; ack    ; Output ; Info     ; Explicitly unconnected        ;
; ramdbo ; Output ; Info     ; Explicitly unconnected        ;
+--------+--------+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|rtc:u_real_time_clock|ram:u_mem"                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; adr[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dbi[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|rtc:u_real_time_clock" ;
+------+--------+----------+-------------------------------------+
; Port ; Type   ; Severity ; Details                             ;
+------+--------+----------+-------------------------------------+
; ack  ; Output ; Info     ; Explicitly unconnected              ;
+------+--------+----------+-------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|mapper:u_mapper_ram_for_slot3_0" ;
+--------+--------+----------+---------------------------------------------+
; Port   ; Type   ; Severity ; Details                                     ;
+--------+--------+----------+---------------------------------------------+
; ack    ; Output ; Info     ; Explicitly unconnected                      ;
; ramdbo ; Output ; Info     ; Explicitly unconnected                      ;
+--------+--------+----------+---------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|megarom_pana:u_megarom_pana" ;
+--------+--------+----------+-----------------------------------------+
; Port   ; Type   ; Severity ; Details                                 ;
+--------+--------+----------+-----------------------------------------+
; ramdbo ; Output ; Info     ; Explicitly unconnected                  ;
+--------+--------+----------+-----------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|megasd:u_megasd" ;
+--------+--------+----------+-----------------------------+
; Port   ; Type   ; Severity ; Details                     ;
+--------+--------+----------+-----------------------------+
; ack    ; Output ; Info     ; Explicitly unconnected      ;
; dbi    ; Output ; Info     ; Explicitly unconnected      ;
; ramdbo ; Output ; Info     ; Explicitly unconnected      ;
+--------+--------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|T800a:u_r800|T800:u0"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cen  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|T800a:u_r800"                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; r800_mode ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nmi_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; halt_n    ; Output ; Info     ; Explicitly unconnected                                                              ;
; p_pc      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|T80a:u_z80|T80:u0"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cen  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|T80a:u_z80"                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; nmi_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; halt_n ; Output ; Info     ; Explicitly unconnected                                                              ;
; p_pc   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|emsx_sdram_controller:u_sdram_control" ;
+-------------------------+-------+----------+-----------------------------------+
; Port                    ; Type  ; Severity ; Details                           ;
+-------------------------+-------+----------+-----------------------------------+
; mem_vdp_address[24..20] ; Input ; Info     ; Stuck at VCC                      ;
; mem_vdp_address[19..17] ; Input ; Info     ; Stuck at GND                      ;
+-------------------------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|sound_mixer:u_sound_mixer|scc_mix_mul:u_mul"                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; c[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|sound_mixer:u_sound_mixer" ;
+---------+-------+----------+---------------------------------------+
; Port    ; Type  ; Severity ; Details                               ;
+---------+-------+----------+---------------------------------------+
; Opl3Vol ; Input ; Info     ; Stuck at VCC                          ;
+---------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector"                                                                    ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opl3_enabled     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; mem_slot0_0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_slot0_1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_slot0_2      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_slot0_3      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_slot1_linear ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_slot2_linear ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_slot3_1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; iSltIorq_n       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92|indicator:u_indicator"                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ZemmixNeo   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PausFlash   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_mode  ; Input  ; Info     ; Stuck at GND                                                                        ;
; break_point ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emsx_top:U92"                                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; pDac_VR[1..0] ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pDac_VG[1..0] ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pDac_VB[1..0] ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pVideoClk     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pVideoDat     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pCmtEn        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pDacLMute     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pDacRInverse  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk21m_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_hdmi      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; esp_rx_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; esp_tx_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; pcm_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blank_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ear_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; mic_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; midi_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; midi_active_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_status    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_scanlines ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; btn_scan      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "pll_de0cv:U90" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; rst  ; Input ; Info     ; Stuck at GND    ;
+------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_asmiblock      ; 1                           ;
; arriav_ff             ; 5797                        ;
;     CLR               ; 808                         ;
;     CLR SCLR          ; 81                          ;
;     CLR SCLR SLD      ; 25                          ;
;     CLR SLD           ; 25                          ;
;     ENA               ; 1346                        ;
;     ENA CLR           ; 1871                        ;
;     ENA CLR SCLR      ; 203                         ;
;     ENA CLR SCLR SLD  ; 20                          ;
;     ENA CLR SLD       ; 403                         ;
;     ENA SCLR          ; 214                         ;
;     ENA SCLR SLD      ; 39                          ;
;     ENA SLD           ; 171                         ;
;     SCLR              ; 110                         ;
;     SCLR SLD          ; 8                           ;
;     SLD               ; 45                          ;
;     plain             ; 428                         ;
; arriav_io_obuf        ; 91                          ;
; arriav_lcell_comb     ; 14351                       ;
;     arith             ; 1832                        ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 1026                        ;
;         2 data inputs ; 428                         ;
;         3 data inputs ; 54                          ;
;         4 data inputs ; 138                         ;
;         5 data inputs ; 170                         ;
;     extend            ; 268                         ;
;         7 data inputs ; 268                         ;
;     normal            ; 11991                       ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 636                         ;
;         2 data inputs ; 1378                        ;
;         3 data inputs ; 1674                        ;
;         4 data inputs ; 1991                        ;
;         5 data inputs ; 4064                        ;
;         6 data inputs ; 2235                        ;
;     shared            ; 260                         ;
;         0 data inputs ; 19                          ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 113                         ;
;         3 data inputs ; 104                         ;
;         4 data inputs ; 7                           ;
; arriav_mac            ; 22                          ;
; boundary_port         ; 202                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 369                         ;
;                       ;                             ;
; Max LUT depth         ; 19.80                       ;
; Average LUT depth     ; 5.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Sat Aug 07 22:15:57 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off emsx_top_de0cv -c emsx_top_de0cv
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/fifo/fifo.vhd
    Info (12022): Found design unit 1: FIFO-Behavioral File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/fifo/fifo.vhd Line: 78
    Info (12023): Found entity 1: FIFO File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/fifo/fifo.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/uart/uart.vhd
    Info (12022): Found design unit 1: UART-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/uart/uart.vhd Line: 65
    Info (12023): Found entity 1: UART File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/uart/uart.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/wifi/wifi.vhd
    Info (12022): Found design unit 1: wifi-Behavior File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/wifi/wifi.vhd Line: 107
    Info (12023): Found entity 1: wifi File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/wifi/wifi.vhd Line: 91
Info (12021): Found 2 design units, including 2 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opl3/opl3seq.sv
    Info (12023): Found entity 1: opl3seq File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3seq.sv Line: 72
    Info (12023): Found entity 2: sampler File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3seq.sv Line: 456
Info (12021): Found 3 design units, including 3 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opl3/opl3fm.sv
    Info (12023): Found entity 1: opl3sw File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3fm.sv Line: 52
    Info (12023): Found entity 2: opl3_mem File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3fm.sv Line: 183
    Info (12023): Found entity 3: opl3_fifo File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3fm.sv Line: 221
Info (12021): Found 2 design units, including 2 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opl3/opl3.sv
    Info (12023): Found entity 1: opl3 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3.sv Line: 27
    Info (12023): Found entity 2: timer File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3.sv Line: 161
Info (12021): Found 3 design units, including 3 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opl3/nextz80reg.v
    Info (12023): Found entity 1: Z80Reg File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80reg.v Line: 45
    Info (12023): Found entity 2: RegSelect File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80reg.v Line: 156
    Info (12023): Found entity 3: RAM16X8D_regs File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80reg.v Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opl3/nextz80cpu.v
    Info (12023): Found entity 1: NextZ80 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80cpu.v Line: 67
Info (12021): Found 3 design units, including 3 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opl3/nextz80alu.v
    Info (12023): Found entity 1: ALU8 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80alu.v Line: 86
    Info (12023): Found entity 2: daa File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80alu.v Line: 317
    Info (12023): Found entity 3: ALU16 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80alu.v Line: 351
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opl3/compressor.sv
    Info (12023): Found entity 1: compressor File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/compressor.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/ocmkai_debugger/ocmkai_debugger.v
    Info (12023): Found entity 1: ocmkai_debugger File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ocmkai_debugger/ocmkai_debugger.v Line: 38
Warning (12019): Can't analyze file -- file ../../src/peripheral/step_execution/step_execution.v is missing
Warning (10229): Verilog HDL Expression warning at megarom_pana.v(177): truncated literal to match 9 bits File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/panamega/megarom_pana.v Line: 177
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/panamega/megarom_pana.v
    Info (12023): Found entity 1: megarom_pana File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/panamega/megarom_pana.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/indicator/indicator.v
    Info (12023): Found entity 1: indicator File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/indicator/indicator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/freerun_counter/freerun_counter.v
    Info (12023): Found entity 1: freerun_counter File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/freerun_counter/freerun_counter.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/ppi/ppi.v
    Info (12023): Found entity 1: ppi File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ppi/ppi.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/mixer/sound_mixer.v
    Info (12023): Found entity 1: sound_mixer File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/mixer/sound_mixer.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/ocm/ocm_bus_selector.v
    Info (12023): Found entity 1: ocm_bus_selector File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ocm/ocm_bus_selector.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/reset_controller/reset_controller.v
    Info (12023): Found entity 1: reset_controller File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/reset_controller/reset_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/clock_generator/clock_generator.v
    Info (12023): Found entity 1: clock_generator File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/clock_generator/clock_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/ocmkai_control_device/ocmkai_control_device.v
    Info (12023): Found entity 1: ocmkai_control_decice File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ocmkai_control_device/ocmkai_control_device.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sdram/emsx_sdram_controller.v
    Info (12023): Found entity 1: emsx_sdram_controller File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sdram/emsx_sdram_controller.v Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vencode.vhd
    Info (12022): Found design unit 1: VENCODE-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vencode.vhd Line: 57
    Info (12023): Found entity 1: VENCODE File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vencode.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_wait_control.vhd
    Info (12022): Found design unit 1: VDP_WAIT_CONTROL-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_wait_control.vhd Line: 78
    Info (12023): Found entity 1: VDP_WAIT_CONTROL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_wait_control.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_vga.vhd
    Info (12022): Found design unit 1: VDP_VGA-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_vga.vhd Line: 131
    Info (12023): Found entity 1: VDP_VGA File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_vga.vhd Line: 102
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_text12.vhd
    Info (12022): Found design unit 1: VDP_TEXT12-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_text12.vhd Line: 137
    Info (12023): Found entity 1: VDP_TEXT12 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_text12.vhd Line: 104
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_ssg.vhd
    Info (12022): Found design unit 1: VDP_SSG-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_ssg.vhd Line: 120
    Info (12023): Found entity 1: VDP_SSG File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_ssg.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_sprite.vhd
    Info (12022): Found design unit 1: VDP_SPRITE-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_sprite.vhd Line: 231
    Info (12023): Found entity 1: VDP_SPRITE File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_sprite.vhd Line: 183
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_spinforam.vhd
    Info (12022): Found design unit 1: VDP_SPINFORAM-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_spinforam.vhd Line: 98
    Info (12023): Found entity 1: VDP_SPINFORAM File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_spinforam.vhd Line: 88
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_register.vhd
    Info (12022): Found design unit 1: VDP_REGISTER-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_register.vhd Line: 208
    Info (12023): Found entity 1: VDP_REGISTER File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_register.vhd Line: 92
Info (12021): Found 1 design units, including 0 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_package.vhd
    Info (12022): Found design unit 1: VDP_PACKAGE File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_package.vhd Line: 85
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_ntsc_pal.vhd
    Info (12022): Found design unit 1: VDP_NTSC_PAL-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_ntsc_pal.vhd Line: 119
    Info (12023): Found entity 1: VDP_NTSC_PAL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_ntsc_pal.vhd Line: 96
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_linebuf.vhd
    Info (12022): Found design unit 1: VDP_LINEBUF-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_linebuf.vhd Line: 99
    Info (12023): Found entity 1: VDP_LINEBUF File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_linebuf.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_interrupt.vhd
    Info (12022): Found design unit 1: VDP_INTERRUPT-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_interrupt.vhd Line: 95
    Info (12023): Found entity 1: VDP_INTERRUPT File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_interrupt.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_graphic4567.vhd
    Info (12022): Found design unit 1: VDP_GRAPHIC4567-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_graphic4567.vhd Line: 135
    Info (12023): Found entity 1: VDP_GRAPHIC4567 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_graphic4567.vhd Line: 95
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_graphic123m.vhd
    Info (12022): Found design unit 1: VDP_GRAPHIC123M-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_graphic123m.vhd Line: 117
    Info (12023): Found entity 1: VDP_GRAPHIC123M File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_graphic123m.vhd Line: 86
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_doublebuf.vhd
    Info (12022): Found design unit 1: VDP_DOUBLEBUF-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_doublebuf.vhd Line: 96
    Info (12023): Found entity 1: VDP_DOUBLEBUF File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_doublebuf.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_command.vhd
    Info (12022): Found design unit 1: VDP_COMMAND-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_command.vhd Line: 105
    Info (12023): Found entity 1: VDP_COMMAND File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_command.vhd Line: 67
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp_colordec.vhd
    Info (12022): Found design unit 1: VDP_COLORDEC-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_colordec.vhd Line: 114
    Info (12023): Found entity 1: VDP_COLORDEC File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_colordec.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/video/vdp.vhd
    Info (12022): Found design unit 1: VDP-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 308
    Info (12023): Found entity 1: VDP File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 258
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/scc/megaram.vhd
    Info (12022): Found design unit 1: megaram-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/scc/megaram.vhd Line: 66
    Info (12023): Found entity 1: megaram File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/scc/megaram.vhd Line: 41
Info (12021): Found 6 design units, including 3 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/scc/scc_wave.vhd
    Info (12022): Found design unit 1: scc_wave_mul-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/scc/scc_wave.vhd Line: 47
    Info (12022): Found design unit 2: scc_mix_mul-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/scc/scc_wave.vhd Line: 67
    Info (12022): Found design unit 3: scc_wave-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/scc/scc_wave.vhd Line: 94
    Info (12023): Found entity 1: scc_wave_mul File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/scc/scc_wave.vhd Line: 39
    Info (12023): Found entity 2: scc_mix_mul File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/scc/scc_wave.vhd Line: 59
    Info (12023): Found entity 3: scc_wave File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/scc/scc_wave.vhd Line: 79
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/psg/psg.vhd
    Info (12022): Found design unit 1: psg-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/psg/psg.vhd Line: 64
    Info (12023): Found entity 1: psg File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/psg/psg.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/psg/psg_wave.vhd
    Info (12022): Found design unit 1: psg_wave-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/psg/psg_wave.vhd Line: 52
    Info (12023): Found entity 1: psg_wave File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/psg/psg_wave.vhd Line: 37
Info (12021): Found 4 design units, including 2 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/attacktable.vhd
    Info (12022): Found design unit 1: attack_table_mul-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/attacktable.vhd Line: 50
    Info (12022): Found design unit 2: attacktable-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/attacktable.vhd Line: 73
    Info (12023): Found entity 1: attack_table_mul File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/attacktable.vhd Line: 42
    Info (12023): Found entity 2: AttackTable File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/attacktable.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/controller.vhd
    Info (12022): Found design unit 1: controller-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/controller.vhd Line: 106
    Info (12023): Found entity 1: controller File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/controller.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/envelopegenerator.vhd
    Info (12022): Found design unit 1: envelopegenerator-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/envelopegenerator.vhd Line: 65
    Info (12023): Found entity 1: envelopegenerator File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/envelopegenerator.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/envelopememory.vhd
    Info (12022): Found design unit 1: EnvelopeMemory-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/envelopememory.vhd Line: 48
    Info (12023): Found entity 1: EnvelopeMemory File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/envelopememory.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/feedbackmemory.vhd
    Info (12022): Found design unit 1: FeedbackMemory-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/feedbackmemory.vhd Line: 52
    Info (12023): Found entity 1: FeedbackMemory File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/feedbackmemory.vhd Line: 41
Info (12021): Found 4 design units, including 2 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/lineartable.vhd
    Info (12022): Found design unit 1: linear_table_mul-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/lineartable.vhd Line: 49
    Info (12022): Found design unit 2: lineartable-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/lineartable.vhd Line: 72
    Info (12023): Found entity 1: linear_table_mul File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/lineartable.vhd Line: 41
    Info (12023): Found entity 2: LinearTable File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/lineartable.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/operator.vhd
    Info (12022): Found design unit 1: Operator-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/operator.vhd Line: 65
    Info (12023): Found entity 1: Operator File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/operator.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/opll.vhd
    Info (12022): Found design unit 1: opll-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/opll.vhd Line: 56
    Info (12023): Found entity 1: opll File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/opll.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/outputgenerator.vhd
    Info (12022): Found design unit 1: OutputGenerator-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/outputgenerator.vhd Line: 55
    Info (12023): Found entity 1: OutputGenerator File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/outputgenerator.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/outputmemory.vhd
    Info (12022): Found design unit 1: OutputMemory-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/outputmemory.vhd Line: 48
    Info (12023): Found entity 1: OutputMemory File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/outputmemory.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/phasegenerator.vhd
    Info (12022): Found design unit 1: PhaseGenerator-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/phasegenerator.vhd Line: 61
    Info (12023): Found entity 1: PhaseGenerator File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/phasegenerator.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/phasememory.vhd
    Info (12022): Found design unit 1: PhaseMemory-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/phasememory.vhd Line: 47
    Info (12023): Found entity 1: PhaseMemory File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/phasememory.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/registermemory.vhd
    Info (12022): Found design unit 1: registermemory-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/registermemory.vhd Line: 51
    Info (12023): Found entity 1: RegisterMemory File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/registermemory.vhd Line: 40
Info (12021): Found 4 design units, including 2 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/sinetable.vhd
    Info (12022): Found design unit 1: interpolate_mul-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/sinetable.vhd Line: 49
    Info (12022): Found design unit 2: sinetable-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/sinetable.vhd Line: 73
    Info (12023): Found entity 1: interpolate_mul File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/sinetable.vhd Line: 41
    Info (12023): Found entity 2: SineTable File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/sinetable.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/slotcounter.vhd
    Info (12022): Found design unit 1: SlotCounter-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/slotcounter.vhd Line: 54
    Info (12023): Found entity 1: SlotCounter File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/slotcounter.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/temporalmixer.vhd
    Info (12022): Found design unit 1: TemporalMixer-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/temporalmixer.vhd Line: 56
    Info (12023): Found entity 1: TemporalMixer File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/temporalmixer.vhd Line: 37
Info (12021): Found 2 design units, including 0 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/vm2413.vhd
    Info (12022): Found design unit 1: VM2413 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/vm2413.vhd Line: 36
    Info (12022): Found design unit 2: VM2413-body File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/vm2413.vhd Line: 153
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/voicememory.vhd
    Info (12022): Found design unit 1: VoiceMemory-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/voicememory.vhd Line: 50
    Info (12023): Found entity 1: VoiceMemory File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/voicememory.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/vm2413/voicerom.vhd
    Info (12022): Found design unit 1: VoiceRom-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/voicerom.vhd Line: 44
    Info (12023): Found entity 1: VoiceRom File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/voicerom.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/opll/eseopll.vhd
    Info (12022): Found design unit 1: eseopll-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/eseopll.vhd Line: 52
    Info (12023): Found entity 1: eseopll File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/eseopll.vhd Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/i8253/i8253_counter.v
    Info (12023): Found entity 1: i8253_counter File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8253/i8253_counter.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/i8253/i8253_control.v
    Info (12023): Found entity 1: i8253_control File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8253/i8253_control.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/i8253/i8253_clk_en.v
    Info (12023): Found entity 1: i8253_clk_en File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8253/i8253_clk_en.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/i8253/i8253.v
    Info (12023): Found entity 1: i8253 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8253/i8253.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/i8251/i8251_clk_en.v
    Info (12023): Found entity 1: i8251_clk_en File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251_clk_en.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/i8251/i8251_transmitter.v
    Info (12023): Found entity 1: i8251_transmitter File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251_transmitter.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/i8251/i8251_receiver.v
    Info (12023): Found entity 1: i8251_receiver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251_receiver.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/i8251/i8251.v
    Info (12023): Found entity 1: i8251 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/msx_midi/tr_midi.v
    Info (12023): Found entity 1: tr_midi File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/msx_midi/tr_midi.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/tr_pcm/tr_pcm.v
    Info (12023): Found entity 1: tr_pcm File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/tr_pcm/tr_pcm.v Line: 43
Info (12021): Found 8 design units, including 4 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/lpf/lpf.vhd
    Info (12022): Found design unit 1: LPF1-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/lpf/lpf.vhd Line: 52
    Info (12022): Found design unit 2: LPF2-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/lpf/lpf.vhd Line: 115
    Info (12022): Found design unit 3: INTERPO_MUL-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/lpf/lpf.vhd Line: 194
    Info (12022): Found design unit 4: INTERPO-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/lpf/lpf.vhd Line: 219
    Info (12023): Found entity 1: LPF1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/lpf/lpf.vhd Line: 39
    Info (12023): Found entity 2: LPF2 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/lpf/lpf.vhd Line: 102
    Info (12023): Found entity 3: INTERPO_MUL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/lpf/lpf.vhd Line: 183
    Info (12023): Found entity 4: INTERPO File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/lpf/lpf.vhd Line: 206
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/filter/esefir5.vhd
    Info (12022): Found design unit 1: esefir5-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/filter/esefir5.vhd Line: 62
    Info (12023): Found entity 1: esefir5 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/filter/esefir5.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/filter/tapram.vhd
    Info (12022): Found design unit 1: tapram-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/filter/tapram.vhd Line: 51
    Info (12023): Found entity 1: tapram File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/filter/tapram.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/sound/dac/esepwm.vhd
    Info (12022): Found design unit 1: esepwm-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/dac/esepwm.vhd Line: 49
    Info (12023): Found entity 1: esepwm File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/dac/esepwm.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/keyboard/eseps2.vhd
    Info (12022): Found design unit 1: eseps2-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/keyboard/eseps2.vhd Line: 98
    Info (12023): Found entity 1: eseps2 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/keyboard/eseps2.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/kanji/kanji.vhd
    Info (12022): Found design unit 1: kanji-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/kanji/kanji.vhd Line: 63
    Info (12023): Found entity 1: kanji File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/kanji/kanji.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/keyboard/keymap.vhd
    Info (12022): Found design unit 1: keymap-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/keyboard/keymap.vhd Line: 64
    Info (12023): Found entity 1: keymap File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/keyboard/keymap.vhd Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/mapper/mapper.v
    Info (12023): Found entity 1: mapper File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/mapper/mapper.v Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/megasd/megasd.vhd
    Info (12022): Found design unit 1: megasd-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/megasd/megasd.vhd Line: 72
    Info (12023): Found entity 1: megasd File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/megasd/megasd.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/sram/ram.vhd
    Info (12022): Found design unit 1: ram-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/sram/ram.vhd Line: 47
    Info (12023): Found entity 1: ram File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/sram/ram.vhd Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/rtc/rtc.v
    Info (12023): Found entity 1: rtc File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/rtc/rtc.v Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/switch_io/swioports.vhd
    Info (12022): Found design unit 1: switched_io_ports-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/switch_io/swioports.vhd Line: 116
    Info (12023): Found entity 1: switched_io_ports File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/switch_io/swioports.vhd Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/s1990/autofire.v
    Info (12023): Found entity 1: autofire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/s1990/autofire.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/s1990/s1990.v
    Info (12023): Found entity 1: s1990 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/s1990/s1990.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/peripheral/system_flags/system_flags.v
    Info (12023): Found entity 1: system_flags File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/system_flags/system_flags.v Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/r800/t800.vhd
    Info (12022): Found design unit 1: T800-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800.vhd Line: 130
    Info (12023): Found entity 1: T800 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800.vhd Line: 87
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/r800/t800_alu.vhd
    Info (12022): Found design unit 1: T800_ALU-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800_alu.vhd Line: 97
    Info (12023): Found entity 1: T800_ALU File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800_alu.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/r800/t800_mcode.vhd
    Info (12022): Found design unit 1: T800_MCode-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800_mcode.vhd Line: 157
    Info (12023): Found entity 1: T800_MCode File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800_mcode.vhd Line: 81
Info (12021): Found 1 design units, including 0 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/r800/t800_pack.vhd
    Info (12022): Found design unit 1: T800_Pack File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800_pack.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/r800/t800_reg.vhd
    Info (12022): Found design unit 1: T800_Reg-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800_reg.vhd Line: 82
    Info (12023): Found entity 1: T800_Reg File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800_reg.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/r800/t800a.vhd
    Info (12022): Found design unit 1: T800a-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 108
    Info (12023): Found entity 1: T800a File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/cpu/t80.vhd
    Info (12022): Found design unit 1: T80-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80.vhd Line: 130
    Info (12023): Found entity 1: T80 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80.vhd Line: 87
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/cpu/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80_alu.vhd Line: 97
    Info (12023): Found entity 1: T80_ALU File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80_alu.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/cpu/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80_mcode.vhd Line: 157
    Info (12023): Found entity 1: T80_MCode File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80_mcode.vhd Line: 81
Info (12021): Found 1 design units, including 0 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/cpu/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80_pack.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/cpu/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80_reg.vhd Line: 82
    Info (12023): Found entity 1: T80_Reg File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80_reg.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/cpu/t80a.vhd
    Info (12022): Found design unit 1: T80a-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 108
    Info (12023): Found entity 1: T80a File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/board/de0cv/ipl/ocm_iplrom4.v
    Info (12023): Found entity 1: iplrom File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/ipl/ocm_iplrom4.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/emsx_top.v
    Info (12023): Found entity 1: emsx_top File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd
    Info (12022): Found design unit 1: emsx_top_de0cv-RTL File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 141
    Info (12023): Found entity 1: emsx_top_de0cv File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/board/de0cv/pll/pll_de0cv.vhd
    Info (12022): Found design unit 1: pll_de0cv-rtl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/pll/pll_de0cv.vhd Line: 21
    Info (12023): Found entity 1: pll_de0cv File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/pll/pll_de0cv.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /download/de0-cv/ocm-pld/emsxcv/pld/src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v
    Info (12023): Found entity 1: pll_de0cv_0002 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at tr_midi.v(188): created implicit net for "w_txrdy" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/msx_midi/tr_midi.v Line: 188
Warning (10236): Verilog HDL Implicit Net warning at emsx_top.v(1500): created implicit net for "esp_wait_s" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1500
Warning (10236): Verilog HDL Implicit Net warning at emsx_top.v(1509): created implicit net for "esp_dout_s" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1509
Critical Warning (10846): Verilog HDL Instantiation warning at i8251.v(409): instance has no name File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 409
Warning (10222): Verilog HDL Parameter Declaration warning at tr_midi.v(48): Parameter Declaration in module "tr_midi" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/msx_midi/tr_midi.v Line: 48
Info (12127): Elaborating entity "emsx_top_de0cv" for the top level hierarchy
Info (12128): Elaborating entity "pll_de0cv" for hierarchy "pll_de0cv:U90" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 345
Info (12128): Elaborating entity "pll_de0cv_0002" for hierarchy "pll_de0cv:U90|pll_de0cv_0002:pll_de0cv_inst" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/pll/pll_de0cv.vhd Line: 35
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_de0cv:U90|pll_de0cv_0002:pll_de0cv_inst|altera_pll:altera_pll_i" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_de0cv:U90|pll_de0cv_0002:pll_de0cv_inst|altera_pll:altera_pll_i" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v Line: 91
Info (12133): Instantiated megafunction "pll_de0cv:U90|pll_de0cv_0002:pll_de0cv_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "21.477270 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "85.909080 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "85.909080 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "emsx_top" for hierarchy "emsx_top:U92" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 356
Warning (10030): Net "ZemmixNeo" at emsx_top.v(218) has no driver or initial value, using a default initial value '0' File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 218
Warning (10034): Output port "clk_hdmi" at emsx_top.v(160) has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 160
Warning (10034): Output port "mic_o" at emsx_top.v(166) has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 166
Warning (10034): Output port "midi_o" at emsx_top.v(167) has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 167
Warning (10034): Output port "midi_active_o" at emsx_top.v(168) has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 168
Warning (10034): Output port "btn_scan" at emsx_top.v(172) has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 172
Info (12128): Elaborating entity "clock_generator" for hierarchy "emsx_top:U92|clock_generator:u_clock_generator" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 559
Info (12128): Elaborating entity "reset_controller" for hierarchy "emsx_top:U92|reset_controller:u_reset_controller" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 686
Info (12128): Elaborating entity "freerun_counter" for hierarchy "emsx_top:U92|freerun_counter:u_freerun_counter" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 697
Info (12128): Elaborating entity "indicator" for hierarchy "emsx_top:U92|indicator:u_indicator" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 743
Info (12128): Elaborating entity "ppi" for hierarchy "emsx_top:U92|ppi:u_ppi" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 845
Info (12128): Elaborating entity "eseps2" for hierarchy "emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ppi/ppi.v Line: 200
Warning (10036): Verilog HDL or VHDL warning at eseps2.vhd(151): object "Ps2Scro" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/keyboard/eseps2.vhd Line: 151
Info (12128): Elaborating entity "ram" for hierarchy "emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/keyboard/eseps2.vhd Line: 489
Info (12128): Elaborating entity "keymap" for hierarchy "emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/keyboard/eseps2.vhd Line: 490
Info (12128): Elaborating entity "ocm_bus_selector" for hierarchy "emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 965
Warning (10230): Verilog HDL assignment warning at ocm_bus_selector.v(482): truncated value with size 32 to match size of target (4) File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ocm/ocm_bus_selector.v Line: 482
Warning (10230): Verilog HDL assignment warning at ocm_bus_selector.v(483): truncated value with size 32 to match size of target (4) File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ocm/ocm_bus_selector.v Line: 483
Warning (10230): Verilog HDL assignment warning at ocm_bus_selector.v(484): truncated value with size 32 to match size of target (4) File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ocm/ocm_bus_selector.v Line: 484
Warning (10230): Verilog HDL assignment warning at ocm_bus_selector.v(485): truncated value with size 32 to match size of target (4) File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ocm/ocm_bus_selector.v Line: 485
Warning (10230): Verilog HDL assignment warning at ocm_bus_selector.v(486): truncated value with size 32 to match size of target (4) File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ocm/ocm_bus_selector.v Line: 486
Warning (10034): Output port "opl3_req" at ocm_bus_selector.v(161) has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/ocm/ocm_bus_selector.v Line: 161
Info (12128): Elaborating entity "sound_mixer" for hierarchy "emsx_top:U92|sound_mixer:u_sound_mixer" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1051
Warning (10230): Verilog HDL assignment warning at sound_mixer.v(119): truncated value with size 32 to match size of target (12) File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/mixer/sound_mixer.v Line: 119
Warning (10230): Verilog HDL assignment warning at sound_mixer.v(124): truncated value with size 35 to match size of target (16) File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/mixer/sound_mixer.v Line: 124
Warning (10230): Verilog HDL assignment warning at sound_mixer.v(151): truncated value with size 32 to match size of target (3) File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/mixer/sound_mixer.v Line: 151
Warning (10230): Verilog HDL assignment warning at sound_mixer.v(155): truncated value with size 32 to match size of target (3) File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/mixer/sound_mixer.v Line: 155
Warning (10230): Verilog HDL assignment warning at sound_mixer.v(159): truncated value with size 32 to match size of target (3) File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/mixer/sound_mixer.v Line: 159
Warning (10230): Verilog HDL assignment warning at sound_mixer.v(181): truncated value with size 5 to match size of target (4) File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/mixer/sound_mixer.v Line: 181
Warning (10230): Verilog HDL assignment warning at sound_mixer.v(186): truncated value with size 6 to match size of target (5) File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/mixer/sound_mixer.v Line: 186
Warning (10230): Verilog HDL assignment warning at sound_mixer.v(191): truncated value with size 7 to match size of target (6) File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/mixer/sound_mixer.v Line: 191
Info (12128): Elaborating entity "scc_mix_mul" for hierarchy "emsx_top:U92|sound_mixer:u_sound_mixer|scc_mix_mul:u_mul" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/mixer/sound_mixer.v Line: 113
Info (12128): Elaborating entity "emsx_sdram_controller" for hierarchy "emsx_top:U92|emsx_sdram_controller:u_sdram_control" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1102
Info (12128): Elaborating entity "T80a" for hierarchy "emsx_top:U92|T80a:u_z80" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1141
Info (12128): Elaborating entity "T80" for hierarchy "emsx_top:U92|T80a:u_z80|T80:u0" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 161
Info (12128): Elaborating entity "T80_MCode" for hierarchy "emsx_top:U92|T80a:u_z80|T80:u0|T80_MCode:mcode" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80.vhd Line: 267
Info (12128): Elaborating entity "T80_ALU" for hierarchy "emsx_top:U92|T80a:u_z80|T80:u0|T80_ALU:alu" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80.vhd Line: 339
Info (12128): Elaborating entity "T80_Reg" for hierarchy "emsx_top:U92|T80a:u_z80|T80:u0|T80_Reg:Regs" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80.vhd Line: 907
Info (12128): Elaborating entity "T800a" for hierarchy "emsx_top:U92|T800a:u_r800" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1162
Info (12128): Elaborating entity "T800" for hierarchy "emsx_top:U92|T800a:u_r800|T800:u0" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 161
Info (12128): Elaborating entity "T800_MCode" for hierarchy "emsx_top:U92|T800a:u_r800|T800:u0|T800_MCode:mcode" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800.vhd Line: 267
Info (12128): Elaborating entity "T800_ALU" for hierarchy "emsx_top:U92|T800a:u_r800|T800:u0|T800_ALU:alu" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800.vhd Line: 339
Info (12128): Elaborating entity "T800_Reg" for hierarchy "emsx_top:U92|T800a:u_r800|T800:u0|T800_Reg:Regs" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800.vhd Line: 907
Info (12128): Elaborating entity "iplrom" for hierarchy "emsx_top:U92|iplrom:u_iplrom" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1168
Info (12128): Elaborating entity "megasd" for hierarchy "emsx_top:U92|megasd:u_megasd" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1197
Info (12128): Elaborating entity "megarom_pana" for hierarchy "emsx_top:U92|megarom_pana:u_megarom_pana" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1217
Info (12128): Elaborating entity "mapper" for hierarchy "emsx_top:U92|mapper:u_mapper_ram_for_slot3_0" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1256
Info (12128): Elaborating entity "rtc" for hierarchy "emsx_top:U92|rtc:u_real_time_clock" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1268
Info (12128): Elaborating entity "ram" for hierarchy "emsx_top:U92|rtc:u_real_time_clock|ram:u_mem" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/rtc/rtc.v Line: 287
Info (12128): Elaborating entity "kanji" for hierarchy "emsx_top:U92|kanji:u_kanji_rom" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1284
Info (12128): Elaborating entity "VDP" for hierarchy "emsx_top:U92|VDP:u_v9958" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1354
Info (12128): Elaborating entity "VDP_NTSC_PAL" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_NTSC_PAL:U_VDP_NTSC_PAL" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1053
Info (12128): Elaborating entity "VDP_VGA" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1072
Info (12128): Elaborating entity "VDP_DOUBLEBUF" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_vga.vhd Line: 172
Info (12128): Elaborating entity "VDP_LINEBUF" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_doublebuf.vhd Line: 119
Info (12128): Elaborating entity "VDP_INTERRUPT" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_INTERRUPT:U_INTERRUPT" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1129
Info (12128): Elaborating entity "VDP_SSG" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_SSG:U_SSG" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1164
Warning (10036): Verilog HDL or VHDL warning at vdp_ssg.vhd(139): object "w_sync_at_line" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_ssg.vhd Line: 139
Warning (10036): Verilog HDL or VHDL warning at vdp_ssg.vhd(174): object "w_pre_dot_counter_yp_v" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_ssg.vhd Line: 174
Info (12128): Elaborating entity "VDP_COLORDEC" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_COLORDEC:U_VDP_COLORDEC" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1534
Info (12128): Elaborating entity "VDP_TEXT12" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_TEXT12:U_VDP_TEXT12" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1582
Info (12128): Elaborating entity "VDP_GRAPHIC123M" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1606
Info (12128): Elaborating entity "VDP_GRAPHIC4567" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1629
Info (12128): Elaborating entity "VDP_SPRITE" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1662
Info (12128): Elaborating entity "VDP_SPINFORAM" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_sprite.vhd Line: 371
Info (12128): Elaborating entity "VDP_REGISTER" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1700
Info (12128): Elaborating entity "VDP_COMMAND" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_COMMAND:U_VDP_COMMAND" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1817
Info (12128): Elaborating entity "VDP_WAIT_CONTROL" for hierarchy "emsx_top:U92|VDP:u_v9958|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1850
Info (12128): Elaborating entity "VENCODE" for hierarchy "emsx_top:U92|VENCODE:u_video_encoder" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1367
Info (12128): Elaborating entity "psg" for hierarchy "emsx_top:U92|psg:u_psg" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1389
Info (12128): Elaborating entity "psg_wave" for hierarchy "emsx_top:U92|psg:u_psg|psg_wave:u_psgch" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/psg/psg.vhd Line: 202
Info (12128): Elaborating entity "megaram" for hierarchy "emsx_top:U92|megaram:u_megaram_for_slot1" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1409
Info (12128): Elaborating entity "scc_wave" for hierarchy "emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/scc/megaram.vhd Line: 307
Info (12128): Elaborating entity "scc_wave_mul" for hierarchy "emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|scc_wave_mul:u_mul" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/scc/scc_wave.vhd Line: 394
Info (12128): Elaborating entity "eseopll" for hierarchy "emsx_top:U92|eseopll:u_eseopll" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1444
Info (12128): Elaborating entity "opll" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/eseopll.vhd Line: 121
Info (12128): Elaborating entity "SlotCounter" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s0" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/opll.vhd Line: 281
Info (12128): Elaborating entity "SlotCounter" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s2" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/opll.vhd Line: 293
Info (12128): Elaborating entity "SlotCounter" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s5" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/opll.vhd Line: 305
Info (12128): Elaborating entity "SlotCounter" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|SlotCounter:s8" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/opll.vhd Line: 317
Info (12128): Elaborating entity "controller" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/opll.vhd Line: 330
Info (12128): Elaborating entity "RegisterMemory" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/controller.vhd Line: 165
Info (12128): Elaborating entity "VoiceMemory" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/controller.vhd Line: 175
Info (12128): Elaborating entity "VoiceRom" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/voicememory.vhd Line: 70
Info (12128): Elaborating entity "envelopegenerator" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/opll.vhd Line: 335
Info (12128): Elaborating entity "AttackTable" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/envelopegenerator.vhd Line: 99
Info (12128): Elaborating entity "attack_table_mul" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|attack_table_mul:u_attack_table_mul" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/attacktable.vhd Line: 141
Info (12128): Elaborating entity "EnvelopeMemory" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/envelopegenerator.vhd Line: 107
Info (12128): Elaborating entity "PhaseGenerator" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/opll.vhd Line: 342
Info (12128): Elaborating entity "PhaseMemory" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/phasegenerator.vhd Line: 174
Info (12128): Elaborating entity "Operator" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|Operator:op" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/opll.vhd Line: 350
Info (12128): Elaborating entity "SineTable" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|Operator:op|SineTable:u_sine_table" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/operator.vhd Line: 94
Info (12128): Elaborating entity "interpolate_mul" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/sinetable.vhd Line: 168
Info (12128): Elaborating entity "OutputGenerator" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/opll.vhd Line: 357
Info (12128): Elaborating entity "FeedbackMemory" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/outputgenerator.vhd Line: 125
Info (12128): Elaborating entity "OutputMemory" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/outputgenerator.vhd Line: 135
Info (12128): Elaborating entity "LinearTable" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|LinearTable:Ltbl" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/outputgenerator.vhd Line: 146
Info (12128): Elaborating entity "linear_table_mul" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|LinearTable:Ltbl|linear_table_mul:u_linear_table_mul" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/lineartable.vhd Line: 153
Info (12128): Elaborating entity "TemporalMixer" for hierarchy "emsx_top:U92|eseopll:u_eseopll|opll:U1|TemporalMixer:tm" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opll/vm2413/opll.vhd Line: 363
Info (12128): Elaborating entity "INTERPO" for hierarchy "emsx_top:U92|INTERPO:u_interpo" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1459
Info (12128): Elaborating entity "INTERPO_MUL" for hierarchy "emsx_top:U92|INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/lpf/lpf.vhd Line: 273
Info (12128): Elaborating entity "LPF2" for hierarchy "emsx_top:U92|LPF2:u_lpf2" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1469
Info (12128): Elaborating entity "esepwm" for hierarchy "emsx_top:U92|esepwm:u_esepwm" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1478
Info (12128): Elaborating entity "esefir5" for hierarchy "emsx_top:U92|esepwm:u_esepwm|esefir5:U1" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/dac/esepwm.vhd Line: 67
Info (12128): Elaborating entity "tapram" for hierarchy "emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/filter/esefir5.vhd Line: 164
Info (12128): Elaborating entity "tr_pcm" for hierarchy "emsx_top:U92|tr_pcm:u_tr_pcm" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1494
Info (12128): Elaborating entity "wifi" for hierarchy "emsx_top:U92|wifi:u_wifi" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1510
Info (12128): Elaborating entity "UART" for hierarchy "emsx_top:U92|wifi:u_wifi|UART:U1" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/wifi/wifi.vhd Line: 160
Info (12128): Elaborating entity "FIFO" for hierarchy "emsx_top:U92|wifi:u_wifi|FIFO:U2" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/wifi/wifi.vhd Line: 174
Info (12128): Elaborating entity "tr_midi" for hierarchy "emsx_top:U92|tr_midi:u_tr_midi" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1526
Warning (10036): Verilog HDL or VHDL warning at tr_midi.v(68): object "other_rd_n" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/msx_midi/tr_midi.v Line: 68
Warning (10230): Verilog HDL assignment warning at tr_midi.v(109): truncated value with size 32 to match size of target (22) File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/msx_midi/tr_midi.v Line: 109
Info (12128): Elaborating entity "i8251" for hierarchy "emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/msx_midi/tr_midi.v Line: 195
Warning (10036): Verilog HDL or VHDL warning at i8251.v(78): object "ff_txc_rd" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at i8251.v(83): object "ff_rxc_rd" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 83
Warning (10036): Verilog HDL or VHDL warning at i8251.v(84): object "ff_rxc_wr" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 84
Warning (10036): Verilog HDL or VHDL warning at i8251.v(85): object "ff_rxc_a" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 85
Warning (10036): Verilog HDL or VHDL warning at i8251.v(86): object "ff_rxc_d" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 86
Warning (10036): Verilog HDL or VHDL warning at i8251.v(94): object "ff_enter_hunt" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at i8251.v(96): object "ff_req_send" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at i8251.v(97): object "ff_ereset" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 97
Warning (10036): Verilog HDL or VHDL warning at i8251.v(98): object "ff_send_break" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 98
Warning (10036): Verilog HDL or VHDL warning at i8251.v(101): object "ff_rx_en" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 101
Warning (10036): Verilog HDL or VHDL warning at i8251.v(105): object "ff_sync_char1" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at i8251.v(106): object "ff_sync_char2" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 106
Warning (10036): Verilog HDL or VHDL warning at i8251.v(116): object "w_esd" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 116
Info (12128): Elaborating entity "i8251_clk_en" for hierarchy "emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_clk_en:u_txc" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 355
Info (12128): Elaborating entity "i8251_transmitter" for hierarchy "emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_transmitter:u_transmitter" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 384
Info (12128): Elaborating entity "i8251_receiver" for hierarchy "emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251.v Line: 409
Warning (10036): Verilog HDL or VHDL warning at i8251_receiver.v(72): object "ff_rxd" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8251/i8251_receiver.v Line: 72
Info (12128): Elaborating entity "i8253" for hierarchy "emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/msx_midi/tr_midi.v Line: 223
Info (12128): Elaborating entity "i8253_clk_en" for hierarchy "emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_clk_en:u_clk0_en" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8253/i8253.v Line: 130
Info (12128): Elaborating entity "i8253_control" for hierarchy "emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control0" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8253/i8253.v Line: 158
Info (12128): Elaborating entity "i8253_counter" for hierarchy "emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_counter:u_counter0" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8253/i8253.v Line: 180
Info (12128): Elaborating entity "i8253_control" for hierarchy "emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control1" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8253/i8253.v Line: 219
Info (12128): Elaborating entity "i8253_control" for hierarchy "emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|i8253_control:u_control2" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8253/i8253.v Line: 280
Info (12128): Elaborating entity "opl3" for hierarchy "emsx_top:U92|opl3:u_opl3" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1541
Info (12128): Elaborating entity "timer" for hierarchy "emsx_top:U92|opl3:u_opl3|timer:timer1" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3.sv Line: 94
Info (12128): Elaborating entity "opl3sw" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3.sv Line: 157
Info (12128): Elaborating entity "opl3_mem" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3fm.sv Line: 81
Info (12128): Elaborating entity "opl3_fifo" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3fm.sv Line: 99
Info (12128): Elaborating entity "dcfifo" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3fm.sv Line: 247
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3fm.sv Line: 247
Info (12133): Instantiated megafunction "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component" with the following parameter: File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3fm.sv Line: 247
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_pbp1.tdf
    Info (12023): Found entity 1: dcfifo_pbp1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dcfifo_pbp1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_pbp1" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf
    Info (12023): Found entity 1: a_graycounter_ov6 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/a_graycounter_ov6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ov6" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_ov6:rdptr_g1p" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dcfifo_pbp1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf
    Info (12023): Found entity 1: a_graycounter_kdc File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/a_graycounter_kdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_kdc" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|a_graycounter_kdc:wrptr_g1p" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dcfifo_pbp1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_31b1.tdf
    Info (12023): Found entity 1: altsyncram_31b1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_31b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_31b1" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|altsyncram_31b1:fifo_ram" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dcfifo_pbp1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|dffpipe_3dc:rdaclr" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dcfifo_pbp1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dcfifo_pbp1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dcfifo_pbp1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/cmpr_uu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dcfifo_pbp1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/cmpr_tu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|cmpr_tu5:rdempty_eq_comp1_msb" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dcfifo_pbp1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_fifo:in_queue|dcfifo:dcfifo_component|dcfifo_pbp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/dcfifo_pbp1.tdf Line: 88
Info (12128): Elaborating entity "opl3seq" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3fm.sv Line: 143
Info (12128): Elaborating entity "sampler" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3seq.sv Line: 169
Info (12128): Elaborating entity "compressor" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|compressor:compressor" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3fm.sv Line: 153
Info (12128): Elaborating entity "NextZ80" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/opl3fm.sv Line: 176
Info (12128): Elaborating entity "Z80Reg" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80cpu.v Line: 146
Info (12128): Elaborating entity "RAM16X8D_regs" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80reg.v Line: 97
Info (12128): Elaborating entity "RegSelect" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80reg.v Line: 150
Info (12128): Elaborating entity "ALU8" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU8:CPU_ALU8" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80cpu.v Line: 158
Info (12128): Elaborating entity "daa" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU8:CPU_ALU8|daa:daa_adjust" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80alu.v Line: 100
Info (12128): Elaborating entity "ALU16" for hierarchy "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|ALU16:CPU_ALU16" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80cpu.v Line: 165
Info (12128): Elaborating entity "s1990" for hierarchy "emsx_top:U92|s1990:u_s1990" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1567
Warning (10036): Verilog HDL or VHDL warning at s1990.v(91): object "ff_r800_en" assigned a value but never read File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/s1990/s1990.v Line: 91
Info (12128): Elaborating entity "autofire" for hierarchy "emsx_top:U92|autofire:u_autofire" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1578
Info (12128): Elaborating entity "system_flags" for hierarchy "emsx_top:U92|system_flags:u_system_flags" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1603
Info (12128): Elaborating entity "switched_io_ports" for hierarchy "emsx_top:U92|switched_io_ports:u_switched_io_ports" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1680
Info (12128): Elaborating entity "ocmkai_control_decice" for hierarchy "emsx_top:U92|ocmkai_control_decice:u_ocmkai_control_device" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1697
Info (12128): Elaborating entity "ocmkai_debugger" for hierarchy "emsx_top:U92|ocmkai_debugger:u_ocmkai_debugger" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 1721
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "emsx_top:U92|tr_midi:u_tr_midi|i8253:u_8253|w_rd" is missing source, defaulting to GND File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/i8253/i8253.v Line: 116
Warning (12161): Node "emsx_top:U92|vga_scanlines[1]" is stuck at GND because node is in wire loop and does not have a source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 170
Warning (12161): Node "emsx_top:U92|vga_scanlines[0]" is stuck at GND because node is in wire loop and does not have a source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/emsx_top.v Line: 170
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer emsx_top:U92|clock_generator:u_clock_generator|trueClk File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/clock_generator/clock_generator.v Line: 42
    Warning (19017): Found clock multiplexer emsx_top:U92|clock_generator:u_clock_generator|trueClk~0 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/clock_generator/clock_generator.v Line: 42
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data" is uninferred due to asynchronous read logic File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80reg.v Line: 195
    Info (276007): RAM logic "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data" is uninferred due to asynchronous read logic File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/sound/opl3/nextz80reg.v Line: 195
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "emsx_top:U92|megasd:u_megasd|epc_di" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/peripheral/megasd/megasd.vhd Line: 67
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|RFSH_n" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 99
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|RFSH_n" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 99
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|MREQ_n" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 95
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "emsx_top:U92|VDP:u_v9958|PRAMDBO[0]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1333
    Warning (13049): Converted tri-state buffer "emsx_top:U92|VDP:u_v9958|PRAMDBO[1]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1333
    Warning (13049): Converted tri-state buffer "emsx_top:U92|VDP:u_v9958|PRAMDBO[2]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1333
    Warning (13049): Converted tri-state buffer "emsx_top:U92|VDP:u_v9958|PRAMDBO[3]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1333
    Warning (13049): Converted tri-state buffer "emsx_top:U92|VDP:u_v9958|PRAMDBO[4]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1333
    Warning (13049): Converted tri-state buffer "emsx_top:U92|VDP:u_v9958|PRAMDBO[5]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1333
    Warning (13049): Converted tri-state buffer "emsx_top:U92|VDP:u_v9958|PRAMDBO[6]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1333
    Warning (13049): Converted tri-state buffer "emsx_top:U92|VDP:u_v9958|PRAMDBO[7]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp.vhd Line: 1333
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[0]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[1]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[2]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[3]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[4]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[5]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[6]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[7]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[8]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[9]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[10]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[11]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[12]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[13]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[14]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|A[15]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|WR_n" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 98
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|RD_n" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 97
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|IORQ_n" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 96
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T800a:u_r800|MREQ_n" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/r800/t800a.vhd Line: 95
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[0]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[1]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[2]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[3]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[4]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[5]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[6]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[7]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[8]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[9]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[10]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[11]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[12]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[13]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[14]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|A[15]" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 102
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|WR_n" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 98
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|RD_n" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 97
    Warning (13049): Converted tri-state buffer "emsx_top:U92|T80a:u_z80|IORQ_n" feeding internal logic into a wire File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/cpu/t80a.vhd Line: 96
Info (19000): Inferred 30 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|sin_tab_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/emsx_top_de0cv.ram0_sampler_705dd160.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|exp_tab_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 6656
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/emsx_top_de0cv.ram1_sampler_705dd160.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/emsx_top_de0cv.ram0_opl3_mem_d3e66a88.hdl.mif
        Info (286033): Parameter INIT_FILE_LAYOUT set to port_b
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0|TapMem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 5
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 5
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 19
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 19
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 19
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 19
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 9
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 9
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|phase_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 18
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 18
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 18
        Info (286033): Parameter WIDTH_B set to 25
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 18
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 38
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 38
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|voices_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 38
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 38
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 9
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 9
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|megaram:u_megaram_for_slot2|scc_wave:SccCh|ram:wavemem|blkram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|megaram:u_megaram_for_slot1|scc_wave:SccCh|ram:wavemem|blkram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|blkram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|blkram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|blkram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|blkram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|IMEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 31
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|VDP:u_v9958|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|blkram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IMEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IMEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IMEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IMEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IMEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IMEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|rtc:u_real_time_clock|ram:u_mem|blkram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|blkram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to emsx_top_de0cv.emsx_top_de0cv0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|Mux4_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to emsx_top_de0cv.emsx_top_de0cv1.rtl.mif
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fka1.tdf
    Info (12023): Found entity 1: altsyncram_fka1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_fka1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|keymap:U2|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "emsx_top_de0cv.emsx_top_de0cv0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9971.tdf
    Info (12023): Found entity 1: altsyncram_9971 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_9971.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1"
Info (12133): Instantiated megafunction "emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "19"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "19"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_svp1.tdf
    Info (12023): Found entity 1: altsyncram_svp1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_svp1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "9"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2tp1.tdf
    Info (12023): Found entity 1: altsyncram_2tp1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_2tp1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|VDP:u_v9958|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "31"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hia1.tdf
    Info (12023): Found entity 1: altsyncram_hia1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_hia1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|altsyncram:Mux4_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|altsyncram:Mux4_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "emsx_top_de0cv.emsx_top_de0cv1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5571.tdf
    Info (12023): Found entity 1: altsyncram_5571 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_5571.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|esepwm:u_esepwm|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "5"
    Info (12134): Parameter "WIDTH_B" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "5"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qvm1.tdf
    Info (12023): Found entity 1: altsyncram_qvm1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_qvm1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|eseopll:u_eseopll|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "9"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_osp1.tdf
    Info (12023): Found entity 1: altsyncram_osp1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_osp1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|eseopll:u_eseopll|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "18"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "18"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a0q1.tdf
    Info (12023): Found entity 1: altsyncram_a0q1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_a0q1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|eseopll:u_eseopll|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "18"
    Info (12134): Parameter "WIDTH_B" = "25"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "18"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60q1.tdf
    Info (12023): Found entity 1: altsyncram_60q1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_60q1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|rtc:u_real_time_clock|ram:u_mem|altsyncram:blkram_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|rtc:u_real_time_clock|ram:u_mem|altsyncram:blkram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mia1.tdf
    Info (12023): Found entity 1: altsyncram_mia1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_mia1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gia1.tdf
    Info (12023): Found entity 1: altsyncram_gia1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_gia1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jia1.tdf
    Info (12023): Found entity 1: altsyncram_jia1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_jia1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|VDP:u_v9958|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "640"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ila1.tdf
    Info (12023): Found entity 1: altsyncram_ila1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_ila1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|altsyncram:blkram_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|altsyncram:blkram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:sin_tab_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:sin_tab_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/emsx_top_de0cv.ram0_sampler_705dd160.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ntd1.tdf
    Info (12023): Found entity 1: altsyncram_ntd1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_ntd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6656"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/emsx_top_de0cv.ram1_sampler_705dd160.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rtd1.tdf
    Info (12023): Found entity 1: altsyncram_rtd1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_rtd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3_mem:ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/emsx_top_de0cv.ram0_opl3_mem_d3e66a88.hdl.mif"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "port_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8s42.tdf
    Info (12023): Found entity 1: altsyncram_8s42 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_8s42.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0"
Info (12133): Instantiated megafunction "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "38"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "38"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0q1.tdf
    Info (12023): Found entity 1: altsyncram_g0q1 File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_g0q1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1"
Info (12133): Instantiated megafunction "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "38"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "38"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_rtd1:auto_generated|ram_block1a13" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_rtd1.tdf Line: 308
        Warning (14320): Synthesized away node "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_rtd1:auto_generated|ram_block1a14" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_rtd1.tdf Line: 329
        Warning (14320): Synthesized away node "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_rtd1:auto_generated|ram_block1a15" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_rtd1.tdf Line: 350
        Warning (14320): Synthesized away node "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_ntd1:auto_generated|ram_block1a14" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_ntd1.tdf Line: 329
        Warning (14320): Synthesized away node "emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_ntd1:auto_generated|ram_block1a15" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_ntd1.tdf Line: 350
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltWr_n" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[0]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[1]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[2]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[3]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[4]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[5]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[6]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[7]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[8]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[9]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[10]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[11]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[12]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[13]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[14]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltAdr[15]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltWr_n" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 58
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[0]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[1]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[2]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[3]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[4]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[5]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[6]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[7]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[8]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[9]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[10]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[11]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[12]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[13]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[14]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltAdr[15]" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltSltsl_n" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltSlts2_n" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 55
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltRd_n" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltCs1_n" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltCs2_n" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 64
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltCs12_n" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 65
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltM1_n" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 69
    Warning (13035): Inserted always-enabled tri-state buffer between "pSd_Dt[3]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 108
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "pSltWait_n" has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 67
    Warning (13040): bidirectional pin "pJoyA[0]" has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 100
    Warning (13040): bidirectional pin "pJoyA[1]" has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 100
    Warning (13040): bidirectional pin "pJoyA[2]" has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 100
    Warning (13040): bidirectional pin "pJoyA[3]" has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 100
    Warning (13040): bidirectional pin "pJoyB[0]" has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 102
    Warning (13040): bidirectional pin "pJoyB[1]" has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 102
    Warning (13040): bidirectional pin "pJoyB[2]" has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 102
    Warning (13040): bidirectional pin "pJoyB[3]" has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 102
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltRd_n" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 57
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|REG_R9_PAL_MODE" is converted into an equivalent circuit using register "emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|REG_R9_PAL_MODE~synth" and latch "emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|REG_R9_PAL_MODE~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/video/vdp_register.vhd Line: 170
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "pDac_VR[0]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 127
    Warning (13035): Inserted always-enabled tri-state buffer between "pDac_VR[1]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 127
    Warning (13035): Inserted always-enabled tri-state buffer between "pDac_VR[2]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 127
    Warning (13035): Inserted always-enabled tri-state buffer between "pDac_VR[3]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 127
    Warning (13035): Inserted always-enabled tri-state buffer between "pDac_VG[0]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "pDac_VG[1]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "pDac_VG[2]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "pDac_VG[3]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "pDac_VB[0]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 129
    Warning (13035): Inserted always-enabled tri-state buffer between "pDac_VB[1]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 129
    Warning (13035): Inserted always-enabled tri-state buffer between "pDac_VB[2]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 129
    Warning (13035): Inserted always-enabled tri-state buffer between "pDac_VB[3]" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 129
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltRfsh_n" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 66
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltRfsh_n" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 66
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltIorq_n" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 56
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltIorq_n" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 56
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "pSltMerq_n" and its non-tri-state driver. File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 70
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "pSltMerq_n" is moved to its source File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 70
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "pPs2mClk" has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 96
    Warning (13040): bidirectional pin "pPs2mDat" has no driver File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 97
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "pSltWr_n~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 58
    Warning (13010): Node "pSltAdr[0]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[1]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[2]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[3]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[4]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[5]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[6]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[7]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[8]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[9]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[10]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[11]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[12]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[13]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[14]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltAdr[15]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 59
    Warning (13010): Node "pSltSltsl_n~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 54
    Warning (13010): Node "pSltSlts2_n~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 55
    Warning (13010): Node "pSltRd_n~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 57
    Warning (13010): Node "pSltCs1_n~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 63
    Warning (13010): Node "pSltCs2_n~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 64
    Warning (13010): Node "pSltCs12_n~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 65
    Warning (13010): Node "pSltM1_n~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 69
    Warning (13010): Node "pSd_Dt[3]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 108
    Warning (13010): Node "pDac_VR[0]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 127
    Warning (13010): Node "pDac_VR[1]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 127
    Warning (13010): Node "pDac_VR[2]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 127
    Warning (13010): Node "pDac_VR[3]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 127
    Warning (13010): Node "pDac_VG[0]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 128
    Warning (13010): Node "pDac_VG[1]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 128
    Warning (13010): Node "pDac_VG[2]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 128
    Warning (13010): Node "pDac_VG[3]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 128
    Warning (13010): Node "pDac_VB[0]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 129
    Warning (13010): Node "pDac_VB[1]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 129
    Warning (13010): Node "pDac_VB[2]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 129
    Warning (13010): Node "pDac_VB[3]~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 129
    Warning (13010): Node "pSltRfsh_n~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 66
    Warning (13010): Node "pSltIorq_n~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 56
    Warning (13010): Node "pSltMerq_n~synth" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 70
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "p7SegLed1[6]" is stuck at VCC File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 120
    Warning (13410): Pin "p7SegLed3[6]" is stuck at VCC File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 122
    Warning (13410): Pin "pMemCke" is stuck at VCC File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 79
    Warning (13410): Pin "pMemCs_n" is stuck at GND File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 80
    Warning (13410): Pin "p7SegLed1[1]" is stuck at GND File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 120
    Warning (13410): Pin "p7SegLed1[2]" is stuck at GND File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 120
    Warning (13410): Pin "p7SegLed2[1]" is stuck at GND File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 121
    Warning (13410): Pin "p7SegLed3[1]" is stuck at GND File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 122
    Warning (13410): Pin "p7SegLed3[2]" is stuck at GND File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 122
    Warning (13410): Pin "p7SegLed4[2]" is stuck at VCC File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 123
    Warning (13410): Pin "p7SegLed4[4]" is stuck at GND File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 123
    Warning (13410): Pin "p7SegLed4[5]" is stuck at VCC File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 123
    Warning (13410): Pin "p7SegLed4[6]" is stuck at GND File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 123
    Warning (13410): Pin "p7SegLed5[2]" is stuck at VCC File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 124
    Warning (13410): Pin "p7SegLed5[3]" is stuck at VCC File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 124
    Warning (13410): Pin "p7SegLed5[4]" is stuck at VCC File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 124
    Warning (13410): Pin "p7SegLed5[5]" is stuck at VCC File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 124
    Warning (13410): Pin "global.bp.work.VDP_PACKAGE.OFFSET_Y_6__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.VDP_PACKAGE.OFFSET_Y_5__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.VDP_PACKAGE.OFFSET_Y_4__gl_output" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_2tp1:auto_generated|ram_block1a14" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_2tp1.tdf Line: 431
        Warning (14320): Synthesized away node "emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_2tp1:auto_generated|ram_block1a15" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_2tp1.tdf Line: 459
Info (17049): 425 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 4 MSB VCC or GND address nodes from RAM block "emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller|ram:U1|altsyncram:blkram_rtl_0|altsyncram_fka1:auto_generated|ALTSYNCRAM" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/db/altsyncram_fka1.tdf Line: 37
Info (144001): Generated suppressed messages file D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/output_files/emsx_top_de0cv.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll_de0cv:U90|pll_de0cv_0002:pll_de0cv_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll_de0cv:U90|pll_de0cv_0002:pll_de0cv_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll_de0cv:U90|pll_de0cv_0002:pll_de0cv_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pMidiRxD" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 112
    Warning (15610): No output dependent on input pin "pSW[1]" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 115
    Warning (15610): No output dependent on input pin "pSW[2]" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 115
    Warning (15610): No output dependent on input pin "pSW[3]" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 115
    Warning (15610): No output dependent on input pin "pDip[8]" File: D:/download/DE0-CV/OCM-PLD/emsxcv/pld/src/board/de0cv/emsx_top_de0cv.vhd Line: 116
Info (21057): Implemented 17269 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 90 output pins
    Info (21060): Implemented 86 bidirectional pins
    Info (21061): Implemented 16679 logic cells
    Info (21064): Implemented 369 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 22 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 256 warnings
    Info: Peak virtual memory: 5078 megabytes
    Info: Processing ended: Sat Aug 07 22:17:28 2021
    Info: Elapsed time: 00:01:31
    Info: Total CPU time (on all processors): 00:02:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/download/DE0-CV/OCM-PLD/emsxcv/pld/projects/de0cv/output_files/emsx_top_de0cv.map.smsg.


