$[ turnstile_special_source.mm $]

$[ uset-100000/ZF_(ZERMELO-FRAENKEL)_SET_THEORY/ZF_Set_Theory_-_add_the_Axiom_of_Union/Functions_on_ordinals__strictly_monotone_ordinal_functions.mm $]

$(=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
    "Strong" transfinite recursion

=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
$)

$c recs $.

$(Notation for a function defined by strong transfinite recursion. $)

${
	$v F  $.
	f0_crecs $f class F $.
	a_crecs $a class recs ( F ) $.
$}

$(Define a function ` recs ( F ) ` on ` On ` , the class of ordinal
       numbers, by transfinite recursion given a rule ` F ` which sets the next
       value given all values so far.  See ~ df-rdg for more details on why
       this definition is desirable.  Unlike ~ df-rdg which restricts the
       update rule to use only the previous value, this version allows the
       update rule to use _all_ previous values, which is why it is described
       as "strong", although it is actually more primitive.  See ~ recsfnon and
       ~ recsval for the primary contract of this definition.

       _EDITORIAL_: there are several existing versions of this construction
       without the definition, notably in ~ ordtype , ~ zorn2 , and
       ~ dfac8alem .  (Contributed by Stefan O'Rear, 18-Jan-2015.)
       (New usage is discouraged.) $)

${
	$v x y f F  $.
	$d F f x y  $.
	f0_df-recs $f set x $.
	f1_df-recs $f set y $.
	f2_df-recs $f set f $.
	f3_df-recs $f class F $.
	a_df-recs $a |- recs ( F ) = U. { f | E. x e. On ( f Fn x /\ A. y e. x ( f ` y ) = ( F ` ( f |` y ) ) ) } $.
$}

$(Equality theorem for ` recs ` .  (Contributed by Stefan O'Rear,
       18-Jan-2015.) $)

${
	$v F G  $.
	$d F a b c  $.
	$d G a b c  $.
	$d a b c  $.
	f0_recseq $f class F $.
	f1_recseq $f class G $.
	i0_recseq $f set a $.
	i1_recseq $f set b $.
	i2_recseq $f set c $.
	p_recseq $p |- ( F = G -> recs ( F ) = recs ( G ) ) $= i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f0_recseq f1_recseq p_fveq1 f0_recseq f1_recseq a_wceq i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f0_recseq a_cfv i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f1_recseq a_cfv i2_recseq a_sup_set_class i0_recseq a_sup_set_class a_cfv p_eqeq2d f0_recseq f1_recseq a_wceq i2_recseq a_sup_set_class i0_recseq a_sup_set_class a_cfv i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f0_recseq a_cfv a_wceq i2_recseq a_sup_set_class i0_recseq a_sup_set_class a_cfv i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f1_recseq a_cfv a_wceq i2_recseq i1_recseq a_sup_set_class p_ralbidv f0_recseq f1_recseq a_wceq i2_recseq a_sup_set_class i0_recseq a_sup_set_class a_cfv i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f0_recseq a_cfv a_wceq i2_recseq i1_recseq a_sup_set_class a_wral i2_recseq a_sup_set_class i0_recseq a_sup_set_class a_cfv i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f1_recseq a_cfv a_wceq i2_recseq i1_recseq a_sup_set_class a_wral i0_recseq a_sup_set_class i1_recseq a_sup_set_class a_wfn p_anbi2d f0_recseq f1_recseq a_wceq i0_recseq a_sup_set_class i1_recseq a_sup_set_class a_wfn i2_recseq a_sup_set_class i0_recseq a_sup_set_class a_cfv i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f0_recseq a_cfv a_wceq i2_recseq i1_recseq a_sup_set_class a_wral a_wa i0_recseq a_sup_set_class i1_recseq a_sup_set_class a_wfn i2_recseq a_sup_set_class i0_recseq a_sup_set_class a_cfv i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f1_recseq a_cfv a_wceq i2_recseq i1_recseq a_sup_set_class a_wral a_wa i1_recseq a_con0 p_rexbidv f0_recseq f1_recseq a_wceq i0_recseq a_sup_set_class i1_recseq a_sup_set_class a_wfn i2_recseq a_sup_set_class i0_recseq a_sup_set_class a_cfv i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f0_recseq a_cfv a_wceq i2_recseq i1_recseq a_sup_set_class a_wral a_wa i1_recseq a_con0 a_wrex i0_recseq a_sup_set_class i1_recseq a_sup_set_class a_wfn i2_recseq a_sup_set_class i0_recseq a_sup_set_class a_cfv i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f1_recseq a_cfv a_wceq i2_recseq i1_recseq a_sup_set_class a_wral a_wa i1_recseq a_con0 a_wrex i0_recseq p_abbidv f0_recseq f1_recseq a_wceq i0_recseq a_sup_set_class i1_recseq a_sup_set_class a_wfn i2_recseq a_sup_set_class i0_recseq a_sup_set_class a_cfv i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f0_recseq a_cfv a_wceq i2_recseq i1_recseq a_sup_set_class a_wral a_wa i1_recseq a_con0 a_wrex i0_recseq a_cab i0_recseq a_sup_set_class i1_recseq a_sup_set_class a_wfn i2_recseq a_sup_set_class i0_recseq a_sup_set_class a_cfv i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f1_recseq a_cfv a_wceq i2_recseq i1_recseq a_sup_set_class a_wral a_wa i1_recseq a_con0 a_wrex i0_recseq a_cab p_unieqd i1_recseq i2_recseq i0_recseq f0_recseq a_df-recs i1_recseq i2_recseq i0_recseq f1_recseq a_df-recs f0_recseq f1_recseq a_wceq i0_recseq a_sup_set_class i1_recseq a_sup_set_class a_wfn i2_recseq a_sup_set_class i0_recseq a_sup_set_class a_cfv i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f0_recseq a_cfv a_wceq i2_recseq i1_recseq a_sup_set_class a_wral a_wa i1_recseq a_con0 a_wrex i0_recseq a_cab a_cuni i0_recseq a_sup_set_class i1_recseq a_sup_set_class a_wfn i2_recseq a_sup_set_class i0_recseq a_sup_set_class a_cfv i0_recseq a_sup_set_class i2_recseq a_sup_set_class a_cres f1_recseq a_cfv a_wceq i2_recseq i1_recseq a_sup_set_class a_wral a_wa i1_recseq a_con0 a_wrex i0_recseq a_cab a_cuni f0_recseq a_crecs f1_recseq a_crecs p_3eqtr4g $.
$}

$(Bound-variable hypothesis builder for ` recs ` .  (Contributed by Stefan
       O'Rear, 18-Jan-2015.) $)

${
	$v x F  $.
	$d F a b c  $.
	$d a b c  $.
	$d x a b c  $.
	f0_nfrecs $f set x $.
	f1_nfrecs $f class F $.
	i0_nfrecs $f set a $.
	i1_nfrecs $f set b $.
	i2_nfrecs $f set c $.
	e0_nfrecs $e |- F/_ x F $.
	p_nfrecs $p |- F/_ x recs ( F ) $= i1_nfrecs i2_nfrecs i0_nfrecs f1_nfrecs a_df-recs f0_nfrecs a_con0 p_nfcv i0_nfrecs a_sup_set_class i1_nfrecs a_sup_set_class a_wfn f0_nfrecs p_nfv f0_nfrecs i1_nfrecs a_sup_set_class p_nfcv e0_nfrecs f0_nfrecs i0_nfrecs a_sup_set_class i2_nfrecs a_sup_set_class a_cres p_nfcv f0_nfrecs i0_nfrecs a_sup_set_class i2_nfrecs a_sup_set_class a_cres f1_nfrecs p_nffv f0_nfrecs i2_nfrecs a_sup_set_class i0_nfrecs a_sup_set_class a_cfv i0_nfrecs a_sup_set_class i2_nfrecs a_sup_set_class a_cres f1_nfrecs a_cfv p_nfeq2 i2_nfrecs a_sup_set_class i0_nfrecs a_sup_set_class a_cfv i0_nfrecs a_sup_set_class i2_nfrecs a_sup_set_class a_cres f1_nfrecs a_cfv a_wceq f0_nfrecs i2_nfrecs i1_nfrecs a_sup_set_class p_nfral i0_nfrecs a_sup_set_class i1_nfrecs a_sup_set_class a_wfn i2_nfrecs a_sup_set_class i0_nfrecs a_sup_set_class a_cfv i0_nfrecs a_sup_set_class i2_nfrecs a_sup_set_class a_cres f1_nfrecs a_cfv a_wceq i2_nfrecs i1_nfrecs a_sup_set_class a_wral f0_nfrecs p_nfan i0_nfrecs a_sup_set_class i1_nfrecs a_sup_set_class a_wfn i2_nfrecs a_sup_set_class i0_nfrecs a_sup_set_class a_cfv i0_nfrecs a_sup_set_class i2_nfrecs a_sup_set_class a_cres f1_nfrecs a_cfv a_wceq i2_nfrecs i1_nfrecs a_sup_set_class a_wral a_wa f0_nfrecs i1_nfrecs a_con0 p_nfrex i0_nfrecs a_sup_set_class i1_nfrecs a_sup_set_class a_wfn i2_nfrecs a_sup_set_class i0_nfrecs a_sup_set_class a_cfv i0_nfrecs a_sup_set_class i2_nfrecs a_sup_set_class a_cres f1_nfrecs a_cfv a_wceq i2_nfrecs i1_nfrecs a_sup_set_class a_wral a_wa i1_nfrecs a_con0 a_wrex f0_nfrecs i0_nfrecs p_nfab f0_nfrecs i0_nfrecs a_sup_set_class i1_nfrecs a_sup_set_class a_wfn i2_nfrecs a_sup_set_class i0_nfrecs a_sup_set_class a_cfv i0_nfrecs a_sup_set_class i2_nfrecs a_sup_set_class a_cres f1_nfrecs a_cfv a_wceq i2_nfrecs i1_nfrecs a_sup_set_class a_wral a_wa i1_nfrecs a_con0 a_wrex i0_nfrecs a_cab p_nfuni f0_nfrecs f1_nfrecs a_crecs i0_nfrecs a_sup_set_class i1_nfrecs a_sup_set_class a_wfn i2_nfrecs a_sup_set_class i0_nfrecs a_sup_set_class a_cfv i0_nfrecs a_sup_set_class i2_nfrecs a_sup_set_class a_cres f1_nfrecs a_cfv a_wceq i2_nfrecs i1_nfrecs a_sup_set_class a_wral a_wa i1_nfrecs a_con0 a_wrex i0_nfrecs a_cab a_cuni p_nfcxfr $.
$}

$(A technical lemma for transfinite recursion.  Compare Lemma 1 of
       [TakeutiZaring] p. 47.  (Contributed by NM, 23-Mar-1995.)  (Revised by
       David Abernethy, 19-Jun-2012.) $)

${
	$v x A B F G  $.
	$d x y z A  $.
	$d y z B  $.
	$d x y z w F  $.
	$d x y z w G  $.
	f0_tfrlem1 $f set x $.
	f1_tfrlem1 $f class A $.
	f2_tfrlem1 $f class B $.
	f3_tfrlem1 $f class F $.
	f4_tfrlem1 $f class G $.
	i0_tfrlem1 $f set y $.
	i1_tfrlem1 $f set z $.
	i2_tfrlem1 $f set w $.
	p_tfrlem1 $p |- ( A e. On -> ( ( F Fn A /\ G Fn A ) -> ( A. x e. A ( ( F ` x ) = ( B ` ( F |` x ) ) /\ ( G ` x ) = ( B ` ( G |` x ) ) ) -> A. x e. A ( F ` x ) = ( G ` x ) ) ) ) $= f1_tfrlem1 p_ssid i0_tfrlem1 a_sup_set_class f1_tfrlem1 f1_tfrlem1 p_sseq1 f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class f1_tfrlem1 p_raleq f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class f1_tfrlem1 p_raleq i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wceq f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 f1_tfrlem1 a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 f1_tfrlem1 a_wral p_imbi12d i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wceq i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss f1_tfrlem1 f1_tfrlem1 a_wss f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wi f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 f1_tfrlem1 a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 f1_tfrlem1 a_wral a_wi p_imbi12d i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wceq i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wi a_wi f1_tfrlem1 f1_tfrlem1 a_wss f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 f1_tfrlem1 a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 f1_tfrlem1 a_wral a_wi a_wi f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa p_imbi2d i0_tfrlem1 a_sup_set_class i1_tfrlem1 a_sup_set_class f1_tfrlem1 p_sseq1 i0_tfrlem1 a_sup_set_class i1_tfrlem1 a_sup_set_class a_wceq i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss i1_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa p_anbi2d f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class i1_tfrlem1 a_sup_set_class p_raleq i0_tfrlem1 a_sup_set_class i1_tfrlem1 a_sup_set_class a_wceq f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i1_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral p_anbi12d f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class i1_tfrlem1 a_sup_set_class p_raleq i0_tfrlem1 a_sup_set_class i1_tfrlem1 a_sup_set_class a_wceq f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wa f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i1_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral p_imbi12d f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i1_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral i1_tfrlem1 i0_tfrlem1 a_sup_set_class p_ralim i0_tfrlem1 a_sup_set_class i1_tfrlem1 a_sup_set_class p_onelss i1_tfrlem1 a_sup_set_class i0_tfrlem1 a_sup_set_class f1_tfrlem1 p_sstr2 i1_tfrlem1 a_sup_set_class i0_tfrlem1 a_sup_set_class a_wss i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss i1_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa p_anim2d f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i1_tfrlem1 a_sup_set_class i0_tfrlem1 a_sup_set_class p_ssralv i1_tfrlem1 a_sup_set_class i0_tfrlem1 a_sup_set_class a_wss f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i1_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral p_anim12d i0_tfrlem1 a_sup_set_class a_con0 a_wcel i1_tfrlem1 a_sup_set_class i0_tfrlem1 a_sup_set_class a_wcel i1_tfrlem1 a_sup_set_class i0_tfrlem1 a_sup_set_class a_wss f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wa f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i1_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral a_wa a_wi p_syl6 i0_tfrlem1 a_sup_set_class a_con0 a_wcel i1_tfrlem1 a_sup_set_class i0_tfrlem1 a_sup_set_class a_wcel f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wa f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i1_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral a_wa p_com23 i0_tfrlem1 a_sup_set_class a_con0 a_wcel f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wa f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i1_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral a_wa i1_tfrlem1 i0_tfrlem1 a_sup_set_class p_ralrimdv f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i1_tfrlem1 a_sup_set_class p_nfra1 i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral i1_tfrlem1 p_nfv f0_tfrlem1 a_sup_set_class i2_tfrlem1 a_sup_set_class f3_tfrlem1 p_fveq2 f0_tfrlem1 a_sup_set_class i2_tfrlem1 a_sup_set_class f4_tfrlem1 p_fveq2 f0_tfrlem1 a_sup_set_class i2_tfrlem1 a_sup_set_class a_wceq f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv p_eqeq12d f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i2_tfrlem1 i1_tfrlem1 a_sup_set_class p_cbvralv i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 i1_tfrlem1 a_sup_set_class f0_tfrlem1 a_sup_set_class p_raleq f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral i1_tfrlem1 a_sup_set_class f0_tfrlem1 a_sup_set_class a_wceq i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral p_syl5bb f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral i1_tfrlem1 f0_tfrlem1 i0_tfrlem1 a_sup_set_class p_cbvral i0_tfrlem1 a_sup_set_class f0_tfrlem1 a_sup_set_class p_onelss f0_tfrlem1 a_sup_set_class i0_tfrlem1 a_sup_set_class f1_tfrlem1 p_sstr2 i2_tfrlem1 f1_tfrlem1 f0_tfrlem1 a_sup_set_class f3_tfrlem1 f4_tfrlem1 p_fvreseq f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa f0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres a_wceq i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral p_biimpar f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa f0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral a_wa f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 p_fveq2d f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv p_eqeq12 f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa f0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq p_syl5ibr f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa f0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq p_exp4c f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa f0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq p_com4l f0_tfrlem1 a_sup_set_class i0_tfrlem1 a_sup_set_class a_wss i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss f0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq a_wi a_wi p_syl9 i0_tfrlem1 a_sup_set_class a_con0 a_wcel f0_tfrlem1 a_sup_set_class i0_tfrlem1 a_sup_set_class a_wcel f0_tfrlem1 a_sup_set_class i0_tfrlem1 a_sup_set_class a_wss f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq a_wi a_wi a_wi a_wi p_syl6 i0_tfrlem1 a_sup_set_class a_con0 a_wcel f0_tfrlem1 a_sup_set_class i0_tfrlem1 a_sup_set_class a_wcel f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq a_wi a_wi p_imp4a i0_tfrlem1 a_sup_set_class a_con0 a_wcel f0_tfrlem1 a_sup_set_class i0_tfrlem1 a_sup_set_class a_wcel f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq a_wi a_wi p_com23 i0_tfrlem1 a_sup_set_class a_con0 a_wcel f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class i0_tfrlem1 a_sup_set_class a_wcel i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq a_wi a_wi p_imp31 i0_tfrlem1 a_sup_set_class a_con0 a_wcel f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa a_wa i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq a_wi f0_tfrlem1 i0_tfrlem1 a_sup_set_class p_ralimdva f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class p_ralim i0_tfrlem1 a_sup_set_class a_con0 a_wcel f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa a_wa i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq a_wi f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wi p_syl6 f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral i1_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral i2_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv i2_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq i2_tfrlem1 f0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral i0_tfrlem1 a_sup_set_class a_con0 a_wcel f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wi p_syl5bi i0_tfrlem1 a_sup_set_class a_con0 a_wcel f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral i1_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wi a_wi p_ex i0_tfrlem1 a_sup_set_class a_con0 a_wcel f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral i1_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wi p_com23 i0_tfrlem1 a_sup_set_class a_con0 a_wcel f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral i1_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral p_imp4a i0_tfrlem1 a_sup_set_class a_con0 a_wcel f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wa f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i1_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral a_wa i1_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral i1_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wi p_imim12d f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral p_pm2.43 f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i1_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral a_wi i1_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i1_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral a_wa i1_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral i1_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wi i0_tfrlem1 a_sup_set_class a_con0 a_wcel f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wa f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wi a_wi f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wi p_syl56 f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wi f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i1_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral a_wa f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i1_tfrlem1 a_sup_set_class a_wral a_wi i0_tfrlem1 i1_tfrlem1 p_tfis2 i0_tfrlem1 a_sup_set_class a_con0 a_wcel f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral p_exp4c f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa i0_tfrlem1 a_sup_set_class f1_tfrlem1 a_wss f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 i0_tfrlem1 a_sup_set_class a_wral a_wi a_wi a_wi f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa f1_tfrlem1 f1_tfrlem1 a_wss f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 f1_tfrlem1 a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 f1_tfrlem1 a_wral a_wi a_wi a_wi i0_tfrlem1 f1_tfrlem1 a_con0 p_vtoclga f1_tfrlem1 a_con0 a_wcel f3_tfrlem1 f1_tfrlem1 a_wfn f4_tfrlem1 f1_tfrlem1 a_wfn a_wa f1_tfrlem1 f1_tfrlem1 a_wss f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f3_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv f4_tfrlem1 f0_tfrlem1 a_sup_set_class a_cres f2_tfrlem1 a_cfv a_wceq a_wa f0_tfrlem1 f1_tfrlem1 a_wral f0_tfrlem1 a_sup_set_class f3_tfrlem1 a_cfv f0_tfrlem1 a_sup_set_class f4_tfrlem1 a_cfv a_wceq f0_tfrlem1 f1_tfrlem1 a_wral a_wi p_mpii $.
$}

$(Lemma for transfinite recursion.  This provides some messy details
       needed to link ~ tfrlem1 into the main proof.  (Contributed by NM,
       23-Mar-1995.)  (Revised by David Abernethy, 19-Jun-2012.) $)

${
	$v x y z w A B F G  $.
	$d w A  $.
	$d w F  $.
	$d w G  $.
	$d w x  $.
	f0_tfrlem2 $f set x $.
	f1_tfrlem2 $f set y $.
	f2_tfrlem2 $f set z $.
	f3_tfrlem2 $f set w $.
	f4_tfrlem2 $f class A $.
	f5_tfrlem2 $f class B $.
	f6_tfrlem2 $f class F $.
	f7_tfrlem2 $f class G $.
	p_tfrlem2 $p |- ( ( F Fn A /\ G Fn A ) -> ( ( <. x , y >. e. F /\ <. x , z >. e. G ) -> ( A e. On -> ( A. w ( A e. On -> ( w e. A -> ( ( F ` w ) = ( B ` ( F |` w ) ) /\ ( G ` w ) = ( B ` ( G |` w ) ) ) ) ) -> y = z ) ) ) ) $= f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi p_abai f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi a_wa f4_tfrlem2 a_con0 a_wcel f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi a_wi a_wa f3_tfrlem2 p_albii f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi f3_tfrlem2 p_19.28v f4_tfrlem2 a_con0 a_wcel f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi a_wi f3_tfrlem2 p_19.28v f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi a_wa f3_tfrlem2 a_wal f4_tfrlem2 a_con0 a_wcel f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi a_wi a_wa f3_tfrlem2 a_wal f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi f3_tfrlem2 a_wal a_wa f4_tfrlem2 a_con0 a_wcel f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi a_wi f3_tfrlem2 a_wal a_wa p_3bitr3ri f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa f3_tfrlem2 f4_tfrlem2 a_df-ral f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa f3_tfrlem2 f4_tfrlem2 a_wral f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi f3_tfrlem2 a_wal f4_tfrlem2 a_con0 a_wcel p_anbi2i f4_tfrlem2 f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class f6_tfrlem2 p_fnop f6_tfrlem2 f4_tfrlem2 a_wfn f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel f0_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f7_tfrlem2 f4_tfrlem2 a_wfn p_adantlr f3_tfrlem2 f4_tfrlem2 f5_tfrlem2 f6_tfrlem2 f7_tfrlem2 p_tfrlem1 f4_tfrlem2 a_con0 a_wcel f6_tfrlem2 f4_tfrlem2 a_wfn f7_tfrlem2 f4_tfrlem2 a_wfn a_wa f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa f3_tfrlem2 f4_tfrlem2 a_wral f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv a_wceq f3_tfrlem2 f4_tfrlem2 a_wral a_wi p_com12 f6_tfrlem2 f4_tfrlem2 a_wfn f7_tfrlem2 f4_tfrlem2 a_wfn a_wa f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa f3_tfrlem2 f4_tfrlem2 a_wral f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv a_wceq f3_tfrlem2 f4_tfrlem2 a_wral p_imp3a f6_tfrlem2 f4_tfrlem2 a_wfn f7_tfrlem2 f4_tfrlem2 a_wfn a_wa f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa f3_tfrlem2 f4_tfrlem2 a_wral a_wa f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv a_wceq f3_tfrlem2 f4_tfrlem2 a_wral a_wi f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel p_adantr f3_tfrlem2 a_sup_set_class f0_tfrlem2 a_sup_set_class f6_tfrlem2 p_fveq2 f3_tfrlem2 a_sup_set_class f0_tfrlem2 a_sup_set_class f7_tfrlem2 p_fveq2 f3_tfrlem2 a_sup_set_class f0_tfrlem2 a_sup_set_class a_wceq f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv p_eqeq12d f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv a_wceq f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv a_wceq f3_tfrlem2 f0_tfrlem2 a_sup_set_class f4_tfrlem2 p_rspcv f6_tfrlem2 f4_tfrlem2 a_wfn f7_tfrlem2 f4_tfrlem2 a_wfn a_wa f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel a_wa f0_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa f3_tfrlem2 f4_tfrlem2 a_wral a_wa f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv a_wceq f3_tfrlem2 f4_tfrlem2 a_wral f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv a_wceq p_sylsyld f6_tfrlem2 f4_tfrlem2 a_wfn f7_tfrlem2 f4_tfrlem2 a_wfn a_wa f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel a_wa f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa f3_tfrlem2 f4_tfrlem2 a_wral a_wa f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv a_wceq p_imp f6_tfrlem2 f4_tfrlem2 a_wfn f7_tfrlem2 f4_tfrlem2 a_wfn a_wa f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa f3_tfrlem2 f4_tfrlem2 a_wral a_wa f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv a_wceq f0_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_cop f7_tfrlem2 a_wcel p_adantlrr f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi f3_tfrlem2 a_wal a_wa f6_tfrlem2 f4_tfrlem2 a_wfn f7_tfrlem2 f4_tfrlem2 a_wfn a_wa f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel f0_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_cop f7_tfrlem2 a_wcel a_wa a_wa f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa f3_tfrlem2 f4_tfrlem2 a_wral a_wa f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv a_wceq p_sylan2br f4_tfrlem2 f6_tfrlem2 p_fnfun f4_tfrlem2 f7_tfrlem2 p_fnfun f6_tfrlem2 f4_tfrlem2 a_wfn f6_tfrlem2 a_wfun f7_tfrlem2 f4_tfrlem2 a_wfn f7_tfrlem2 a_wfun p_anim12i f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class f6_tfrlem2 p_funopfv f6_tfrlem2 a_wfun f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f1_tfrlem2 a_sup_set_class a_wceq p_imp f0_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class f7_tfrlem2 p_funopfv f7_tfrlem2 a_wfun f0_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_cop f7_tfrlem2 a_wcel f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f2_tfrlem2 a_sup_set_class a_wceq p_imp f6_tfrlem2 a_wfun f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel a_wa f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f1_tfrlem2 a_sup_set_class a_wceq f7_tfrlem2 a_wfun f0_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_cop f7_tfrlem2 a_wcel a_wa f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f2_tfrlem2 a_sup_set_class a_wceq p_anim12i f6_tfrlem2 a_wfun f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel f7_tfrlem2 a_wfun f0_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_cop f7_tfrlem2 a_wcel f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f1_tfrlem2 a_sup_set_class a_wceq f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f2_tfrlem2 a_sup_set_class a_wceq a_wa p_an4s f6_tfrlem2 f4_tfrlem2 a_wfn f7_tfrlem2 f4_tfrlem2 a_wfn a_wa f6_tfrlem2 a_wfun f7_tfrlem2 a_wfun a_wa f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel f0_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_cop f7_tfrlem2 a_wcel a_wa f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f1_tfrlem2 a_sup_set_class a_wceq f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f2_tfrlem2 a_sup_set_class a_wceq a_wa p_sylan f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f1_tfrlem2 a_sup_set_class f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f2_tfrlem2 a_sup_set_class p_eqeq12 f6_tfrlem2 f4_tfrlem2 a_wfn f7_tfrlem2 f4_tfrlem2 a_wfn a_wa f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel f0_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_cop f7_tfrlem2 a_wcel a_wa a_wa f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f1_tfrlem2 a_sup_set_class a_wceq f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f2_tfrlem2 a_sup_set_class a_wceq a_wa f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv a_wceq f1_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_wceq a_wb p_syl f6_tfrlem2 f4_tfrlem2 a_wfn f7_tfrlem2 f4_tfrlem2 a_wfn a_wa f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel f0_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_cop f7_tfrlem2 a_wcel a_wa a_wa f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv a_wceq f1_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_wceq a_wb f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi f3_tfrlem2 a_wal a_wa p_adantr f6_tfrlem2 f4_tfrlem2 a_wfn f7_tfrlem2 f4_tfrlem2 a_wfn a_wa f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel f0_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_cop f7_tfrlem2 a_wcel a_wa a_wa f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi f3_tfrlem2 a_wal a_wa a_wa f0_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f0_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv a_wceq f1_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_wceq p_mpbid f4_tfrlem2 a_con0 a_wcel f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi a_wi f3_tfrlem2 a_wal a_wa f6_tfrlem2 f4_tfrlem2 a_wfn f7_tfrlem2 f4_tfrlem2 a_wfn a_wa f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel f0_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_cop f7_tfrlem2 a_wcel a_wa a_wa f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi f3_tfrlem2 a_wal a_wa f1_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_wceq p_sylan2b f6_tfrlem2 f4_tfrlem2 a_wfn f7_tfrlem2 f4_tfrlem2 a_wfn a_wa f0_tfrlem2 a_sup_set_class f1_tfrlem2 a_sup_set_class a_cop f6_tfrlem2 a_wcel f0_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_cop f7_tfrlem2 a_wcel a_wa f4_tfrlem2 a_con0 a_wcel f4_tfrlem2 a_con0 a_wcel f3_tfrlem2 a_sup_set_class f4_tfrlem2 a_wcel f3_tfrlem2 a_sup_set_class f6_tfrlem2 a_cfv f6_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq f3_tfrlem2 a_sup_set_class f7_tfrlem2 a_cfv f7_tfrlem2 f3_tfrlem2 a_sup_set_class a_cres f5_tfrlem2 a_cfv a_wceq a_wa a_wi a_wi f3_tfrlem2 a_wal f1_tfrlem2 a_sup_set_class f2_tfrlem2 a_sup_set_class a_wceq p_exp43 $.
$}

$(Lemma for transfinite recursion.  Let ` A ` be the class of "acceptable"
       functions.  The final thing we're interested in is the union of all
       these acceptable functions.  This lemma just changes some bound
       variables in ` A ` for later use.  (Contributed by NM, 9-Apr-1995.) $)

${
	$v x y z A f g F  $.
	$d x y f g  $.
	$d x y z  $.
	$d g z  $.
	$d f g F  $.
	$d x z F  $.
	f0_tfrlem3 $f set x $.
	f1_tfrlem3 $f set y $.
	f2_tfrlem3 $f set z $.
	f3_tfrlem3 $f class A $.
	f4_tfrlem3 $f set f $.
	f5_tfrlem3 $f set g $.
	f6_tfrlem3 $f class F $.
	e0_tfrlem3 $e |- A = { f | E. x e. On ( f Fn x /\ A. y e. x ( f ` y ) = ( F ` ( f |` y ) ) ) } $.
	p_tfrlem3 $p |- A = { g | E. z e. On ( g Fn z /\ A. y e. z ( g ` y ) = ( F ` ( g |` y ) ) ) } $= e0_tfrlem3 f5_tfrlem3 p_vex f0_tfrlem3 a_sup_set_class f4_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class p_fneq1 f1_tfrlem3 a_sup_set_class f4_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class p_fveq1 f4_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class p_reseq1 f4_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_wceq f4_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 p_fveq2d f4_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_wceq f1_tfrlem3 a_sup_set_class f4_tfrlem3 a_sup_set_class a_cfv f1_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_cfv f4_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv p_eqeq12d f4_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_wceq f1_tfrlem3 a_sup_set_class f4_tfrlem3 a_sup_set_class a_cfv f4_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_cfv f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f0_tfrlem3 a_sup_set_class p_ralbidv f4_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_wceq f4_tfrlem3 a_sup_set_class f0_tfrlem3 a_sup_set_class a_wfn f5_tfrlem3 a_sup_set_class f0_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f4_tfrlem3 a_sup_set_class a_cfv f4_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f0_tfrlem3 a_sup_set_class a_wral f1_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_cfv f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f0_tfrlem3 a_sup_set_class a_wral p_anbi12d f4_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_wceq f4_tfrlem3 a_sup_set_class f0_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f4_tfrlem3 a_sup_set_class a_cfv f4_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f0_tfrlem3 a_sup_set_class a_wral a_wa f5_tfrlem3 a_sup_set_class f0_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_cfv f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f0_tfrlem3 a_sup_set_class a_wral a_wa f0_tfrlem3 a_con0 p_rexbidv f4_tfrlem3 a_sup_set_class f0_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f4_tfrlem3 a_sup_set_class a_cfv f4_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f0_tfrlem3 a_sup_set_class a_wral a_wa f0_tfrlem3 a_con0 a_wrex f5_tfrlem3 a_sup_set_class f0_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_cfv f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f0_tfrlem3 a_sup_set_class a_wral a_wa f0_tfrlem3 a_con0 a_wrex f4_tfrlem3 f5_tfrlem3 a_sup_set_class p_elab f0_tfrlem3 a_sup_set_class f2_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class p_fneq2 f1_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_cfv f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f0_tfrlem3 a_sup_set_class f2_tfrlem3 a_sup_set_class p_raleq f0_tfrlem3 a_sup_set_class f2_tfrlem3 a_sup_set_class a_wceq f5_tfrlem3 a_sup_set_class f0_tfrlem3 a_sup_set_class a_wfn f5_tfrlem3 a_sup_set_class f2_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_cfv f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f0_tfrlem3 a_sup_set_class a_wral f1_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_cfv f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f2_tfrlem3 a_sup_set_class a_wral p_anbi12d f5_tfrlem3 a_sup_set_class f0_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_cfv f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f0_tfrlem3 a_sup_set_class a_wral a_wa f5_tfrlem3 a_sup_set_class f2_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_cfv f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f2_tfrlem3 a_sup_set_class a_wral a_wa f0_tfrlem3 f2_tfrlem3 a_con0 p_cbvrexv f5_tfrlem3 a_sup_set_class f4_tfrlem3 a_sup_set_class f0_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f4_tfrlem3 a_sup_set_class a_cfv f4_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f0_tfrlem3 a_sup_set_class a_wral a_wa f0_tfrlem3 a_con0 a_wrex f4_tfrlem3 a_cab a_wcel f5_tfrlem3 a_sup_set_class f0_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_cfv f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f0_tfrlem3 a_sup_set_class a_wral a_wa f0_tfrlem3 a_con0 a_wrex f5_tfrlem3 a_sup_set_class f2_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_cfv f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f2_tfrlem3 a_sup_set_class a_wral a_wa f2_tfrlem3 a_con0 a_wrex p_bitri f5_tfrlem3 a_sup_set_class f2_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_cfv f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f2_tfrlem3 a_sup_set_class a_wral a_wa f2_tfrlem3 a_con0 a_wrex f5_tfrlem3 f4_tfrlem3 a_sup_set_class f0_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f4_tfrlem3 a_sup_set_class a_cfv f4_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f0_tfrlem3 a_sup_set_class a_wral a_wa f0_tfrlem3 a_con0 a_wrex f4_tfrlem3 a_cab p_abbi2i f3_tfrlem3 f4_tfrlem3 a_sup_set_class f0_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f4_tfrlem3 a_sup_set_class a_cfv f4_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f0_tfrlem3 a_sup_set_class a_wral a_wa f0_tfrlem3 a_con0 a_wrex f4_tfrlem3 a_cab f5_tfrlem3 a_sup_set_class f2_tfrlem3 a_sup_set_class a_wfn f1_tfrlem3 a_sup_set_class f5_tfrlem3 a_sup_set_class a_cfv f5_tfrlem3 a_sup_set_class f1_tfrlem3 a_sup_set_class a_cres f6_tfrlem3 a_cfv a_wceq f1_tfrlem3 f2_tfrlem3 a_sup_set_class a_wral a_wa f2_tfrlem3 a_con0 a_wrex f5_tfrlem3 a_cab p_eqtri $.
$}

$(Lemma for transfinite recursion.  Let ` A ` be the class of "acceptable"
       functions.  The final thing we're interested in is the union of all
       these acceptable functions.  This lemma just changes some bound
       variables in ` A ` for later use.  (Contributed by NM, 22-Jul-2012.) $)

${
	$v x y A f g F  $.
	$d x y f g  $.
	$d f g F  $.
	f0_tfrlem3a $f set x $.
	f1_tfrlem3a $f set y $.
	f2_tfrlem3a $f class A $.
	f3_tfrlem3a $f set f $.
	f4_tfrlem3a $f set g $.
	f5_tfrlem3a $f class F $.
	e0_tfrlem3a $e |- A = { f | E. x e. On ( f Fn x /\ A. y e. x ( f ` y ) = ( F ` ( f |` y ) ) ) } $.
	p_tfrlem3a $p |- A = { g | E. x e. On ( g Fn x /\ A. y e. x ( g ` y ) = ( F ` ( g |` y ) ) ) } $= e0_tfrlem3a f0_tfrlem3a a_sup_set_class f3_tfrlem3a a_sup_set_class f4_tfrlem3a a_sup_set_class p_fneq1 f1_tfrlem3a a_sup_set_class f3_tfrlem3a a_sup_set_class f4_tfrlem3a a_sup_set_class p_fveq1 f3_tfrlem3a a_sup_set_class f4_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class p_reseq1 f3_tfrlem3a a_sup_set_class f4_tfrlem3a a_sup_set_class a_wceq f3_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class a_cres f4_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class a_cres f5_tfrlem3a p_fveq2d f3_tfrlem3a a_sup_set_class f4_tfrlem3a a_sup_set_class a_wceq f1_tfrlem3a a_sup_set_class f3_tfrlem3a a_sup_set_class a_cfv f1_tfrlem3a a_sup_set_class f4_tfrlem3a a_sup_set_class a_cfv f3_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class a_cres f5_tfrlem3a a_cfv f4_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class a_cres f5_tfrlem3a a_cfv p_eqeq12d f3_tfrlem3a a_sup_set_class f4_tfrlem3a a_sup_set_class a_wceq f1_tfrlem3a a_sup_set_class f3_tfrlem3a a_sup_set_class a_cfv f3_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class a_cres f5_tfrlem3a a_cfv a_wceq f1_tfrlem3a a_sup_set_class f4_tfrlem3a a_sup_set_class a_cfv f4_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class a_cres f5_tfrlem3a a_cfv a_wceq f1_tfrlem3a f0_tfrlem3a a_sup_set_class p_ralbidv f3_tfrlem3a a_sup_set_class f4_tfrlem3a a_sup_set_class a_wceq f3_tfrlem3a a_sup_set_class f0_tfrlem3a a_sup_set_class a_wfn f4_tfrlem3a a_sup_set_class f0_tfrlem3a a_sup_set_class a_wfn f1_tfrlem3a a_sup_set_class f3_tfrlem3a a_sup_set_class a_cfv f3_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class a_cres f5_tfrlem3a a_cfv a_wceq f1_tfrlem3a f0_tfrlem3a a_sup_set_class a_wral f1_tfrlem3a a_sup_set_class f4_tfrlem3a a_sup_set_class a_cfv f4_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class a_cres f5_tfrlem3a a_cfv a_wceq f1_tfrlem3a f0_tfrlem3a a_sup_set_class a_wral p_anbi12d f3_tfrlem3a a_sup_set_class f4_tfrlem3a a_sup_set_class a_wceq f3_tfrlem3a a_sup_set_class f0_tfrlem3a a_sup_set_class a_wfn f1_tfrlem3a a_sup_set_class f3_tfrlem3a a_sup_set_class a_cfv f3_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class a_cres f5_tfrlem3a a_cfv a_wceq f1_tfrlem3a f0_tfrlem3a a_sup_set_class a_wral a_wa f4_tfrlem3a a_sup_set_class f0_tfrlem3a a_sup_set_class a_wfn f1_tfrlem3a a_sup_set_class f4_tfrlem3a a_sup_set_class a_cfv f4_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class a_cres f5_tfrlem3a a_cfv a_wceq f1_tfrlem3a f0_tfrlem3a a_sup_set_class a_wral a_wa f0_tfrlem3a a_con0 p_rexbidv f3_tfrlem3a a_sup_set_class f0_tfrlem3a a_sup_set_class a_wfn f1_tfrlem3a a_sup_set_class f3_tfrlem3a a_sup_set_class a_cfv f3_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class a_cres f5_tfrlem3a a_cfv a_wceq f1_tfrlem3a f0_tfrlem3a a_sup_set_class a_wral a_wa f0_tfrlem3a a_con0 a_wrex f4_tfrlem3a a_sup_set_class f0_tfrlem3a a_sup_set_class a_wfn f1_tfrlem3a a_sup_set_class f4_tfrlem3a a_sup_set_class a_cfv f4_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class a_cres f5_tfrlem3a a_cfv a_wceq f1_tfrlem3a f0_tfrlem3a a_sup_set_class a_wral a_wa f0_tfrlem3a a_con0 a_wrex f3_tfrlem3a f4_tfrlem3a p_cbvabv f2_tfrlem3a f3_tfrlem3a a_sup_set_class f0_tfrlem3a a_sup_set_class a_wfn f1_tfrlem3a a_sup_set_class f3_tfrlem3a a_sup_set_class a_cfv f3_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class a_cres f5_tfrlem3a a_cfv a_wceq f1_tfrlem3a f0_tfrlem3a a_sup_set_class a_wral a_wa f0_tfrlem3a a_con0 a_wrex f3_tfrlem3a a_cab f4_tfrlem3a a_sup_set_class f0_tfrlem3a a_sup_set_class a_wfn f1_tfrlem3a a_sup_set_class f4_tfrlem3a a_sup_set_class a_cfv f4_tfrlem3a a_sup_set_class f1_tfrlem3a a_sup_set_class a_cres f5_tfrlem3a a_cfv a_wceq f1_tfrlem3a f0_tfrlem3a a_sup_set_class a_wral a_wa f0_tfrlem3a a_con0 a_wrex f4_tfrlem3a a_cab p_eqtri $.
$}


