

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_147_14'
================================================================
* Date:           Wed Feb 26 23:19:20 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.208 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_147_14  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.20>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%k_4 = alloca i32 1" [filter_kernel.cpp:147]   --->   Operation 4 'alloca' 'k_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%window_37 = alloca i32 1"   --->   Operation 5 'alloca' 'window_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%window_38 = alloca i32 1"   --->   Operation 6 'alloca' 'window_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%window_39 = alloca i32 1"   --->   Operation 7 'alloca' 'window_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%line_buffer_5_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %line_buffer_5_load_1"   --->   Operation 8 'read' 'line_buffer_5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%line_buffer_4_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %line_buffer_4_load_1"   --->   Operation 9 'read' 'line_buffer_4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%line_buffer_3_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %line_buffer_3_load_1"   --->   Operation 10 'read' 'line_buffer_3_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %channels"   --->   Operation 11 'read' 'channels_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_13_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_13_load_1"   --->   Operation 12 'read' 'window_13_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%window_12_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_12_load_1"   --->   Operation 13 'read' 'window_12_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%window_14_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_14_load_1"   --->   Operation 14 'read' 'window_14_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%store_ln0 = store i8 %window_14_load_1_read, i8 %window_39"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%store_ln0 = store i8 %window_12_load_1_read, i8 %window_38"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%store_ln0 = store i8 %window_13_load_1_read, i8 %window_37"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 18 [1/1] (1.14ns)   --->   "%store_ln147 = store i2 0, i2 %k_4" [filter_kernel.cpp:147]   --->   Operation 18 'store' 'store_ln147' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc234"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k = load i2 %k_4" [filter_kernel.cpp:147]   --->   Operation 20 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i2 %k" [filter_kernel.cpp:147]   --->   Operation 21 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.91ns)   --->   "%icmp_ln147 = icmp_slt  i32 %zext_ln147, i32 %channels_read" [filter_kernel.cpp:147]   --->   Operation 22 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%add_ln147 = add i2 %k, i2 1" [filter_kernel.cpp:147]   --->   Operation 23 'add' 'add_ln147' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %for.end236.loopexit.exitStub, void %for.inc234.split" [filter_kernel.cpp:147]   --->   Operation 24 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln147 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:147]   --->   Operation 25 'specpipeline' 'specpipeline_ln147' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [filter_kernel.cpp:147]   --->   Operation 26 'specloopname' 'specloopname_ln147' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.14ns)   --->   "%tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_3_load_1_read, i2 1, i8 %line_buffer_4_load_1_read, i2 2, i8 %line_buffer_5_load_1_read, i8 0, i2 %k" [filter_kernel.cpp:149]   --->   Operation 27 'sparsemux' 'tmp_2' <Predicate = (icmp_ln147)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.14ns)   --->   "%switch_ln149 = switch i2 %k, void %arrayidx2337.case.2, i2 0, void %arrayidx2337.case.0, i2 1, void %for.inc234.split.arrayidx2337.exit_crit_edge" [filter_kernel.cpp:149]   --->   Operation 28 'switch' 'switch_ln149' <Predicate = (icmp_ln147)> <Delay = 1.14>
ST_1 : Operation 29 [1/1] (1.14ns)   --->   "%store_ln149 = store i8 %tmp_2, i8 %window_37" [filter_kernel.cpp:149]   --->   Operation 29 'store' 'store_ln149' <Predicate = (icmp_ln147 & k == 1)> <Delay = 1.14>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln149 = br void %arrayidx2337.exit" [filter_kernel.cpp:149]   --->   Operation 30 'br' 'br_ln149' <Predicate = (icmp_ln147 & k == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.14ns)   --->   "%store_ln149 = store i8 %tmp_2, i8 %window_38" [filter_kernel.cpp:149]   --->   Operation 31 'store' 'store_ln149' <Predicate = (icmp_ln147 & k == 0)> <Delay = 1.14>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln149 = br void %arrayidx2337.exit" [filter_kernel.cpp:149]   --->   Operation 32 'br' 'br_ln149' <Predicate = (icmp_ln147 & k == 0)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.14ns)   --->   "%store_ln149 = store i8 %tmp_2, i8 %window_39" [filter_kernel.cpp:149]   --->   Operation 33 'store' 'store_ln149' <Predicate = (icmp_ln147 & k != 0 & k != 1)> <Delay = 1.14>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln149 = br void %arrayidx2337.exit" [filter_kernel.cpp:149]   --->   Operation 34 'br' 'br_ln149' <Predicate = (icmp_ln147 & k != 0 & k != 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%store_ln147 = store i2 %add_ln147, i2 %k_4" [filter_kernel.cpp:147]   --->   Operation 35 'store' 'store_ln147' <Predicate = (icmp_ln147)> <Delay = 1.14>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln147 = br void %for.inc234" [filter_kernel.cpp:147]   --->   Operation 36 'br' 'br_ln147' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%window_37_load = load i8 %window_37"   --->   Operation 37 'load' 'window_37_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%window_38_load = load i8 %window_38"   --->   Operation 38 'load' 'window_38_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%window_39_load = load i8 %window_39"   --->   Operation 39 'load' 'window_39_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %window_39_out, i8 %window_39_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %window_38_out, i8 %window_38_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %window_37_out, i8 %window_37_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (!icmp_ln147)> <Delay = 1.14>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.208ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln147', filter_kernel.cpp:147) of constant 0 on local variable 'k', filter_kernel.cpp:147 [25]  (1.146 ns)
	'load' operation 2 bit ('k', filter_kernel.cpp:147) on local variable 'k', filter_kernel.cpp:147 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln147', filter_kernel.cpp:147) [30]  (1.916 ns)
	'store' operation 0 bit ('store_ln149', filter_kernel.cpp:149) of variable 'tmp_2', filter_kernel.cpp:149 on local variable 'window_39' [45]  (1.146 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
