`include "multidimensional.v"

// vi: syntax=verilog
// This file is automatically generated by wrap_verilog_modules_to_hacprsim.awk, maintained by David Fang.
// options:
//	-v wrapper_prefix=HAC
//	-v max_strlen=256
//	-v wrapper_ports=0
//	-v reverse=0
//	-v debug=0
//	-v loopvar=_i_
//	-v output_format=verilog
//	-v repack_arrays=1

module HAC_three_dee;
	parameter prsim_name="";
// need not be reg with acc: wn:*
	wire CLK;  // input
	wire [7:0] A [0:2][0:3];  // input
	wire [4:0][5:0] B [0:1];  // output
	wire [2:0] C;  // input
	wire [2:0] D;  // output
	wire E [3:0];  // input
	wire F [3:0];  // output
	wire [3:0][2:0][1:0] G;  // input
	wire [3:0][2:0][1:0] H;  // output

	integer _i_;
	genvar _g_i_;
	integer _i_2;
	genvar _g_i_2;
	integer _i_3;
	genvar _g_i_3;
	reg [256*8:1] prsim_name_reg, verilog_name, tmp, vtmp;

	wire [0:2][0:3][7:0] A_repack_;
	wire [0:1][4:0][5:0] B_repack_;
	wire [3:0] E_repack_;
	wire [3:0] F_repack_;
	generate  // repacking arrays
	for (_g_i_=0; _g_i_<=2; _g_i_=_g_i_+1) begin
	for (_g_i_2=0; _g_i_2<=3; _g_i_2=_g_i_2+1) begin
	for (_g_i_3=0; _g_i_3<=7; _g_i_3=_g_i_3+1) begin
		assign A[_g_i_][_g_i_2][_g_i_3] = A_repack_[_g_i_][_g_i_2][_g_i_3];
	end // end for _g_i_3
	end // end for _g_i_2
	end // end for _g_i_
	for (_g_i_=0; _g_i_<=1; _g_i_=_g_i_+1) begin
	for (_g_i_2=0; _g_i_2<=4; _g_i_2=_g_i_2+1) begin
	for (_g_i_3=0; _g_i_3<=5; _g_i_3=_g_i_3+1) begin
		assign B_repack_[_g_i_][_g_i_2][_g_i_3] = B[_g_i_][_g_i_2][_g_i_3];
	end // end for _g_i_3
	end // end for _g_i_2
	end // end for _g_i_
	for (_g_i_=0; _g_i_<=3; _g_i_=_g_i_+1) begin
		assign E[_g_i_] = E_repack_[_g_i_];
	end // end for _g_i_
	for (_g_i_=0; _g_i_<=3; _g_i_=_g_i_+1) begin
		assign F_repack_[_g_i_] = F[_g_i_];
	end // end for _g_i_
	endgenerate  // repacking arrays

	three_dee dummy (
		.CLK ( CLK ),
		.A ( A ),
		.B ( B ),
		.C ( C ),
		.D ( D ),
		.E ( E ),
		.F ( F ),
		.G ( G ),
		.H ( H )
	);

initial begin
#0	// happens *after* initial
	if (prsim_name != "") begin
	prsim_name_reg = prsim_name;
	$sformat(verilog_name, "%m");
	$from_prsim({prsim_name, ".CLK"}, {verilog_name, ".CLK"});
	for (_i_=0; _i_<=2; _i_=_i_+1) begin
	for (_i_2=0; _i_2<=3; _i_2=_i_2+1) begin
	for (_i_3=0; _i_3<=7; _i_3=_i_3+1) begin
		$sformat(tmp, ".A[%d][%d][%d]", _i_, _i_2, _i_3);
		$sformat(vtmp, ".A_repack_[%d][%d][%d]", _i_, _i_2, _i_3);
		$from_prsim({prsim_name_reg, tmp}, {verilog_name, vtmp});
	end // end for _i_3
	end // end for _i_2
	end // end for _i_
	for (_i_=0; _i_<=1; _i_=_i_+1) begin
	for (_i_2=0; _i_2<=4; _i_2=_i_2+1) begin
	for (_i_3=0; _i_3<=5; _i_3=_i_3+1) begin
		$sformat(tmp, ".B[%d][%d][%d]", _i_, _i_2, _i_3);
		$sformat(vtmp, ".B_repack_[%d][%d][%d]", _i_, _i_2, _i_3);
		$to_prsim({verilog_name, vtmp}, {prsim_name, tmp});
	end // end for _i_3
	end // end for _i_2
	end // end for _i_
	for (_i_=0; _i_<=2; _i_=_i_+1) begin
		$sformat(tmp, ".C[%d]", _i_);
		$from_prsim({prsim_name_reg, tmp}, {verilog_name, tmp});
	end // end for _i_
	for (_i_=0; _i_<=2; _i_=_i_+1) begin
		$sformat(tmp, ".D[%d]", _i_);
		$to_prsim({verilog_name, tmp}, {prsim_name, tmp});
	end // end for _i_
	for (_i_=0; _i_<=3; _i_=_i_+1) begin
		$sformat(tmp, ".E[%d]", _i_);
		$sformat(vtmp, ".E_repack_[%d]", _i_);
		$from_prsim({prsim_name_reg, tmp}, {verilog_name, vtmp});
	end // end for _i_
	for (_i_=0; _i_<=3; _i_=_i_+1) begin
		$sformat(tmp, ".F[%d]", _i_);
		$sformat(vtmp, ".F_repack_[%d]", _i_);
		$to_prsim({verilog_name, vtmp}, {prsim_name, tmp});
	end // end for _i_
	for (_i_=0; _i_<=3; _i_=_i_+1) begin
	for (_i_2=0; _i_2<=2; _i_2=_i_2+1) begin
	for (_i_3=0; _i_3<=1; _i_3=_i_3+1) begin
		$sformat(tmp, ".G[%d][%d][%d]", _i_, _i_2, _i_3);
		$from_prsim({prsim_name_reg, tmp}, {verilog_name, tmp});
	end // end for _i_3
	end // end for _i_2
	end // end for _i_
	for (_i_=0; _i_<=3; _i_=_i_+1) begin
	for (_i_2=0; _i_2<=2; _i_2=_i_2+1) begin
	for (_i_3=0; _i_3<=1; _i_3=_i_3+1) begin
		$sformat(tmp, ".H[%d][%d][%d]", _i_, _i_2, _i_3);
		$to_prsim({verilog_name, tmp}, {prsim_name, tmp});
	end // end for _i_3
	end // end for _i_2
	end // end for _i_
	end // end if
end // end initial
endmodule

module HAC_three_dee_alt;
	parameter prsim_name="";
// need not be reg with acc: wn:*
	wire CLK;  // input
	wire [7:0] A [0:2][0:3];  // input
	wire [4:0][5:0] B [0:1];  // output
	wire [2:0] C;  // input
	wire [2:0] D;  // output
	wire E [3:0];  // input
	wire F [3:0];  // output
	wire [3:0][2:0][1:0] G;  // input
	wire [3:0][2:0][1:0] H;  // output

	integer _i_;
	genvar _g_i_;
	integer _i_2;
	genvar _g_i_2;
	integer _i_3;
	genvar _g_i_3;
	reg [256*8:1] prsim_name_reg, verilog_name, tmp, vtmp;

	wire [0:2][0:3][7:0] A_repack_;
	wire [0:1][4:0][5:0] B_repack_;
	wire [3:0] E_repack_;
	wire [3:0] F_repack_;
	generate  // repacking arrays
	for (_g_i_=0; _g_i_<=2; _g_i_=_g_i_+1) begin
	for (_g_i_2=0; _g_i_2<=3; _g_i_2=_g_i_2+1) begin
	for (_g_i_3=0; _g_i_3<=7; _g_i_3=_g_i_3+1) begin
		assign A[_g_i_][_g_i_2][_g_i_3] = A_repack_[_g_i_][_g_i_2][_g_i_3];
	end // end for _g_i_3
	end // end for _g_i_2
	end // end for _g_i_
	for (_g_i_=0; _g_i_<=1; _g_i_=_g_i_+1) begin
	for (_g_i_2=0; _g_i_2<=4; _g_i_2=_g_i_2+1) begin
	for (_g_i_3=0; _g_i_3<=5; _g_i_3=_g_i_3+1) begin
		assign B_repack_[_g_i_][_g_i_2][_g_i_3] = B[_g_i_][_g_i_2][_g_i_3];
	end // end for _g_i_3
	end // end for _g_i_2
	end // end for _g_i_
	for (_g_i_=0; _g_i_<=3; _g_i_=_g_i_+1) begin
		assign E[_g_i_] = E_repack_[_g_i_];
	end // end for _g_i_
	for (_g_i_=0; _g_i_<=3; _g_i_=_g_i_+1) begin
		assign F_repack_[_g_i_] = F[_g_i_];
	end // end for _g_i_
	endgenerate  // repacking arrays

	three_dee_alt dummy (
		.CLK ( CLK ),
		.A ( A ),
		.B ( B ),
		.C ( C ),
		.D ( D ),
		.E ( E ),
		.F ( F ),
		.G ( G ),
		.H ( H )
	);

initial begin
#0	// happens *after* initial
	if (prsim_name != "") begin
	prsim_name_reg = prsim_name;
	$sformat(verilog_name, "%m");
	$from_prsim({prsim_name, ".CLK"}, {verilog_name, ".CLK"});
	for (_i_=0; _i_<=2; _i_=_i_+1) begin
	for (_i_2=0; _i_2<=3; _i_2=_i_2+1) begin
	for (_i_3=0; _i_3<=7; _i_3=_i_3+1) begin
		$sformat(tmp, ".A[%d][%d][%d]", _i_, _i_2, _i_3);
		$sformat(vtmp, ".A_repack_[%d][%d][%d]", _i_, _i_2, _i_3);
		$from_prsim({prsim_name_reg, tmp}, {verilog_name, vtmp});
	end // end for _i_3
	end // end for _i_2
	end // end for _i_
	for (_i_=0; _i_<=1; _i_=_i_+1) begin
	for (_i_2=0; _i_2<=4; _i_2=_i_2+1) begin
	for (_i_3=0; _i_3<=5; _i_3=_i_3+1) begin
		$sformat(tmp, ".B[%d][%d][%d]", _i_, _i_2, _i_3);
		$sformat(vtmp, ".B_repack_[%d][%d][%d]", _i_, _i_2, _i_3);
		$to_prsim({verilog_name, vtmp}, {prsim_name, tmp});
	end // end for _i_3
	end // end for _i_2
	end // end for _i_
	for (_i_=0; _i_<=2; _i_=_i_+1) begin
		$sformat(tmp, ".C[%d]", _i_);
		$from_prsim({prsim_name_reg, tmp}, {verilog_name, tmp});
	end // end for _i_
	for (_i_=0; _i_<=2; _i_=_i_+1) begin
		$sformat(tmp, ".D[%d]", _i_);
		$to_prsim({verilog_name, tmp}, {prsim_name, tmp});
	end // end for _i_
	for (_i_=0; _i_<=3; _i_=_i_+1) begin
		$sformat(tmp, ".E[%d]", _i_);
		$sformat(vtmp, ".E_repack_[%d]", _i_);
		$from_prsim({prsim_name_reg, tmp}, {verilog_name, vtmp});
	end // end for _i_
	for (_i_=0; _i_<=3; _i_=_i_+1) begin
		$sformat(tmp, ".F[%d]", _i_);
		$sformat(vtmp, ".F_repack_[%d]", _i_);
		$to_prsim({verilog_name, vtmp}, {prsim_name, tmp});
	end // end for _i_
	for (_i_=0; _i_<=3; _i_=_i_+1) begin
	for (_i_2=0; _i_2<=2; _i_2=_i_2+1) begin
	for (_i_3=0; _i_3<=1; _i_3=_i_3+1) begin
		$sformat(tmp, ".G[%d][%d][%d]", _i_, _i_2, _i_3);
		$from_prsim({prsim_name_reg, tmp}, {verilog_name, tmp});
	end // end for _i_3
	end // end for _i_2
	end // end for _i_
	for (_i_=0; _i_<=3; _i_=_i_+1) begin
	for (_i_2=0; _i_2<=2; _i_2=_i_2+1) begin
	for (_i_3=0; _i_3<=1; _i_3=_i_3+1) begin
		$sformat(tmp, ".H[%d][%d][%d]", _i_, _i_2, _i_3);
		$to_prsim({verilog_name, tmp}, {prsim_name, tmp});
	end // end for _i_3
	end // end for _i_2
	end // end for _i_
	end // end if
end // end initial
endmodule

