Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jul 20 13:57:37 2021
| Host         : DESKTOP-026M7H9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FPGA_TOP_control_sets_placed.rpt
| Design       : FPGA_TOP
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      3 |            1 |
|      6 |            1 |
|     11 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             134 |           37 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------+--------------------------------+------------------+----------------+
|   Clock Signal   |             Enable Signal             |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+---------------------------------------+--------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG   | alloc_btn/buffer[0]_i_1__0_n_0        |                                |                1 |              1 |
|  CLK_IBUF_BUFG   | rst_btn/clear                         |                                |                1 |              1 |
| ~XLXI_7/drdy_out |                                       |                                |                1 |              1 |
|  CLK_IBUF_BUFG   |                                       |                                |                3 |              3 |
|  CLK_IBUF_BUFG   |                                       | rst_btn/SR[0]                  |                5 |              6 |
|  CLK_IBUF_BUFG   | delay_sp_signal/conv_data[10]_i_1_n_0 | rst_btn/SR[0]                  |                5 |             11 |
|  CLK_IBUF_BUFG   |                                       | alloc_btn/buffer[0]_i_1__0_n_0 |                8 |             32 |
|  CLK_IBUF_BUFG   |                                       | rst_btn/clk_cnt_reg[0]_1       |                8 |             32 |
|  CLK_IBUF_BUFG   |                                       | rst_btn/clear                  |                8 |             32 |
|  CLK_IBUF_BUFG   |                                       | rst_btn/clk_cnt_reg[0]_0       |                8 |             32 |
+------------------+---------------------------------------+--------------------------------+------------------+----------------+


