# Cache-hit-statistic
This project simulates the operation of a cache with LRU and bit-pLRU eviction policies and allows to translate assembly code into machine code with RV32I, RV32M instructions.
