<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FW301 Power Service Board Firmware Documentation: dsu_registers_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FW301 Power Service Board Firmware Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structdsu__registers__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">dsu_registers_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>DSU register API structure.  
 <a href="structdsu__registers__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2dsu_8h_source.html">dsu.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aef882a4e0fbd1861869a7a265d5f857e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#aef882a4e0fbd1861869a7a265d5f857e">DSU_CTRL</a></td></tr>
<tr class="separator:aef882a4e0fbd1861869a7a265d5f857e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d80dcaf799c05bc7dcf335470a3b809"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a8d80dcaf799c05bc7dcf335470a3b809">DSU_STATUSA</a></td></tr>
<tr class="separator:a8d80dcaf799c05bc7dcf335470a3b809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed598b9f949ee4fdeaa6f48b8340f262"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#aed598b9f949ee4fdeaa6f48b8340f262">DSU_STATUSB</a></td></tr>
<tr class="separator:aed598b9f949ee4fdeaa6f48b8340f262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8d62c470ea4bff8bc765f90d92ec90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#aff8d62c470ea4bff8bc765f90d92ec90">Reserved1</a> [0x01]</td></tr>
<tr class="separator:aff8d62c470ea4bff8bc765f90d92ec90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b66e1ad06acd548e4b896f7b6f26aff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a7b66e1ad06acd548e4b896f7b6f26aff">DSU_ADDR</a></td></tr>
<tr class="separator:a7b66e1ad06acd548e4b896f7b6f26aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e89ee8ea1b44932c1def25d047b7117"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a9e89ee8ea1b44932c1def25d047b7117">DSU_LENGTH</a></td></tr>
<tr class="separator:a9e89ee8ea1b44932c1def25d047b7117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dbf204a8b9d49feacfb6a530d9a7689"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a6dbf204a8b9d49feacfb6a530d9a7689">DSU_DATA</a></td></tr>
<tr class="separator:a6dbf204a8b9d49feacfb6a530d9a7689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b276ef1175bb6ea7a3fb1c2427e21a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#ae5b276ef1175bb6ea7a3fb1c2427e21a">DSU_DCC</a> [2]</td></tr>
<tr class="separator:ae5b276ef1175bb6ea7a3fb1c2427e21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091bed1f55436f327d8b5efbac520ebf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a091bed1f55436f327d8b5efbac520ebf">DSU_DID</a></td></tr>
<tr class="separator:a091bed1f55436f327d8b5efbac520ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e502afeef6ce046820887709b42e32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#af2e502afeef6ce046820887709b42e32">DSU_CFG</a></td></tr>
<tr class="separator:af2e502afeef6ce046820887709b42e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3375d3caabcf5346a441630cf922e234"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a3375d3caabcf5346a441630cf922e234">Reserved2</a> [0xD0]</td></tr>
<tr class="separator:a3375d3caabcf5346a441630cf922e234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07aec69a94cf0d6d3a2102bc06e9fa82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a07aec69a94cf0d6d3a2102bc06e9fa82">DSU_DCFG</a> [2]</td></tr>
<tr class="separator:a07aec69a94cf0d6d3a2102bc06e9fa82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676a63d2492f3492f6a4cb1e0574689e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a676a63d2492f3492f6a4cb1e0574689e">Reserved3</a> [0xF08]</td></tr>
<tr class="separator:a676a63d2492f3492f6a4cb1e0574689e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8a9bc3a0a10ba60a95447af657a674"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#ade8a9bc3a0a10ba60a95447af657a674">DSU_ENTRY0</a></td></tr>
<tr class="separator:ade8a9bc3a0a10ba60a95447af657a674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7b0a2a1bd0a74040345e3da58d687a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a3b7b0a2a1bd0a74040345e3da58d687a">DSU_ENTRY1</a></td></tr>
<tr class="separator:a3b7b0a2a1bd0a74040345e3da58d687a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b25362c2dda8d6a5e38d051aad69bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a31b25362c2dda8d6a5e38d051aad69bd">DSU_END</a></td></tr>
<tr class="separator:a31b25362c2dda8d6a5e38d051aad69bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa384c87453166bda4ea765be39ae1061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#aa384c87453166bda4ea765be39ae1061">Reserved4</a> [0xFC0]</td></tr>
<tr class="separator:aa384c87453166bda4ea765be39ae1061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca74135eebb516fac9793be6e7ecbb6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#aca74135eebb516fac9793be6e7ecbb6b">DSU_MEMTYPE</a></td></tr>
<tr class="separator:aca74135eebb516fac9793be6e7ecbb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4e38286f592e4d9fa5f05a1e527bac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a6a4e38286f592e4d9fa5f05a1e527bac">DSU_PID4</a></td></tr>
<tr class="separator:a6a4e38286f592e4d9fa5f05a1e527bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e13ec27993180ab882f0cd711922c99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a6e13ec27993180ab882f0cd711922c99">DSU_PID5</a></td></tr>
<tr class="separator:a6e13ec27993180ab882f0cd711922c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b897cd453d7d52ff3a04b3b6bf69e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a35b897cd453d7d52ff3a04b3b6bf69e9">DSU_PID6</a></td></tr>
<tr class="separator:a35b897cd453d7d52ff3a04b3b6bf69e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d364e08e3ce92cbbbac10da458423d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a6d364e08e3ce92cbbbac10da458423d1">DSU_PID7</a></td></tr>
<tr class="separator:a6d364e08e3ce92cbbbac10da458423d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f9cfd5061fdcfe33b4705f24a9c3dd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a7f9cfd5061fdcfe33b4705f24a9c3dd7">DSU_PID0</a></td></tr>
<tr class="separator:a7f9cfd5061fdcfe33b4705f24a9c3dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af69fa3312b2ddb8b7d8189bff9b32c30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#af69fa3312b2ddb8b7d8189bff9b32c30">DSU_PID1</a></td></tr>
<tr class="separator:af69fa3312b2ddb8b7d8189bff9b32c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add4ed634ca8289192ce27d3d38d44a5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#add4ed634ca8289192ce27d3d38d44a5e">DSU_PID2</a></td></tr>
<tr class="separator:add4ed634ca8289192ce27d3d38d44a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e16cd886f744f8dc9d11564a716aebb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a9e16cd886f744f8dc9d11564a716aebb">DSU_PID3</a></td></tr>
<tr class="separator:a9e16cd886f744f8dc9d11564a716aebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a963b3a6871bd43824d07e2542f1a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a21a963b3a6871bd43824d07e2542f1a5">DSU_CID0</a></td></tr>
<tr class="separator:a21a963b3a6871bd43824d07e2542f1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e4158ca0bcbf649bc13d5a7ae00b8c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a0e4158ca0bcbf649bc13d5a7ae00b8c5">DSU_CID1</a></td></tr>
<tr class="separator:a0e4158ca0bcbf649bc13d5a7ae00b8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3a7a79e2734be6e19a95a9470cd139"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a5c3a7a79e2734be6e19a95a9470cd139">DSU_CID2</a></td></tr>
<tr class="separator:a5c3a7a79e2734be6e19a95a9470cd139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65197230186deb6432da871225fcd1dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdsu__registers__t.html#a65197230186deb6432da871225fcd1dd">DSU_CID3</a></td></tr>
<tr class="separator:a65197230186deb6432da871225fcd1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >DSU register API structure. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a7b66e1ad06acd548e4b896f7b6f26aff" name="a7b66e1ad06acd548e4b896f7b6f26aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b66e1ad06acd548e4b896f7b6f26aff">&#9670;&nbsp;</a></span>DSU_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSU_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x04 (R/W 32) Address </p>

</div>
</div>
<a id="af2e502afeef6ce046820887709b42e32" name="af2e502afeef6ce046820887709b42e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2e502afeef6ce046820887709b42e32">&#9670;&nbsp;</a></span>DSU_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSU_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1C (R/W 32) Configuration </p>

</div>
</div>
<a id="a21a963b3a6871bd43824d07e2542f1a5" name="a21a963b3a6871bd43824d07e2542f1a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21a963b3a6871bd43824d07e2542f1a5">&#9670;&nbsp;</a></span>DSU_CID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_CID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1FF0 (R/ 32) Component Identification 0 </p>

</div>
</div>
<a id="a0e4158ca0bcbf649bc13d5a7ae00b8c5" name="a0e4158ca0bcbf649bc13d5a7ae00b8c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e4158ca0bcbf649bc13d5a7ae00b8c5">&#9670;&nbsp;</a></span>DSU_CID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_CID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1FF4 (R/ 32) Component Identification 1 </p>

</div>
</div>
<a id="a5c3a7a79e2734be6e19a95a9470cd139" name="a5c3a7a79e2734be6e19a95a9470cd139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c3a7a79e2734be6e19a95a9470cd139">&#9670;&nbsp;</a></span>DSU_CID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_CID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1FF8 (R/ 32) Component Identification 2 </p>

</div>
</div>
<a id="a65197230186deb6432da871225fcd1dd" name="a65197230186deb6432da871225fcd1dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65197230186deb6432da871225fcd1dd">&#9670;&nbsp;</a></span>DSU_CID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_CID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1FFC (R/ 32) Component Identification 3 </p>

</div>
</div>
<a id="aef882a4e0fbd1861869a7a265d5f857e" name="aef882a4e0fbd1861869a7a265d5f857e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef882a4e0fbd1861869a7a265d5f857e">&#9670;&nbsp;</a></span>DSU_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DSU_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x00 ( /W 8) Control </p>

</div>
</div>
<a id="a6dbf204a8b9d49feacfb6a530d9a7689" name="a6dbf204a8b9d49feacfb6a530d9a7689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dbf204a8b9d49feacfb6a530d9a7689">&#9670;&nbsp;</a></span>DSU_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSU_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0C (R/W 32) Data </p>

</div>
</div>
<a id="ae5b276ef1175bb6ea7a3fb1c2427e21a" name="ae5b276ef1175bb6ea7a3fb1c2427e21a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5b276ef1175bb6ea7a3fb1c2427e21a">&#9670;&nbsp;</a></span>DSU_DCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSU_DCC[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x10 (R/W 32) Debug Communication Channel n </p>

</div>
</div>
<a id="a07aec69a94cf0d6d3a2102bc06e9fa82" name="a07aec69a94cf0d6d3a2102bc06e9fa82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07aec69a94cf0d6d3a2102bc06e9fa82">&#9670;&nbsp;</a></span>DSU_DCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSU_DCFG[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xF0 (R/W 32) Device Configuration </p>

</div>
</div>
<a id="a091bed1f55436f327d8b5efbac520ebf" name="a091bed1f55436f327d8b5efbac520ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091bed1f55436f327d8b5efbac520ebf">&#9670;&nbsp;</a></span>DSU_DID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_DID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x18 (R/ 32) Device Identification </p>

</div>
</div>
<a id="a31b25362c2dda8d6a5e38d051aad69bd" name="a31b25362c2dda8d6a5e38d051aad69bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b25362c2dda8d6a5e38d051aad69bd">&#9670;&nbsp;</a></span>DSU_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_END</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1008 (R/ 32) CoreSight ROM Table End </p>

</div>
</div>
<a id="ade8a9bc3a0a10ba60a95447af657a674" name="ade8a9bc3a0a10ba60a95447af657a674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8a9bc3a0a10ba60a95447af657a674">&#9670;&nbsp;</a></span>DSU_ENTRY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_ENTRY0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1000 (R/ 32) CoreSight ROM Table Entry 0 </p>

</div>
</div>
<a id="a3b7b0a2a1bd0a74040345e3da58d687a" name="a3b7b0a2a1bd0a74040345e3da58d687a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7b0a2a1bd0a74040345e3da58d687a">&#9670;&nbsp;</a></span>DSU_ENTRY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_ENTRY1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1004 (R/ 32) CoreSight ROM Table Entry 1 </p>

</div>
</div>
<a id="a9e89ee8ea1b44932c1def25d047b7117" name="a9e89ee8ea1b44932c1def25d047b7117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e89ee8ea1b44932c1def25d047b7117">&#9670;&nbsp;</a></span>DSU_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSU_LENGTH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x08 (R/W 32) Length </p>

</div>
</div>
<a id="aca74135eebb516fac9793be6e7ecbb6b" name="aca74135eebb516fac9793be6e7ecbb6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca74135eebb516fac9793be6e7ecbb6b">&#9670;&nbsp;</a></span>DSU_MEMTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_MEMTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1FCC (R/ 32) CoreSight ROM Table Memory Type </p>

</div>
</div>
<a id="a7f9cfd5061fdcfe33b4705f24a9c3dd7" name="a7f9cfd5061fdcfe33b4705f24a9c3dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f9cfd5061fdcfe33b4705f24a9c3dd7">&#9670;&nbsp;</a></span>DSU_PID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_PID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1FE0 (R/ 32) Peripheral Identification 0 </p>

</div>
</div>
<a id="af69fa3312b2ddb8b7d8189bff9b32c30" name="af69fa3312b2ddb8b7d8189bff9b32c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af69fa3312b2ddb8b7d8189bff9b32c30">&#9670;&nbsp;</a></span>DSU_PID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_PID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1FE4 (R/ 32) Peripheral Identification 1 </p>

</div>
</div>
<a id="add4ed634ca8289192ce27d3d38d44a5e" name="add4ed634ca8289192ce27d3d38d44a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add4ed634ca8289192ce27d3d38d44a5e">&#9670;&nbsp;</a></span>DSU_PID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_PID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1FE8 (R/ 32) Peripheral Identification 2 </p>

</div>
</div>
<a id="a9e16cd886f744f8dc9d11564a716aebb" name="a9e16cd886f744f8dc9d11564a716aebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e16cd886f744f8dc9d11564a716aebb">&#9670;&nbsp;</a></span>DSU_PID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_PID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1FEC (R/ 32) Peripheral Identification 3 </p>

</div>
</div>
<a id="a6a4e38286f592e4d9fa5f05a1e527bac" name="a6a4e38286f592e4d9fa5f05a1e527bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a4e38286f592e4d9fa5f05a1e527bac">&#9670;&nbsp;</a></span>DSU_PID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_PID4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1FD0 (R/ 32) Peripheral Identification 4 </p>

</div>
</div>
<a id="a6e13ec27993180ab882f0cd711922c99" name="a6e13ec27993180ab882f0cd711922c99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e13ec27993180ab882f0cd711922c99">&#9670;&nbsp;</a></span>DSU_PID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_PID5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1FD4 (R/ 32) Peripheral Identification 5 </p>

</div>
</div>
<a id="a35b897cd453d7d52ff3a04b3b6bf69e9" name="a35b897cd453d7d52ff3a04b3b6bf69e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35b897cd453d7d52ff3a04b3b6bf69e9">&#9670;&nbsp;</a></span>DSU_PID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_PID6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1FD8 (R/ 32) Peripheral Identification 6 </p>

</div>
</div>
<a id="a6d364e08e3ce92cbbbac10da458423d1" name="a6d364e08e3ce92cbbbac10da458423d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d364e08e3ce92cbbbac10da458423d1">&#9670;&nbsp;</a></span>DSU_PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_PID7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1FDC (R/ 32) Peripheral Identification 7 </p>

</div>
</div>
<a id="a8d80dcaf799c05bc7dcf335470a3b809" name="a8d80dcaf799c05bc7dcf335470a3b809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d80dcaf799c05bc7dcf335470a3b809">&#9670;&nbsp;</a></span>DSU_STATUSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DSU_STATUSA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x01 (R/W 8) Status A </p>

</div>
</div>
<a id="aed598b9f949ee4fdeaa6f48b8340f262" name="aed598b9f949ee4fdeaa6f48b8340f262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed598b9f949ee4fdeaa6f48b8340f262">&#9670;&nbsp;</a></span>DSU_STATUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t DSU_STATUSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x02 (R/ 8) Status B </p>

</div>
</div>
<a id="aff8d62c470ea4bff8bc765f90d92ec90" name="aff8d62c470ea4bff8bc765f90d92ec90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8d62c470ea4bff8bc765f90d92ec90">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved1[0x01]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3375d3caabcf5346a441630cf922e234" name="a3375d3caabcf5346a441630cf922e234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3375d3caabcf5346a441630cf922e234">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved2[0xD0]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a676a63d2492f3492f6a4cb1e0574689e" name="a676a63d2492f3492f6a4cb1e0574689e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a676a63d2492f3492f6a4cb1e0574689e">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved3[0xF08]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa384c87453166bda4ea765be39ae1061" name="aa384c87453166bda4ea765be39ae1061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa384c87453166bda4ea765be39ae1061">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved4[0xFC0]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/marco/Documents/Data/Progetti-GIT/FW/fw_pcb301/firmware/src/packs/ATSAME51J20A_DFP/component/<a class="el" href="component_2dsu_8h_source.html">dsu.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structdsu__registers__t.html">dsu_registers_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
