--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml sync_statemachine
sync_statemachine.ncd -o sync_statemachine.twr sync_statemachine.pcf


Design file:              sync_statemachine.ncd
Physical constraint file: sync_statemachine.pcf
Device,speed:             xc3s200,-5 (ADVANCED 1.35 2004-11-11)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  |  Clock |
Source       | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
-------------+------------+------------+------------------+--------+
frame_reset_i|    5.168(R)|    0.543(R)|clk_i_BUFGP       |   0.000|
line_begin_i |    5.148(R)|   -0.500(R)|clk_i_BUFGP       |   0.000|
line_mid_i   |    5.587(R)|   -0.822(R)|clk_i_BUFGP       |   0.000|
make_sync_i  |    2.635(R)|   -0.831(R)|clk_i_BUFGP       |   0.000|
tsg_lvl_i    |    2.624(R)|   -0.400(R)|clk_i_BUFGP       |   0.000|
two_pulses_i |    5.336(R)|   -0.566(R)|clk_i_BUFGP       |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
DAC_o<0>    |    6.404(R)|clk_i_BUFGP       |   0.000|
DAC_o<1>    |    6.404(R)|clk_i_BUFGP       |   0.000|
DAC_o<2>    |    6.403(R)|clk_i_BUFGP       |   0.000|
DAC_o<3>    |    6.404(R)|clk_i_BUFGP       |   0.000|
tsg_ok_o    |    6.404(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    7.267|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Fri Aug 12 07:47:49 2005
--------------------------------------------------------------------------------

Peak Memory Usage: 52 MB
