#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Dec 10 10:23:31 2015
# Process ID: 11464
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/vivado.log
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.xpr
launch_sdk -workspace C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {c:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/ip_repo/myGrayscale_1.0 C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/Gaussian_1.0} [current_project]
update_ip_catalog
create_bd_cell -type ip -vlnv xilinx.com:user:Gaussian:1.0 Gaussian_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins Gaussian_0/S00_AXI]
ipx::edit_ip_in_project -upgrade true -name Gaussian_v1_0_project -directory C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.tmp/Gaussian_v1_0_project c:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/Gaussian_1.0/component.xml
update_compile_order -fileset sim_1
add_files -norecurse -copy_to C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/Gaussian_1.0/src {C:/Users/mr_co_000/Desktop/Gaussian_filter/Gaussian_filter.srcs/sources_1/new/computation_block.vhd C:/Users/mr_co_000/Desktop/Gaussian_filter/Gaussian_filter.srcs/sources_1/new/top_Gaussian_Blur.vhd C:/Users/mr_co_000/Desktop/Gaussian_filter/Gaussian_filter.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_funcsim.vhdl C:/Users/mr_co_000/Desktop/Gaussian_filter/Gaussian_filter.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.vhdl}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
launch_runs synth_1
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
set_property is_enabled false [get_files  C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/Gaussian_1.0/src/blk_mem_gen_0_stub.vhdl]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\Users\mr_co_000\Documents\GitHub\ECE495\FinalProject\Filter\Gaussian_1.0\xilinx.com_user_Gaussian_1.0.zip} [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/Gaussian_1.0
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_cells Gaussian_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Gaussian:1.0 Gaussian_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins Gaussian_0/S00_AXI]
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
make_wrapper -files [get_files C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.runs/impl_1/design_1_wrapper.sysdef C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf
