// Seed: 2860547251
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1[1'b0] = -1 ? -1 - 1 : id_7 ? -1'b0 : id_4;
  assign id_6 = id_6;
  parameter id_10 = -1'b0;
  wire [-1 : -1 'd0] id_11;
endmodule
module module_1 #(
    parameter id_4 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_7(
      id_7[1'd0] - ((id_6) != id_6) ^ id_5, 1
  );
  assign id_2 = id_4;
  wire [1 : id_4] id_8;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_8,
      id_3,
      id_5,
      id_1,
      id_8,
      id_1,
      id_1
  );
endmodule
