****************************************
Report : clock timing
	-type latency
	-launch
	-nworst 1542
	-setup
	-variation
Design : ac97_top
Version: U-2022.12-SP5-1-VAL-20231129
Date   : Tue Jul 29 16:51:29 2025
****************************************

  Clock: clk
  Sigma: 3.0

                                  ............ Latency ............
                                                   --- Total ---
  Clock Pin            Trans   Source  Network Sensit  Mean    Quant
----------------------------------------------------------------------------
  u10_dout_reg[19]/CLK 2687.435059 0.000000 1189.866943 0.000000 1189.866943 1189.866943 rp-+
  u10_mem_reg[0][1]/CLK 2687.449219 0.000000 1189.729736 0.000000 1189.729736 1189.729736 rp-+
  u9_mem_reg[3][25]/CLK 2687.461182 0.000000 1189.612915 0.000000 1189.612915 1189.612915 rp-+
  u9_mem_reg[1][25]/CLK 2687.461182 0.000000 1189.612061 0.000000 1189.612061 1189.612061 rp-+
  u9_mem_reg[1][29]/CLK 2687.462646 0.000000 1189.597168 0.000000 1189.597168 1189.597168 rp-+
  u9_mem_reg[3][29]/CLK 2687.466309 0.000000 1189.560669 0.000000 1189.560669 1189.560669 rp-+
  u9_mem_reg[0][29]/CLK 2687.477539 0.000000 1189.452393 0.000000 1189.452393 1189.452393 rp-+
  u10_mem_reg[3][1]/CLK 2687.479248 0.000000 1189.434448 0.000000 1189.434448 1189.434448 rp-+
  u9_mem_reg[2][29]/CLK 2687.482666 0.000000 1189.399658 0.000000 1189.399658 1189.399658 rp-+
  u10_dout_reg[31]/CLK 2687.552979 0.000000 1188.700806 0.000000 1188.700806 1188.700806 rp-+
  u10_dout_reg[1]/CLK  2687.581055 0.000000 1188.416260 0.000000 1188.416260 1188.416260 rp-+
  u9_mem_reg[3][3]/CLK 2687.652344 0.000000 1187.683472 0.000000 1187.683472 1187.683472 rp-+
  u9_mem_reg[1][3]/CLK 2687.652344 0.000000 1187.682495 0.000000 1187.682495 1187.682495 rp-+
  u9_mem_reg[0][3]/CLK 2687.684570 0.000000 1187.346680 0.000000 1187.346680 1187.346680 rp-+
  u9_mem_reg[2][3]/CLK 2687.703369 0.000000 1187.148804 0.000000 1187.148804 1187.148804 rp-+
  u9_mem_reg[3][24]/CLK 2687.607910 0.000000 1186.810913 0.000000 1186.810913 1186.810913 rp-+
  u9_mem_reg[2][1]/CLK 2687.646973 0.000000 1186.400024 0.000000 1186.400024 1186.400024 rp-+
  u9_mem_reg[2][30]/CLK 2687.687256 0.000000 1185.968750 0.000000 1185.968750 1185.968750 rp-+
  u9_mem_reg[1][24]/CLK 2687.735352 0.000000 1185.446899 0.000000 1185.446899 1185.446899 rp-+
  u9_mem_reg[0][23]/CLK 2687.776123 0.000000 1184.998657 0.000000 1184.998657 1184.998657 rp-+
  u9_mem_reg[2][24]/CLK 2687.798828 0.000000 1184.745361 0.000000 1184.745361 1184.745361 rp-+
  u9_mem_reg[2][25]/CLK 2687.830566 0.000000 1184.365601 0.000000 1184.365601 1184.365601 rp-+
  u9_mem_reg[0][25]/CLK 2687.832031 0.000000 1184.347656 0.000000 1184.347656 1184.347656 rp-+
  u9_mem_reg[2][11]/CLK 2687.833496 0.000000 1184.332031 0.000000 1184.332031 1184.332031 rp-+
  u9_mem_reg[3][11]/CLK 2687.842773 0.000000 1184.225098 0.000000 1184.225098 1184.225098 rp-+
  u9_mem_reg[0][24]/CLK 2687.851562 0.000000 1184.129395 0.000000 1184.129395 1184.129395 rp-+
  u9_mem_reg[2][23]/CLK 2687.852783 0.000000 1184.116089 0.000000 1184.116089 1184.116089 rp-+
  u9_mem_reg[1][11]/CLK 2687.855469 0.000000 1184.081177 0.000000 1184.081177 1184.081177 rp-+
  u9_dout_reg[27]/CLK  2687.930176 0.000000 1183.077637 0.000000 1183.077637 1183.077637 rp-+
  u9_mem_reg[2][27]/CLK 2687.931152 0.000000 1183.065308 0.000000 1183.065308 1183.065308 rp-+
  u9_mem_reg[0][28]/CLK 2687.934082 0.000000 1183.032593 0.000000 1183.032593 1183.032593 rp-+
  u9_mem_reg[0][27]/CLK 2687.934082 0.000000 1183.031128 0.000000 1183.031128 1183.031128 rp-+
  u9_mem_reg[3][27]/CLK 2687.934082 0.000000 1183.030884 0.000000 1183.030884 1183.030884 rp-+
  u9_mem_reg[1][27]/CLK 2687.949463 0.000000 1182.851929 0.000000 1182.851929 1182.851929 rp-+
  u9_mem_reg[2][12]/CLK 2687.957764 0.000000 1182.811523 0.000000 1182.811523 1182.811523 rp-+
  u9_mem_reg[1][28]/CLK 2687.956299 0.000000 1182.770264 0.000000 1182.770264 1182.770264 rp-+
  u9_mem_reg[2][28]/CLK 2687.963379 0.000000 1182.686890 0.000000 1182.686890 1182.686890 rp-+
  u9_mem_reg[3][28]/CLK 2687.965576 0.000000 1182.661499 0.000000 1182.661499 1182.661499 rp-+
  u9_mem_reg[2][26]/CLK 2687.972168 0.000000 1182.584839 0.000000 1182.584839 1182.584839 rp-+
  u9_mem_reg[0][26]/CLK 2687.972412 0.000000 1182.581421 0.000000 1182.581421 1182.581421 rp-+
  u9_mem_reg[0][1]/CLK 2687.972656 0.000000 1182.435791 0.000000 1182.435791 1182.435791 rp-+
  u9_mem_reg[3][1]/CLK 2687.974365 0.000000 1182.415527 0.000000 1182.415527 1182.415527 rp-+
  u9_mem_reg[1][1]/CLK 2687.978027 0.000000 1182.372559 0.000000 1182.372559 1182.372559 rp-+
  u9_mem_reg[1][30]/CLK 2687.978271 0.000000 1182.369019 0.000000 1182.369019 1182.369019 rp-+
  u9_mem_reg[0][18]/CLK 2687.993164 0.000000 1182.335083 0.000000 1182.335083 1182.335083 rp-+
  u9_mem_reg[1][26]/CLK 2687.995361 0.000000 1182.309692 0.000000 1182.309692 1182.309692 rp-+
  u9_dout_reg[26]/CLK  2688.002686 0.000000 1182.219971 0.000000 1182.219971 1182.219971 rp-+
  u9_mem_reg[0][30]/CLK 2688.006348 0.000000 1182.033447 0.000000 1182.033447 1182.033447 rp-+
  u9_mem_reg[3][30]/CLK 2688.006836 0.000000 1182.027222 0.000000 1182.027222 1182.027222 rp-+
  u9_mem_reg[3][31]/CLK 2688.030029 0.000000 1181.749023 0.000000 1181.749023 1181.749023 rp-+
  u9_mem_reg[1][31]/CLK 2688.045410 0.000000 1181.563477 0.000000 1181.563477 1181.563477 rp-+
  u9_mem_reg[0][19]/CLK 2688.058350 0.000000 1181.499268 0.000000 1181.499268 1181.499268 rp-+
  u9_mem_reg[2][19]/CLK 2688.059326 0.000000 1181.488159 0.000000 1181.488159 1181.488159 rp-+
  u9_mem_reg[1][19]/CLK 2688.060303 0.000000 1181.476074 0.000000 1181.476074 1181.476074 rp-+
  u9_mem_reg[0][31]/CLK 2688.056152 0.000000 1181.432373 0.000000 1181.432373 1181.432373 rp-+
  u9_mem_reg[2][18]/CLK 2688.065918 0.000000 1181.408081 0.000000 1181.408081 1181.408081 rp-+
  u9_mem_reg[2][31]/CLK 2688.068359 0.000000 1181.283447 0.000000 1181.283447 1181.283447 rp-+
  u9_mem_reg[3][23]/CLK 2688.084229 0.000000 1181.086304 0.000000 1181.086304 1181.086304 rp-+
  u9_mem_reg[1][18]/CLK 2688.121094 0.000000 1180.682983 0.000000 1180.682983 1180.682983 rp-+
  u9_mem_reg[3][12]/CLK 2688.143311 0.000000 1180.383301 0.000000 1180.383301 1180.383301 rp-+
  u9_mem_reg[1][23]/CLK 2688.141357 0.000000 1180.373169 0.000000 1180.373169 1180.373169 rp-+
  u9_mem_reg[1][12]/CLK 2688.153564 0.000000 1180.220459 0.000000 1180.220459 1180.220459 rp-+
  u9_dout_reg[18]/CLK  2688.322021 0.000000 1177.873779 0.000000 1177.873779 1177.873779 rp-+
  u9_mem_reg[1][9]/CLK 2688.430908 0.000000 1176.192871 0.000000 1176.192871 1176.192871 rp-+
  u9_mem_reg[3][9]/CLK 2688.520020 0.000000 1174.751953 0.000000 1174.751953 1174.751953 rp-+
  u12_wb_data_o_reg[11]/CLK 2688.762207 0.000000 1170.124634 0.000000 1170.124634 1170.124634 rp-+
  u12_wb_data_o_reg[5]/CLK 2688.762207 0.000000 1170.124390 0.000000 1170.124390 1170.124390 rp-+
  u12_wb_data_o_reg[1]/CLK 2688.762939 0.000000 1170.115601 0.000000 1170.115601 1170.115601 rp-+
  u12_wb_data_o_reg[7]/CLK 2688.763672 0.000000 1170.103394 0.000000 1170.103394 1170.103394 rp-+
  u9_mem_reg[1][13]/CLK 2688.895508 0.000000 1166.856567 0.000000 1166.856567 1166.856567 rp-+
  u9_mem_reg[3][13]/CLK 2688.896484 0.000000 1166.838867 0.000000 1166.838867 1166.838867 rp-+
  u9_mem_reg[2][9]/CLK 2688.899902 0.000000 1166.786499 0.000000 1166.786499 1166.786499 rp-+
  u9_mem_reg[2][13]/CLK 2688.901367 0.000000 1166.742065 0.000000 1166.742065 1166.742065 rp-+
  u12_wb_data_o_reg[19]/CLK 2688.945801 0.000000 1165.472656 0.000000 1165.472656 1165.472656 rp-+
  u12_wb_data_o_reg[28]/CLK 2689.020996 0.000000 1162.877930 0.000000 1162.877930 1162.877930 rp-+
  u12_wb_data_o_reg[27]/CLK 2689.056885 0.000000 1161.325317 0.000000 1161.325317 1161.325317 rp-+
  u9_mem_reg[0][21]/CLK 2689.078857 0.000000 1159.925781 0.000000 1159.925781 1159.925781 rp-+
  u9_mem_reg[2][5]/CLK 2689.081299 0.000000 1159.883057 0.000000 1159.883057 1159.883057 rp-+
  u12_wb_data_o_reg[20]/CLK 2689.082764 0.000000 1159.852905 0.000000 1159.852905 1159.852905 rp-+
  u12_wb_data_o_reg[17]/CLK 2689.095215 0.000000 1158.950195 0.000000 1158.950195 1158.950195 rp-+
  u9_mem_reg[1][5]/CLK 2689.096924 0.000000 1158.688110 0.000000 1158.688110 1158.688110 rp-+
  u9_mem_reg[3][5]/CLK 2689.105469 0.000000 1156.342041 0.000000 1156.342041 1156.342041 rp-+
  u9_mem_reg[3][14]/CLK 2689.089600 0.000000 1152.941528 0.000000 1152.941528 1152.941528 rp-+
  u9_din_tmp1_reg[5]/CLK 2689.080322 0.000000 1152.095825 0.000000 1152.095825 1152.095825 rp-+
  u9_dout_reg[20]/CLK  2688.951904 0.000000 1150.261963 0.000000 1150.261963 1150.261963 rp-+
  u9_mem_reg[3][15]/CLK 2688.955078 0.000000 1150.177612 0.000000 1150.177612 1150.177612 rp-+
  u9_mem_reg[2][8]/CLK 2688.956299 0.000000 1150.144531 0.000000 1150.144531 1150.144531 rp-+
  u9_mem_reg[3][8]/CLK 2688.957031 0.000000 1150.125244 0.000000 1150.125244 1150.125244 rp-+
  u9_mem_reg[2][6]/CLK 2688.959473 0.000000 1150.060425 0.000000 1150.060425 1150.060425 rp-+
  u9_mem_reg[1][15]/CLK 2688.959473 0.000000 1150.059082 0.000000 1150.059082 1150.059082 rp-+
  u9_mem_reg[3][10]/CLK 2688.962891 0.000000 1149.969360 0.000000 1149.969360 1149.969360 rp-+
  u9_mem_reg[3][6]/CLK 2688.962891 0.000000 1149.969238 0.000000 1149.969238 1149.969238 rp-+
  u9_mem_reg[1][10]/CLK 2688.963867 0.000000 1149.943481 0.000000 1149.943481 1149.943481 rp-+
  u9_mem_reg[0][0]/CLK 2688.973389 0.000000 1149.681763 0.000000 1149.681763 1149.681763 rp-+
  u9_mem_reg[3][2]/CLK 2688.978760 0.000000 1149.538208 0.000000 1149.538208 1149.538208 rp-+
  u9_mem_reg[1][0]/CLK 2688.981201 0.000000 1149.468140 0.000000 1149.468140 1149.468140 rp-+
  u9_din_tmp1_reg[0]/CLK 2688.992676 0.000000 1149.147705 0.000000 1149.147705 1149.147705 rp-+
  u9_din_tmp1_reg[6]/CLK 2688.995117 0.000000 1149.084717 0.000000 1149.084717 1149.084717 rp-+
  u9_din_tmp1_reg[4]/CLK 2688.995605 0.000000 1149.073364 0.000000 1149.073364 1149.073364 rp-+
  u9_mem_reg[1][2]/CLK 2689.006104 0.000000 1148.781250 0.000000 1148.781250 1148.781250 rp-+
  u9_mem_reg[0][2]/CLK 2689.012939 0.000000 1148.586426 0.000000 1148.586426 1148.586426 rp-+
  u9_mem_reg[1][14]/CLK 2688.968018 0.000000 1145.435913 0.000000 1145.435913 1145.435913 rp-+
  u9_mem_reg[1][6]/CLK 2688.968018 0.000000 1145.433594 0.000000 1145.433594 1145.433594 rp-+
  u9_mem_reg[2][2]/CLK 2688.904297 0.000000 1142.764771 0.000000 1142.764771 1142.764771 rp-+
  u9_mem_reg[2][14]/CLK 2688.792969 0.000000 1139.377563 0.000000 1139.377563 1139.377563 rp-+
  u9_mem_reg[1][8]/CLK 2688.720459 0.000000 1137.644897 0.000000 1137.644897 1137.644897 rp-+
  u9_mem_reg[1][21]/CLK 2688.650879 0.000000 1136.010986 0.000000 1136.010986 1136.010986 rp-+
  u9_mem_reg[2][21]/CLK 2688.591309 0.000000 1134.946533 0.000000 1134.946533 1134.946533 rp-+
  u9_mem_reg[2][7]/CLK 2688.591797 0.000000 1134.932495 0.000000 1134.932495 1134.932495 rp-+
  u9_mem_reg[3][7]/CLK 2688.592529 0.000000 1134.905273 0.000000 1134.905273 1134.905273 rp-+
  u9_mem_reg[3][21]/CLK 2688.592529 0.000000 1134.901245 0.000000 1134.901245 1134.901245 rp-+
  u9_mem_reg[1][7]/CLK 2688.527344 0.000000 1133.466309 0.000000 1133.466309 1133.466309 rp-+
  u9_mem_reg[1][17]/CLK 2688.422852 0.000000 1131.542480 0.000000 1131.542480 1131.542480 rp-+
  u9_dout_reg[17]/CLK  2688.192871 0.000000 1125.467285 0.000000 1125.467285 1125.467285 rp-+
  u9_mem_reg[3][16]/CLK 2688.083984 0.000000 1124.002075 0.000000 1124.002075 1124.002075 rp-+
  u9_mem_reg[1][16]/CLK 2687.928467 0.000000 1121.960083 0.000000 1121.960083 1121.960083 rp-+
  u9_mem_reg[3][17]/CLK 2687.723145 0.000000 1119.522461 0.000000 1119.522461 1119.522461 rp-+
  u9_mem_reg[1][22]/CLK 2687.690674 0.000000 1119.154663 0.000000 1119.154663 1119.154663 rp-+
  u9_mem_reg[3][22]/CLK 2687.613281 0.000000 1118.291992 0.000000 1118.291992 1118.291992 rp-+
  u9_mem_reg[0][17]/CLK 2687.422852 0.000000 1116.282593 0.000000 1116.282593 1116.282593 rp-+
  u9_mem_reg[2][17]/CLK 2687.423096 0.000000 1116.268066 0.000000 1116.268066 1116.268066 rp-+
  u9_mem_reg[0][20]/CLK 2687.282959 0.000000 1114.847778 0.000000 1114.847778 1114.847778 rp-+
  u9_mem_reg[0][22]/CLK 2686.937256 0.000000 1111.596069 0.000000 1111.596069 1111.596069 rp-+
  u9_mem_reg[2][20]/CLK 2686.646240 0.000000 1109.055420 0.000000 1109.055420 1109.055420 rp-+
  u9_mem_reg[1][20]/CLK 2686.226318 0.000000 1105.684937 0.000000 1105.684937 1105.684937 rp-+
  u9_mem_reg[3][20]/CLK 2685.895752 0.000000 1103.201904 0.000000 1103.201904 1103.201904 rp-+
  u11_mem_reg[2][18]/CLK 2685.506348 0.000000 1100.756348 0.000000 1100.756348 1100.756348 rp-+
  u11_mem_reg[0][5]/CLK 2685.506592 0.000000 1100.748535 0.000000 1100.748535 1100.748535 rp-+
  u11_mem_reg[0][7]/CLK 2685.506592 0.000000 1100.746216 0.000000 1100.746216 1100.746216 rp-+
  u11_mem_reg[0][17]/CLK 2685.506592 0.000000 1100.744507 0.000000 1100.744507 1100.744507 rp-+
  u11_mem_reg[2][7]/CLK 2685.506592 0.000000 1100.741943 0.000000 1100.741943 1100.741943 rp-+
  u11_mem_reg[2][17]/CLK 2685.506836 0.000000 1100.728149 0.000000 1100.728149 1100.728149 rp-+
  u9_mem_reg[2][22]/CLK 2685.509033 0.000000 1100.535522 0.000000 1100.535522 1100.535522 rp-+
  u9_mem_reg[2][16]/CLK 2685.315674 0.000000 1099.105713 0.000000 1099.105713 1099.105713 rp-+
  u9_mem_reg[0][16]/CLK 2685.256348 0.000000 1098.694946 0.000000 1098.694946 1098.694946 rp-+
  u11_dout_reg[19]/CLK 2682.707520 0.000000 1093.350952 0.000000 1093.350952 1093.350952 rp-+
  u11_mem_reg[3][5]/CLK 2682.658447 0.000000 1092.929199 0.000000 1092.929199 1092.929199 rp-+
  u11_dout_reg[18]/CLK 2682.540771 0.000000 1091.941528 0.000000 1091.941528 1091.941528 rp-+
  u11_dout_reg[17]/CLK 2682.489014 0.000000 1091.515381 0.000000 1091.515381 1091.515381 rp-+
  u11_dout_reg[7]/CLK  2682.311279 0.000000 1090.090576 0.000000 1090.090576 1090.090576 rp-+
  u11_mem_reg[3][8]/CLK 2682.181396 0.000000 1089.085815 0.000000 1089.085815 1089.085815 rp-+
  u11_dout_reg[5]/CLK  2682.124512 0.000000 1088.653931 0.000000 1088.653931 1088.653931 rp-+
  u9_mem_reg[2][0]/CLK 2681.665527 0.000000 1088.359253 0.000000 1088.359253 1088.359253 rp-+
  u9_mem_reg[3][4]/CLK 2681.665771 0.000000 1088.343506 0.000000 1088.343506 1088.343506 rp-+
  u9_mem_reg[3][0]/CLK 2681.666016 0.000000 1088.339478 0.000000 1088.339478 1088.339478 rp-+
  u11_dout_reg[11]/CLK 2681.672119 0.000000 1088.087402 0.000000 1088.087402 1088.087402 rp-+
  u11_dout_reg[0]/CLK  2681.672119 0.000000 1088.080200 0.000000 1088.080200 1088.080200 rp-+
  u11_dout_reg[14]/CLK 2681.673340 0.000000 1088.030762 0.000000 1088.030762 1088.030762 rp-+
  u11_dout_reg[31]/CLK 2681.674072 0.000000 1088.003174 0.000000 1088.003174 1088.003174 rp-+
  u11_dout_reg[13]/CLK 2681.988525 0.000000 1087.639648 0.000000 1087.639648 1087.639648 rp-+
  u11_dout_reg[15]/CLK 2681.683594 0.000000 1087.604736 0.000000 1087.604736 1087.604736 rp-+
  u11_dout_reg[12]/CLK 2681.692139 0.000000 1087.226929 0.000000 1087.226929 1087.226929 rp-+
  u11_dout_reg[8]/CLK  2681.928955 0.000000 1087.204224 0.000000 1087.204224 1087.204224 rp-+
  u11_dout_reg[10]/CLK 2681.696045 0.000000 1087.051636 0.000000 1087.051636 1087.051636 rp-+
  u11_dout_reg[2]/CLK  2681.697998 0.000000 1086.965088 0.000000 1086.965088 1086.965088 rp-+
  u9_mem_reg[1][4]/CLK 2681.702148 0.000000 1086.784912 0.000000 1086.784912 1086.784912 rp-+
  u9_mem_reg[0][4]/CLK 2681.707031 0.000000 1086.561279 0.000000 1086.561279 1086.561279 rp-+
  u9_mem_reg[0][15]/CLK 2681.706787 0.000000 1086.555542 0.000000 1086.555542 1086.555542 rp-+
  u9_mem_reg[2][15]/CLK 2681.707031 0.000000 1086.544189 0.000000 1086.544189 1086.544189 rp-+
  u9_mem_reg[0][10]/CLK 2681.707031 0.000000 1086.541260 0.000000 1086.541260 1086.541260 rp-+
  u9_mem_reg[2][10]/CLK 2681.708496 0.000000 1086.478394 0.000000 1086.478394 1086.478394 rp-+
  u9_mem_reg[2][4]/CLK 2681.709229 0.000000 1086.447144 0.000000 1086.447144 1086.447144 rp-+
  u11_dout_reg[6]/CLK  2681.715088 0.000000 1086.193726 0.000000 1086.193726 1086.193726 rp-+
  u11_dout_reg[9]/CLK  2681.494629 0.000000 1083.939331 0.000000 1083.939331 1083.939331 rp-+
  u11_mem_reg[3][6]/CLK 2681.001465 0.000000 1080.458374 0.000000 1080.458374 1080.458374 rp-+
  u11_mem_reg[1][2]/CLK 2681.002197 0.000000 1080.414185 0.000000 1080.414185 1080.414185 rp-+
  u11_mem_reg[2][2]/CLK 2680.658691 0.000000 1078.023926 0.000000 1078.023926 1078.023926 rp-+
  u11_mem_reg[0][2]/CLK 2680.147949 0.000000 1074.766724 0.000000 1074.766724 1074.766724 rp-+
  u11_mem_reg[1][7]/CLK 2679.045410 0.000000 1068.491333 0.000000 1068.491333 1068.491333 rp-+
  u11_mem_reg[2][6]/CLK 2678.107910 0.000000 1064.541260 0.000000 1064.541260 1064.541260 rp-+
  u11_mem_reg[0][6]/CLK 2678.110107 0.000000 1064.393555 0.000000 1064.393555 1064.393555 rp-+
  u11_mem_reg[2][8]/CLK 2678.113281 0.000000 1064.195190 0.000000 1064.195190 1064.195190 rp-+
  u11_mem_reg[0][8]/CLK 2677.486572 0.000000 1061.184204 0.000000 1061.184204 1061.184204 rp-+
  u11_mem_reg[3][13]/CLK 2676.830078 0.000000 1058.224731 0.000000 1058.224731 1058.224731 rp-+
  u11_mem_reg[2][5]/CLK 2676.694092 0.000000 1057.600830 0.000000 1057.600830 1057.600830 rp-+
  u11_mem_reg[1][17]/CLK 2675.426270 0.000000 1052.160889 0.000000 1052.160889 1052.160889 rp-+
  u11_mem_reg[1][18]/CLK 2675.315918 0.000000 1051.701538 0.000000 1051.701538 1051.701538 rp-+
  u11_mem_reg[2][19]/CLK 2673.463623 0.000000 1044.341675 0.000000 1044.341675 1044.341675 rp-+
  u11_mem_reg[0][18]/CLK 2672.607666 0.000000 1041.415894 0.000000 1041.415894 1041.415894 rp-+
  u11_mem_reg[0][19]/CLK 2672.607666 0.000000 1041.410522 0.000000 1041.410522 1041.410522 rp-+
  u11_mem_reg[3][19]/CLK 2672.608154 0.000000 1041.369385 0.000000 1041.369385 1041.369385 rp-+
  u11_mem_reg[3][16]/CLK 2672.308350 0.000000 1040.006592 0.000000 1040.006592 1040.006592 rp-+
  u11_dout_reg[20]/CLK 2671.920654 0.000000 1038.573730 0.000000 1038.573730 1038.573730 rp-+
  u11_dout_reg[16]/CLK 2671.745117 0.000000 1037.935059 0.000000 1037.935059 1037.935059 rp-+
  u11_dout_reg[21]/CLK 2670.762451 0.000000 1034.395630 0.000000 1034.395630 1034.395630 rp-+
  u11_mem_reg[3][20]/CLK 2669.632080 0.000000 1030.507568 0.000000 1030.507568 1030.507568 rp-+
  u11_mem_reg[0][13]/CLK 2668.351318 0.000000 1026.223267 0.000000 1026.223267 1026.223267 rp-+
  u11_dout_reg[22]/CLK 2667.002930 0.000000 1021.893188 0.000000 1021.893188 1021.893188 rp-+
  u11_mem_reg[2][13]/CLK 2665.528076 0.000000 1017.434326 0.000000 1017.434326 1017.434326 rp-+
  u11_mem_reg[1][9]/CLK 2665.528320 0.000000 1017.421753 0.000000 1017.421753 1017.421753 rp-+
  u11_mem_reg[3][4]/CLK 2663.749756 0.000000 1012.071411 0.000000 1012.071411 1012.071411 rp-+
  u11_mem_reg[0][31]/CLK 2663.749756 0.000000 1012.068481 0.000000 1012.068481 1012.068481 rp-+
  u11_dout_reg[4]/CLK  2663.579834 0.000000 1011.600708 0.000000 1011.600708 1011.600708 rp-+
  u11_mem_reg[2][31]/CLK 2663.579834 0.000000 1011.582397 0.000000 1011.582397 1011.582397 rp-+
  u11_mem_reg[3][12]/CLK 2662.105225 0.000000 1007.334045 0.000000 1007.334045 1007.334045 rp-+
  u11_mem_reg[2][12]/CLK 2660.317871 0.000000 1002.389099 0.000000 1002.389099 1002.389099 rp-+
  u11_mem_reg[1][12]/CLK 2659.549561 0.000000 1000.296509 0.000000 1000.296509 1000.296509 rp-+
  u11_din_tmp1_reg[12]/CLK 2657.160889 0.000000 994.026367 0.000000 994.026367 994.026367 rp-+
  u11_mem_reg[3][31]/CLK 2657.135254 0.000000 993.963989 0.000000 993.963989 993.963989 rp-+
  u11_din_tmp1_reg[9]/CLK 2654.669434 0.000000 987.766907 0.000000 987.766907 987.766907 rp-+
  u13_ints_r_reg[0]/CLK 2627.861084 0.000000 979.131714 0.000000 979.131714 979.131714 rp-+
  u13_ints_r_reg[23]/CLK 2627.861084 0.000000 979.129822 0.000000 979.129822 979.129822 rp-+
  u13_ints_r_reg[22]/CLK 2627.861328 0.000000 979.119934 0.000000 979.119934 979.119934 rp-+
  u13_intm_r_reg[11]/CLK 2627.871582 0.000000 978.734741 0.000000 978.734741 978.734741 rp-+
  u24_int_set_reg[0]/CLK 2627.882080 0.000000 978.336670 0.000000 978.336670 978.336670 rp-+
  u13_ints_r_reg[25]/CLK 2627.885254 0.000000 978.213501 0.000000 978.213501 978.213501 rp-+
  u11_mem_reg[3][14]/CLK 2650.445801 0.000000 978.080994 0.000000 978.080994 978.080994 rp-+
  u16_u7_dma_req_reg/CLK 2627.890381 0.000000 978.014709 0.000000 978.014709 978.014709 rp-+
  u11_din_tmp1_reg[14]/CLK 2649.404053 0.000000 975.813843 0.000000 975.813843 975.813843 rp-+
  u13_int_reg/CLK      2627.973877 0.000000 974.410034 0.000000 974.410034 974.410034 rp-+
  u11_mem_reg[3][26]/CLK 2645.382568 0.000000 972.520569 0.000000 972.520569 972.520569 rp-+
  u11_mem_reg[0][26]/CLK 2645.383789 0.000000 972.467102 0.000000 972.467102 972.467102 rp-+
  u11_mem_reg[2][26]/CLK 2645.384766 0.000000 972.418579 0.000000 972.418579 972.418579 rp-+
  u11_mem_reg[3][29]/CLK 2645.385742 0.000000 972.373291 0.000000 972.373291 972.373291 rp-+
  u11_mem_reg[0][29]/CLK 2645.386963 0.000000 972.324829 0.000000 972.324829 972.324829 rp-+
  u11_mem_reg[2][29]/CLK 2645.387939 0.000000 972.284973 0.000000 972.284973 972.284973 rp-+
  u11_mem_reg[0][28]/CLK 2645.388184 0.000000 972.271729 0.000000 972.271729 972.271729 rp-+
  u11_mem_reg[2][28]/CLK 2645.388916 0.000000 972.236633 0.000000 972.236633 972.236633 rp-+
  u11_mem_reg[0][30]/CLK 2645.389404 0.000000 972.219788 0.000000 972.219788 972.219788 rp-+
  u11_mem_reg[2][22]/CLK 2645.390137 0.000000 972.174072 0.000000 972.174072 972.174072 rp-+
  u11_mem_reg[2][21]/CLK 2645.390137 0.000000 972.169739 0.000000 972.169739 972.169739 rp-+
  u11_mem_reg[0][21]/CLK 2645.390381 0.000000 972.159424 0.000000 972.159424 972.159424 rp-+
  u11_mem_reg[2][30]/CLK 2645.390625 0.000000 972.158142 0.000000 972.158142 972.158142 rp-+
  u11_mem_reg[0][22]/CLK 2645.390625 0.000000 972.156250 0.000000 972.156250 972.156250 rp-+
  u11_mem_reg[2][20]/CLK 2645.391846 0.000000 972.092346 0.000000 972.092346 972.092346 rp-+
  u11_mem_reg[1][20]/CLK 2645.392090 0.000000 972.084229 0.000000 972.084229 972.084229 rp-+
  u11_mem_reg[3][21]/CLK 2645.392822 0.000000 972.050415 0.000000 972.050415 972.050415 rp-+
  u11_mem_reg[1][16]/CLK 2645.393066 0.000000 972.039001 0.000000 972.039001 972.039001 rp-+
  u11_mem_reg[3][30]/CLK 2645.394531 0.000000 971.982178 0.000000 971.982178 971.982178 rp-+
  u11_mem_reg[0][27]/CLK 2645.395020 0.000000 971.959778 0.000000 971.959778 971.959778 rp-+
  u11_mem_reg[0][9]/CLK 2645.396240 0.000000 971.895813 0.000000 971.895813 971.895813 rp-+
  u11_mem_reg[3][9]/CLK 2645.396729 0.000000 971.875916 0.000000 971.875916 971.875916 rp-+
  u11_mem_reg[2][27]/CLK 2645.398438 0.000000 971.805481 0.000000 971.805481 971.805481 rp-+
  u11_mem_reg[0][15]/CLK 2645.402588 0.000000 971.611328 0.000000 971.611328 971.611328 rp-+
  u11_mem_reg[3][27]/CLK 2645.406006 0.000000 971.463867 0.000000 971.463867 971.463867 rp-+
  u11_mem_reg[3][22]/CLK 2645.406494 0.000000 971.436462 0.000000 971.436462 971.436462 rp-+
  u11_mem_reg[0][4]/CLK 2645.408936 0.000000 971.318176 0.000000 971.318176 971.318176 rp-+
  u11_mem_reg[2][4]/CLK 2645.408936 0.000000 971.313416 0.000000 971.313416 971.313416 rp-+
  u11_mem_reg[0][10]/CLK 2645.413574 0.000000 971.097900 0.000000 971.097900 971.097900 rp-+
  u11_mem_reg[2][10]/CLK 2645.414307 0.000000 971.060242 0.000000 971.060242 971.060242 rp-+
  u11_mem_reg[3][10]/CLK 2645.422852 0.000000 970.656189 0.000000 970.656189 970.656189 rp-+
  u8_dout_reg[2]/CLK   2645.422607 0.000000 970.506958 0.000000 970.506958 970.506958 rp-+
  u8_mem_reg[1][19]/CLK 2645.422852 0.000000 970.497009 0.000000 970.497009 970.497009 rp-+
  u8_mem_reg[1][25]/CLK 2645.422852 0.000000 970.496643 0.000000 970.496643 970.496643 rp-+
  u8_dout_reg[3]/CLK   2645.423096 0.000000 970.492310 0.000000 970.492310 970.492310 rp-+
  u8_mem_reg[0][25]/CLK 2645.423340 0.000000 970.474060 0.000000 970.474060 970.474060 rp-+
  u8_mem_reg[2][19]/CLK 2645.423584 0.000000 970.469177 0.000000 970.469177 970.469177 rp-+
  u8_dout_reg[0]/CLK   2645.424561 0.000000 970.424744 0.000000 970.424744 970.424744 rp-+
  u8_dout_reg[1]/CLK   2645.426270 0.000000 970.344116 0.000000 970.344116 970.344116 rp-+
  u8_mem_reg[0][19]/CLK 2645.426514 0.000000 970.328918 0.000000 970.328918 970.328918 rp-+
  u11_mem_reg[3][25]/CLK 2645.429688 0.000000 970.169922 0.000000 970.169922 970.169922 rp-+
  u11_mem_reg[2][15]/CLK 2645.435303 0.000000 970.028442 0.000000 970.028442 970.028442 rp-+
  u11_mem_reg[0][25]/CLK 2645.434814 0.000000 969.926208 0.000000 969.926208 969.926208 rp-+
  u11_mem_reg[3][15]/CLK 2645.439941 0.000000 969.781555 0.000000 969.781555 969.781555 rp-+
  u11_mem_reg[1][10]/CLK 2645.440674 0.000000 969.743164 0.000000 969.743164 969.743164 rp-+
  u23_int_set_reg[2]/CLK 2628.019775 0.000000 969.673523 0.000000 969.673523 969.673523 rp-+
  u11_mem_reg[3][28]/CLK 2645.442139 0.000000 969.559753 0.000000 969.559753 969.559753 rp-+
  u11_dout_reg[28]/CLK 2645.446045 0.000000 969.361084 0.000000 969.361084 969.361084 rp-+
  u11_dout_reg[30]/CLK 2645.446289 0.000000 969.356140 0.000000 969.356140 969.356140 rp-+
  u11_dout_reg[27]/CLK 2645.446289 0.000000 969.353882 0.000000 969.353882 969.353882 rp-+
  u11_mem_reg[2][14]/CLK 2645.458740 0.000000 968.712097 0.000000 968.712097 968.712097 rp-+
  u11_mem_reg[1][14]/CLK 2645.465332 0.000000 968.346313 0.000000 968.346313 968.346313 rp-+
  u9_status_reg[0]/CLK 2628.048340 0.000000 967.989807 0.000000 967.989807 967.989807 rp-+
  u9_wp_reg[3]/CLK     2628.055176 0.000000 967.310730 0.000000 967.310730 967.310730 rp-+
  u9_rp_reg[2]/CLK     2628.055420 0.000000 967.300781 0.000000 967.300781 967.300781 rp-+
  u9_status_reg[1]/CLK 2628.074951 0.000000 966.112427 0.000000 966.112427 966.112427 rp-+
  u11_dout_reg[3]/CLK  2628.083984 0.000000 965.242737 0.000000 965.242737 965.242737 rp-+
  u14_u8_en_out_l_reg/CLK 2628.084229 0.000000 965.239929 0.000000 965.239929 965.239929 rp-+
  u12_i3_re_reg/CLK    2628.085693 0.000000 965.169434 0.000000 965.169434 965.169434 rp-+
  u13_intm_r_reg[27]/CLK 2628.080078 0.000000 964.534973 0.000000 964.534973 964.534973 rp-+
  u12_i6_re_reg/CLK    2628.093750 0.000000 964.523499 0.000000 964.523499 964.523499 rp-+
  u13_intm_r_reg[17]/CLK 2628.081055 0.000000 964.499817 0.000000 964.499817 964.499817 rp-+
  u13_occ0_r_reg[23]/CLK 2628.081787 0.000000 964.462463 0.000000 964.462463 964.462463 rp-+
  u13_ints_r_reg[17]/CLK 2628.082764 0.000000 964.424316 0.000000 964.424316 964.424316 rp-+
  u13_ints_r_reg[19]/CLK 2628.085693 0.000000 964.292664 0.000000 964.292664 964.292664 rp-+
  u13_icc_r_reg[1]/CLK 2628.090820 0.000000 964.071838 0.000000 964.071838 964.071838 rp-+
  u13_ints_r_reg[21]/CLK 2628.091309 0.000000 964.049194 0.000000 964.049194 964.049194 rp-+
  u23_int_set_reg[0]/CLK 2628.098633 0.000000 964.040344 0.000000 964.040344 964.040344 rp-+
  u13_ints_r_reg[20]/CLK 2628.091797 0.000000 964.024902 0.000000 964.024902 964.024902 rp-+
  u13_icc_r_reg[5]/CLK 2628.096191 0.000000 963.829468 0.000000 963.829468 963.829468 rp-+
  u13_ints_r_reg[28]/CLK 2628.096680 0.000000 963.803711 0.000000 963.803711 963.803711 rp-+
  u14_u8_full_empty_r_reg/CLK 2628.107178 0.000000 963.191406 0.000000 963.191406 963.191406 rp-+
  u11_mem_reg[2][11]/CLK 2643.030029 0.000000 961.777649 0.000000 961.777649 961.777649 rp-+
  u11_mem_reg[0][14]/CLK 2642.960449 0.000000 961.604370 0.000000 961.604370 961.604370 rp-+
  u11_dout_reg[1]/CLK  2628.123535 0.000000 961.226929 0.000000 961.226929 961.226929 rp-+
  u25_int_set_reg[2]/CLK 2628.124756 0.000000 961.057922 0.000000 961.057922 961.057922 rp-+
  u13_ints_r_reg[27]/CLK 2628.127686 0.000000 960.516113 0.000000 960.516113 960.516113 rp-+
  u13_ints_r_reg[26]/CLK 2628.133789 0.000000 958.941956 0.000000 958.941956 958.941956 rp-+
  u25_int_set_reg[0]/CLK 2628.134033 0.000000 958.754272 0.000000 958.754272 958.754272 rp-+
  u16_u8_dma_req_r1_reg/CLK 2628.134277 0.000000 957.970276 0.000000 957.970276 957.970276 rp-+
  u11_mem_reg[1][0]/CLK 2628.105225 0.000000 955.492493 0.000000 955.492493 955.492493 rp-+
  u11_mem_reg[3][0]/CLK 2628.105469 0.000000 955.481934 0.000000 955.481934 955.481934 rp-+
  u11_mem_reg[3][3]/CLK 2628.105713 0.000000 955.469543 0.000000 955.469543 955.469543 rp-+
  u11_din_tmp1_reg[1]/CLK 2628.106201 0.000000 955.440247 0.000000 955.440247 955.440247 rp-+
  u11_mem_reg[1][3]/CLK 2628.107178 0.000000 955.391785 0.000000 955.391785 955.391785 rp-+
  u11_mem_reg[3][1]/CLK 2628.107666 0.000000 955.369629 0.000000 955.369629 955.369629 rp-+
  u11_mem_reg[1][1]/CLK 2628.108398 0.000000 955.334106 0.000000 955.334106 955.334106 rp-+
  u11_wp_reg[0]/CLK    2628.112793 0.000000 955.093445 0.000000 955.093445 955.093445 rp-+
  u11_status_reg[0]/CLK 2628.123291 0.000000 954.531250 0.000000 954.531250 954.531250 rp-+
  u11_status_reg[1]/CLK 2628.114746 0.000000 952.872986 0.000000 952.872986 952.872986 rp-+
  u11_dout_reg[29]/CLK 2638.289307 0.000000 951.340820 0.000000 951.340820 951.340820 rp-+
  u11_mem_reg[3][24]/CLK 2638.289551 0.000000 951.338318 0.000000 951.338318 951.338318 rp-+
  u11_mem_reg[0][24]/CLK 2638.292236 0.000000 951.251587 0.000000 951.251587 951.251587 rp-+
  u11_mem_reg[2][24]/CLK 2638.292969 0.000000 951.232178 0.000000 951.232178 951.232178 rp-+
  u11_mem_reg[2][25]/CLK 2638.295410 0.000000 951.155273 0.000000 951.155273 951.155273 rp-+
  u12_wb_data_o_reg[26]/CLK 2628.094238 0.000000 950.759583 0.000000 950.759583 950.759583 rp-+
  u11_mem_reg[3][11]/CLK 2638.067871 0.000000 950.647583 0.000000 950.647583 950.647583 rp-+
  u13_crac_r_reg[2]/CLK 2628.023682 0.000000 948.913452 0.000000 948.913452 948.913452 rp-+
  u13_crac_r_reg[1]/CLK 2628.023682 0.000000 948.911804 0.000000 948.911804 948.911804 rp-+
  u13_icc_r_reg[22]/CLK 2628.024170 0.000000 948.872742 0.000000 948.872742 948.872742 rp-+
  u13_crac_r_reg[3]/CLK 2628.024414 0.000000 948.866150 0.000000 948.866150 948.866150 rp-+
  u13_icc_r_reg[20]/CLK 2628.025879 0.000000 948.769104 0.000000 948.769104 948.769104 rp-+
  u16_u8_dma_req_reg/CLK 2628.026123 0.000000 948.765930 0.000000 948.765930 948.765930 rp-+
  u12_wb_data_o_reg[15]/CLK 2628.027344 0.000000 948.684937 0.000000 948.684937 948.684937 rp-+
  u13_crac_r_reg[0]/CLK 2628.027344 0.000000 948.679810 0.000000 948.679810 948.679810 rp-+
  u22_int_set_reg[0]/CLK 2628.027832 0.000000 948.654053 0.000000 948.654053 948.654053 rp-+
  u12_wb_data_o_reg[0]/CLK 2628.061768 0.000000 948.550415 0.000000 948.550415 948.550415 rp-+
  u13_icc_r_reg[17]/CLK 2628.030029 0.000000 948.516724 0.000000 948.516724 948.516724 rp-+
  u12_wb_data_o_reg[16]/CLK 2628.030273 0.000000 948.509827 0.000000 948.509827 948.509827 rp-+
  u12_wb_data_o_reg[24]/CLK 2628.031982 0.000000 948.406677 0.000000 948.406677 948.406677 rp-+
  u22_int_set_reg[2]/CLK 2628.035400 0.000000 948.189514 0.000000 948.189514 948.189514 rp-+
  u16_u5_dma_req_r1_reg/CLK 2628.038330 0.000000 947.993591 0.000000 947.993591 947.993591 rp-+
  u8_rp_reg[3]/CLK     2628.042480 0.000000 947.728333 0.000000 947.728333 947.728333 rp-+
  u16_u5_dma_req_reg/CLK 2628.040283 0.000000 947.328979 0.000000 947.328979 947.328979 rp-+
  u11_rp_reg[2]/CLK    2627.941162 0.000000 942.705688 0.000000 942.705688 942.705688 rp-+
  u11_dout_reg[23]/CLK 2627.941650 0.000000 942.672119 0.000000 942.672119 942.672119 rp-+
  u8_mem_reg[2][15]/CLK 2627.941895 0.000000 942.661194 0.000000 942.661194 942.661194 rp-+
  u8_mem_reg[1][15]/CLK 2627.845459 0.000000 939.302979 0.000000 939.302979 939.302979 rp-+
  u11_wp_reg[3]/CLK    2627.792480 0.000000 937.798950 0.000000 937.798950 937.798950 rp-+
  u8_mem_reg[0][15]/CLK 2627.695312 0.000000 935.331238 0.000000 935.331238 935.331238 rp-+
  u11_mem_reg[0][11]/CLK 2630.621094 0.000000 935.299683 0.000000 935.299683 935.299683 rp-+
  u11_mem_reg[0][23]/CLK 2630.621338 0.000000 935.294495 0.000000 935.294495 935.294495 rp-+
  u11_mem_reg[2][23]/CLK 2631.712891 0.000000 934.499329 0.000000 934.499329 934.499329 rp-+
  u8_mem_reg[0][1]/CLK 2627.583008 0.000000 932.874084 0.000000 932.874084 932.874084 rp-+
  u11_wp_reg[2]/CLK    2627.503662 0.000000 931.336182 0.000000 931.336182 931.336182 rp-+
  u11_dout_reg[26]/CLK 2627.503662 0.000000 931.329895 0.000000 931.329895 931.329895 rp-+
  u11_mem_reg[1][23]/CLK 2629.935791 0.000000 930.788940 0.000000 930.788940 930.788940 rp-+
  u11_dout_reg[24]/CLK 2627.434814 0.000000 930.049194 0.000000 930.049194 930.049194 rp-+
  u8_mem_reg[0][9]/CLK 2627.396729 0.000000 929.373840 0.000000 929.373840 929.373840 rp-+
  u8_mem_reg[2][9]/CLK 2627.332764 0.000000 928.323730 0.000000 928.323730 928.323730 rp-+
  u11_mem_reg[3][23]/CLK 2628.541260 0.000000 927.924316 0.000000 927.924316 927.924316 rp-+
  u11_dout_reg[25]/CLK 2627.187012 0.000000 925.989197 0.000000 925.989197 925.989197 rp-+
  u8_mem_reg[0][5]/CLK 2621.638428 0.000000 911.463867 0.000000 911.463867 911.463867 rp-+
  u8_mem_reg[2][5]/CLK 2619.598389 0.000000 906.706909 0.000000 906.706909 906.706909 rp-+
  u8_mem_reg[0][7]/CLK 2618.569580 0.000000 904.336914 0.000000 904.336914 904.336914 rp-+
  u8_mem_reg[2][7]/CLK 2613.864258 0.000000 893.961731 0.000000 893.961731 893.961731 rp-+
  u8_mem_reg[1][1]/CLK 2610.216064 0.000000 886.308105 0.000000 886.308105 886.308105 rp-+
  u8_mem_reg[2][1]/CLK 2607.217285 0.000000 880.259460 0.000000 880.259460 880.259460 rp-+
  u8_mem_reg[1][5]/CLK 2605.166016 0.000000 876.194275 0.000000 876.194275 876.194275 rp-+
  u8_mem_reg[3][1]/CLK 2601.853027 0.000000 869.813660 0.000000 869.813660 869.813660 rp-+
  u8_mem_reg[0][11]/CLK 2596.275391 0.000000 859.606506 0.000000 859.606506 859.606506 rp-+
  u8_mem_reg[3][9]/CLK 2596.275391 0.000000 859.606506 0.000000 859.606506 859.606506 rp-+
  u8_mem_reg[3][3]/CLK 2596.275635 0.000000 859.594849 0.000000 859.594849 859.594849 rp-+
  u8_mem_reg[0][3]/CLK 2596.275879 0.000000 859.577454 0.000000 859.577454 859.577454 rp-+
  u8_mem_reg[1][9]/CLK 2596.276611 0.000000 859.535767 0.000000 859.535767 859.535767 rp-+
  u8_mem_reg[3][5]/CLK 2592.795654 0.000000 853.252441 0.000000 853.252441 853.252441 rp-+
  u8_mem_reg[3][19]/CLK 2590.426514 0.000000 849.090149 0.000000 849.090149 849.090149 rp-+
  u8_mem_reg[3][7]/CLK 2588.010010 0.000000 844.911011 0.000000 844.911011 844.911011 rp-+
  u8_mem_reg[3][25]/CLK 2585.307861 0.000000 840.326355 0.000000 840.326355 840.326355 rp-+
  u8_mem_reg[1][3]/CLK 2581.407471 0.000000 834.049561 0.000000 834.049561 834.049561 rp-+
  u8_mem_reg[2][11]/CLK 2581.407959 0.000000 834.020386 0.000000 834.020386 834.020386 rp-+
  u8_mem_reg[1][0]/CLK 2581.407959 0.000000 834.017883 0.000000 834.017883 834.017883 rp-+
  u8_mem_reg[1][7]/CLK 2581.409424 0.000000 833.919128 0.000000 833.919128 833.919128 rp-+
  u8_mem_reg[1][11]/CLK 2581.410400 0.000000 833.859497 0.000000 833.859497 833.859497 rp-+
  u8_mem_reg[0][27]/CLK 2573.796631 0.000000 821.391052 0.000000 821.391052 821.391052 rp-+
  u8_mem_reg[1][31]/CLK 2573.796631 0.000000 821.359619 0.000000 821.359619 821.359619 rp-+
  u8_mem_reg[0][31]/CLK 2573.000488 0.000000 820.056763 0.000000 820.056763 820.056763 rp-+
  u8_mem_reg[2][0]/CLK 2569.739014 0.000000 814.827148 0.000000 814.827148 814.827148 rp-+
  u8_mem_reg[0][0]/CLK 2567.838623 0.000000 811.789001 0.000000 811.789001 811.789001 rp-+
  u8_mem_reg[3][2]/CLK 2567.034180 0.000000 810.747620 0.000000 810.747620 810.747620 rp-+
  u8_mem_reg[1][2]/CLK 2567.033936 0.000000 810.744812 0.000000 810.744812 810.744812 rp-+
  u8_mem_reg[0][2]/CLK 2567.033447 0.000000 810.735718 0.000000 810.735718 810.735718 rp-+
  u8_mem_reg[3][23]/CLK 2567.032227 0.000000 810.707520 0.000000 810.707520 810.707520 rp-+
  u8_mem_reg[3][0]/CLK 2567.023682 0.000000 810.515991 0.000000 810.515991 810.515991 rp-+
  u8_mem_reg[1][23]/CLK 2558.662598 0.000000 797.331604 0.000000 797.331604 797.331604 rp-+
  u8_mem_reg[0][23]/CLK 2558.662109 0.000000 797.328918 0.000000 797.328918 797.328918 rp-+
  u8_mem_reg[2][27]/CLK 2558.653564 0.000000 797.274170 0.000000 797.274170 797.274170 rp-+
  u8_mem_reg[2][31]/CLK 2558.646973 0.000000 797.230652 0.000000 797.230652 797.230652 rp-+
  u8_mem_reg[3][31]/CLK 2556.996094 0.000000 794.494324 0.000000 794.494324 794.494324 rp-+
  u8_mem_reg[2][23]/CLK 2552.970703 0.000000 790.112366 0.000000 790.112366 790.112366 rp-+
  u8_mem_reg[0][18]/CLK 2539.779785 0.000000 771.444275 0.000000 771.444275 771.444275 rp-+
  u8_mem_reg[3][20]/CLK 2538.735596 0.000000 769.995544 0.000000 769.995544 769.995544 rp-+
  u8_mem_reg[2][20]/CLK 2535.254150 0.000000 765.157166 0.000000 765.157166 765.157166 rp-+
  u8_mem_reg[2][18]/CLK 2535.253906 0.000000 765.154907 0.000000 765.154907 765.154907 rp-+
  u8_mem_reg[3][13]/CLK 2532.132812 0.000000 760.951721 0.000000 760.951721 760.951721 rp-+
  u8_mem_reg[3][29]/CLK 2532.132324 0.000000 760.949158 0.000000 760.949158 760.949158 rp-+
  u8_mem_reg[3][28]/CLK 2532.127197 0.000000 760.919983 0.000000 760.919983 760.919983 rp-+
  u8_mem_reg[3][6]/CLK 2532.125977 0.000000 760.913635 0.000000 760.913635 760.913635 rp-+
  u8_mem_reg[1][17]/CLK 2532.125732 0.000000 760.912354 0.000000 760.912354 760.912354 rp-+
  u8_mem_reg[1][18]/CLK 2532.111572 0.000000 760.830505 0.000000 760.830505 760.830505 rp-+
  u8_mem_reg[3][22]/CLK 2524.160645 0.000000 750.945435 0.000000 750.945435 750.945435 rp-+
  u8_mem_reg[2][22]/CLK 2506.878418 0.000000 728.188232 0.000000 728.188232 728.188232 rp-+
  u8_mem_reg[2][28]/CLK 2502.723145 0.000000 723.031982 0.000000 723.031982 723.031982 rp-+
  u8_mem_reg[2][29]/CLK 2498.791016 0.000000 718.206360 0.000000 718.206360 718.206360 rp-+
  u8_mem_reg[1][26]/CLK 2495.244141 0.000000 713.948303 0.000000 713.948303 713.948303 rp-+
  u8_mem_reg[3][30]/CLK 2495.244629 0.000000 713.942078 0.000000 713.942078 713.942078 rp-+
  u8_mem_reg[1][29]/CLK 2481.492920 0.000000 699.882385 0.000000 699.882385 699.882385 rp-+
  u8_mem_reg[3][4]/CLK 2473.518311 0.000000 690.724121 0.000000 690.724121 690.724121 rp-+
  u8_mem_reg[3][14]/CLK 2472.261719 0.000000 689.304810 0.000000 689.304810 689.304810 rp-+
  u8_mem_reg[1][28]/CLK 2472.261963 0.000000 689.303406 0.000000 689.303406 689.303406 rp-+
  u8_mem_reg[0][29]/CLK 2468.043945 0.000000 684.528992 0.000000 684.528992 684.528992 rp-+
  u13_crac_dout_r_reg[2]/CLK 2430.323730 0.000000 672.354309 0.000000 672.354309 672.354309 rp-+
  u13_crac_dout_r_reg[3]/CLK 2430.324463 0.000000 672.350464 0.000000 672.350464 672.350464 rp-+
  u13_crac_dout_r_reg[1]/CLK 2430.328369 0.000000 672.328918 0.000000 672.328918 672.328918 rp-+
  u13_crac_dout_r_reg[11]/CLK 2430.328613 0.000000 672.328125 0.000000 672.328125 672.328125 rp-+
  u13_crac_dout_r_reg[0]/CLK 2430.346191 0.000000 672.233643 0.000000 672.233643 672.233643 rp-+
  u21_int_set_reg[1]/CLK 2430.383301 0.000000 672.032043 0.000000 672.032043 672.032043 rp-+
  u15_crac_we_r_reg/CLK 2430.394043 0.000000 671.973083 0.000000 671.973083 671.973083 rp-+
  u13_ints_r_reg[16]/CLK 2430.395020 0.000000 671.968201 0.000000 671.968201 671.968201 rp-+
  u21_int_set_reg[0]/CLK 2430.438477 0.000000 671.728027 0.000000 671.728027 671.728027 rp-+
  u13_occ1_r_reg[7]/CLK 2430.443848 0.000000 671.698730 0.000000 671.698730 671.698730 rp-+
  u13_occ0_r_reg[31]/CLK 2430.456543 0.000000 671.637573 0.000000 671.637573 671.637573 rp-+
  u13_intm_r_reg[28]/CLK 2430.462402 0.000000 671.605103 0.000000 671.605103 671.605103 rp-+
  u13_ints_r_reg[15]/CLK 2430.480957 0.000000 671.501099 0.000000 671.501099 671.501099 rp-+
  u20_int_set_reg[0]/CLK 2430.491699 0.000000 671.441406 0.000000 671.441406 671.441406 rp-+
  u13_crac_r_reg[6]/CLK 2430.499268 0.000000 671.390808 0.000000 671.390808 671.390808 rp-+
  u13_ints_r_reg[14]/CLK 2430.515381 0.000000 671.309021 0.000000 671.309021 671.309021 rp-+
  u13_intm_r_reg[26]/CLK 2430.515625 0.000000 671.307922 0.000000 671.307922 671.307922 rp-+
  u13_ints_r_reg[11]/CLK 2430.520996 0.000000 671.277344 0.000000 671.277344 671.277344 rp-+
  u13_icc_r_reg[7]/CLK 2430.528564 0.000000 671.233704 0.000000 671.233704 671.233704 rp-+
  u22_int_set_reg[1]/CLK 2430.528320 0.000000 671.228088 0.000000 671.228088 671.228088 rp-+
  u13_icc_r_reg[6]/CLK 2430.539062 0.000000 671.173706 0.000000 671.173706 671.173706 rp-+
  u13_icc_r_reg[15]/CLK 2430.545898 0.000000 671.134033 0.000000 671.134033 671.134033 rp-+
  u13_ints_r_reg[18]/CLK 2430.549805 0.000000 671.110962 0.000000 671.110962 671.110962 rp-+
  u13_occ1_r_reg[15]/CLK 2430.570801 0.000000 670.987671 0.000000 670.987671 670.987671 rp-+
  u13_crac_r_reg[5]/CLK 2430.823242 0.000000 669.518433 0.000000 669.518433 669.518433 rp-+
  u13_crac_r_reg[4]/CLK 2430.916016 0.000000 668.958191 0.000000 668.958191 668.958191 rp-+
  u13_occ1_r_reg[12]/CLK 2431.069092 0.000000 668.018921 0.000000 668.018921 668.018921 rp-+
  u12_wb_data_o_reg[10]/CLK 2431.069336 0.000000 668.017273 0.000000 668.017273 668.017273 rp-+
  u12_wb_data_o_reg[4]/CLK 2431.124512 0.000000 667.663269 0.000000 667.663269 667.663269 rp-+
  u8_mem_reg[1][22]/CLK 2452.752930 0.000000 667.613403 0.000000 667.613403 667.613403 rp-+
  u13_occ1_r_reg[13]/CLK 2431.264404 0.000000 666.758545 0.000000 666.758545 666.758545 rp-+
  u13_occ1_r_reg[14]/CLK 2431.395996 0.000000 665.881409 0.000000 665.881409 665.881409 rp-+
  u14_u4_full_empty_r_reg/CLK 2431.437500 0.000000 665.644470 0.000000 665.644470 665.644470 rp-+
  u13_occ1_r_reg[4]/CLK 2431.440186 0.000000 665.623352 0.000000 665.623352 665.623352 rp-+
  u16_u4_dma_req_r1_reg/CLK 2431.448730 0.000000 665.557556 0.000000 665.557556 665.557556 rp-+
  u13_crac_dout_r_reg[15]/CLK 2431.454590 0.000000 665.511047 0.000000 665.511047 665.511047 rp-+
  u16_u4_dma_req_reg/CLK 2431.464355 0.000000 665.435669 0.000000 665.435669 665.435669 rp-+
  u16_u3_dma_req_r1_reg/CLK 2431.468262 0.000000 665.404602 0.000000 665.404602 665.404602 rp-+
  u14_u5_full_empty_r_reg/CLK 2431.468506 0.000000 665.402954 0.000000 665.402954 665.402954 rp-+
  u16_u3_dma_req_reg/CLK 2431.609131 0.000000 664.387085 0.000000 664.387085 664.387085 rp-+
  u8_wp_reg[2]/CLK     2431.713623 0.000000 663.652466 0.000000 663.652466 663.652466 rp-+
  u8_mem_reg[2][2]/CLK 2431.720947 0.000000 663.589417 0.000000 663.589417 663.589417 rp-+
  u8_mem_reg[3][17]/CLK 2431.726807 0.000000 663.540405 0.000000 663.540405 663.540405 rp-+
  u8_mem_reg[2][17]/CLK 2431.738525 0.000000 663.439026 0.000000 663.439026 663.439026 rp-+
  u8_mem_reg[2][10]/CLK 2431.805664 0.000000 662.918823 0.000000 662.918823 662.918823 rp-+
  u8_mem_reg[3][8]/CLK 2431.963135 0.000000 661.678101 0.000000 661.678101 661.678101 rp-+
  u8_mem_reg[1][8]/CLK 2432.028564 0.000000 661.530945 0.000000 661.530945 661.530945 rp-+
  u8_mem_reg[2][8]/CLK 2432.087402 0.000000 661.036865 0.000000 661.036865 661.036865 rp-+
  u13_crac_dout_r_reg[12]/CLK 2432.101074 0.000000 660.957581 0.000000 660.957581 660.957581 rp-+
  u13_crac_dout_r_reg[13]/CLK 2432.101562 0.000000 660.952881 0.000000 660.952881 660.952881 rp-+
  u13_crac_dout_r_reg[14]/CLK 2432.102539 0.000000 660.943359 0.000000 660.943359 660.943359 rp-+
  u13_occ1_r_reg[2]/CLK 2432.103027 0.000000 660.939392 0.000000 660.939392 660.939392 rp-+
  u8_mem_reg[3][16]/CLK 2432.181641 0.000000 660.219788 0.000000 660.219788 660.219788 rp-+
  u7_rp_reg[3]/CLK     2432.225586 0.000000 659.687866 0.000000 659.687866 659.687866 rp-+
  u8_mem_reg[0][6]/CLK 2432.226562 0.000000 659.673767 0.000000 659.673767 659.673767 rp-+
  u8_mem_reg[0][12]/CLK 2432.231201 0.000000 659.608459 0.000000 659.608459 659.608459 rp-+
  u7_status_reg[1]/CLK 2432.234863 0.000000 659.556519 0.000000 659.556519 659.556519 rp-+
  u21_int_set_reg[2]/CLK 2432.238770 0.000000 659.502014 0.000000 659.502014 659.502014 rp-+
  u8_mem_reg[2][12]/CLK 2432.244385 0.000000 659.422363 0.000000 659.422363 659.422363 rp-+
  u8_mem_reg[0][16]/CLK 2432.253418 0.000000 659.294434 0.000000 659.294434 659.294434 rp-+
  u7_status_reg[0]/CLK 2432.259033 0.000000 659.216370 0.000000 659.216370 659.216370 rp-+
  u8_mem_reg[2][16]/CLK 2432.260498 0.000000 659.196594 0.000000 659.196594 659.196594 rp-+
  u8_mem_reg[0][8]/CLK 2432.266113 0.000000 659.117798 0.000000 659.117798 659.117798 rp-+
  u8_mem_reg[3][12]/CLK 2432.402344 0.000000 657.240784 0.000000 657.240784 657.240784 rp-+
  u8_mem_reg[0][28]/CLK 2442.694092 0.000000 656.818359 0.000000 656.818359 656.818359 rp-+
  u8_mem_reg[2][14]/CLK 2442.694336 0.000000 656.814880 0.000000 656.814880 656.814880 rp-+
  u8_mem_reg[3][10]/CLK 2432.486328 0.000000 656.066956 0.000000 656.066956 656.066956 rp-+
  u8_mem_reg[0][17]/CLK 2432.486328 0.000000 656.065674 0.000000 656.065674 656.065674 rp-+
  u8_mem_reg[0][10]/CLK 2432.488525 0.000000 656.034119 0.000000 656.034119 656.034119 rp-+
  u8_mem_reg[1][12]/CLK 2432.491211 0.000000 655.995483 0.000000 655.995483 655.995483 rp-+
  u8_mem_reg[1][10]/CLK 2432.531982 0.000000 655.414124 0.000000 655.414124 655.414124 rp-+
  u8_mem_reg[1][6]/CLK 2432.623291 0.000000 654.096680 0.000000 654.096680 654.096680 rp-+
  u8_mem_reg[1][4]/CLK 2432.624756 0.000000 654.074280 0.000000 654.074280 654.074280 rp-+
  u8_mem_reg[1][13]/CLK 2432.679932 0.000000 653.258118 0.000000 653.258118 653.258118 rp-+
  u8_mem_reg[1][16]/CLK 2432.723633 0.000000 652.605408 0.000000 652.605408 652.605408 rp-+
  u8_mem_reg[1][14]/CLK 2432.723877 0.000000 652.604004 0.000000 652.604004 652.604004 rp-+
  u8_mem_reg[2][6]/CLK 2432.894531 0.000000 649.949951 0.000000 649.949951 649.949951 rp-+
  u8_mem_reg[2][4]/CLK 2432.949463 0.000000 649.055298 0.000000 649.055298 649.055298 rp-+
  u8_mem_reg[2][13]/CLK 2433.036865 0.000000 647.571594 0.000000 647.571594 647.571594 rp-+
  u8_mem_reg[0][13]/CLK 2429.708496 0.000000 642.598816 0.000000 642.598816 642.598816 rp-+
  u26_ps_cnt_reg[4]/CLK 1688.612061 0.000000 629.910339 0.000000 629.910339 629.910339 rp-+
  u10_mem_reg[1][10]/CLK 1688.568726 0.000000 629.831482 0.000000 629.831482 629.831482 rp-+
  u10_mem_reg[0][10]/CLK 1688.557983 0.000000 629.814026 0.000000 629.814026 629.814026 rp-+
  u10_mem_reg[3][10]/CLK 1688.546509 0.000000 629.796204 0.000000 629.796204 629.796204 rp-+
  u10_mem_reg[3][12]/CLK 1688.523193 0.000000 629.762207 0.000000 629.762207 629.762207 rp-+
  u2_bit_clk_e_reg/CLK 1688.520630 0.000000 629.758301 0.000000 629.758301 629.758301 rp-+
  u10_mem_reg[0][13]/CLK 1688.433716 0.000000 629.651733 0.000000 629.651733 629.651733 rp-+
  u10_mem_reg[0][22]/CLK 1688.399902 0.000000 629.615784 0.000000 629.615784 629.615784 rp-+
  u10_mem_reg[1][22]/CLK 1688.043579 0.000000 629.332153 0.000000 629.332153 629.332153 rp-+
  u10_mem_reg[1][9]/CLK 1687.835938 0.000000 629.209106 0.000000 629.209106 629.209106 rp-+
  u10_mem_reg[0][9]/CLK 1687.351440 0.000000 628.977356 0.000000 628.977356 628.977356 rp-+
  u2_to_cnt_reg[2]/CLK 1687.264893 0.000000 628.941406 0.000000 628.941406 628.941406 rp-+
  u10_mem_reg[2][21]/CLK 1687.260864 0.000000 628.939697 0.000000 628.939697 628.939697 rp-+
  u10_mem_reg[1][25]/CLK 1686.734619 0.000000 628.747681 0.000000 628.747681 628.747681 rp-+
  u10_mem_reg[0][25]/CLK 1686.646973 0.000000 628.717529 0.000000 628.717529 628.717529 rp-+
  u10_mem_reg[2][29]/CLK 1686.127930 0.000000 628.551453 0.000000 628.551453 628.551453 rp-+
  u2_to_cnt_reg[4]/CLK 1686.054810 0.000000 628.529053 0.000000 628.529053 628.529053 rp-+
  u10_mem_reg[0][23]/CLK 1685.811890 0.000000 628.458923 0.000000 628.458923 628.458923 rp-+
  u2_to_cnt_reg[3]/CLK 1684.712891 0.000000 628.015442 0.000000 628.015442 628.015442 rp-+
  u10_din_tmp1_reg[14]/CLK 1683.394775 0.000000 627.964966 0.000000 627.964966 627.964966 rp-+
  u10_din_tmp1_reg[3]/CLK 1683.476318 0.000000 627.943359 0.000000 627.943359 627.943359 rp-+
  u10_din_tmp1_reg[7]/CLK 1683.509033 0.000000 627.926208 0.000000 627.926208 627.926208 rp-+
  u10_din_tmp1_reg[15]/CLK 1683.119019 0.000000 627.880188 0.000000 627.880188 627.880188 rp-+
  u10_mem_reg[1][3]/CLK 1683.104614 0.000000 627.871094 0.000000 627.871094 627.871094 rp-+
  u10_mem_reg[3][30]/CLK 1683.061768 0.000000 627.842468 0.000000 627.842468 627.842468 rp-+
  u10_mem_reg[1][31]/CLK 1682.625977 0.000000 627.461060 0.000000 627.461060 627.461060 rp-+
  u10_mem_reg[1][26]/CLK 1680.218628 0.000000 627.369568 0.000000 627.369568 627.369568 rp-+
  u10_mem_reg[3][18]/CLK 1682.504272 0.000000 627.343018 0.000000 627.343018 627.343018 rp-+
  u10_dout_reg[28]/CLK 1688.664917 0.000000 627.342651 0.000000 627.342651 627.342651 rp-+
  u10_mem_reg[2][19]/CLK 1688.664673 0.000000 627.338867 0.000000 627.338867 627.338867 rp-+
  u10_mem_reg[3][19]/CLK 1688.662964 0.000000 627.311035 0.000000 627.311035 627.311035 rp-+
  u10_mem_reg[3][17]/CLK 1682.468018 0.000000 627.307983 0.000000 627.307983 627.307983 rp-+
  u10_mem_reg[3][31]/CLK 1682.462891 0.000000 627.303101 0.000000 627.303101 627.303101 rp-+
  u10_mem_reg[2][30]/CLK 1682.453735 0.000000 627.293945 0.000000 627.293945 627.293945 rp-+
  u10_mem_reg[1][23]/CLK 1688.675659 0.000000 627.231079 0.000000 627.231079 627.231079 rp-+
  u10_mem_reg[1][1]/CLK 1682.308350 0.000000 627.155334 0.000000 627.155334 627.155334 rp-+
  u10_dout_reg[25]/CLK 1688.643066 0.000000 627.033386 0.000000 627.033386 627.033386 rp-+
  u10_mem_reg[2][11]/CLK 1688.640015 0.000000 626.997498 0.000000 626.997498 626.997498 rp-+
  u10_mem_reg[1][27]/CLK 1681.186157 0.000000 626.301025 0.000000 626.301025 626.301025 rp-+
  u10_mem_reg[0][27]/CLK 1681.179565 0.000000 626.297180 0.000000 626.297180 626.297180 rp-+
  u10_mem_reg[3][27]/CLK 1680.809570 0.000000 626.105774 0.000000 626.105774 626.105774 rp-+
  u10_mem_reg[0][26]/CLK 1680.738403 0.000000 626.073486 0.000000 626.073486 626.073486 rp-+
  u10_mem_reg[1][18]/CLK 1680.684204 0.000000 626.050110 0.000000 626.050110 626.050110 rp-+
  u10_mem_reg[0][31]/CLK 1680.670166 0.000000 626.044067 0.000000 626.044067 626.044067 rp-+
  u10_mem_reg[0][11]/CLK 1680.672241 0.000000 626.040894 0.000000 626.040894 626.040894 rp-+
  u10_mem_reg[3][26]/CLK 1688.600830 0.000000 625.412415 0.000000 625.412415 625.412415 rp-+
  u10_mem_reg[0][28]/CLK 1688.557983 0.000000 625.358154 0.000000 625.358154 625.358154 rp-+
  u10_mem_reg[3][28]/CLK 1688.555908 0.000000 625.354431 0.000000 625.354431 625.354431 rp-+
  u10_mem_reg[3][25]/CLK 1688.496826 0.000000 625.239868 0.000000 625.239868 625.239868 rp-+
  u10_mem_reg[1][28]/CLK 1688.496582 0.000000 625.239075 0.000000 625.239075 625.239075 rp-+
  u10_mem_reg[0][20]/CLK 1688.479248 0.000000 625.161072 0.000000 625.161072 625.161072 rp-+
  u10_mem_reg[3][20]/CLK 1688.449829 0.000000 625.122192 0.000000 625.122192 625.122192 rp-+
  u10_mem_reg[3][29]/CLK 1688.434937 0.000000 625.082031 0.000000 625.082031 625.082031 rp-+
  u10_mem_reg[3][23]/CLK 1688.403076 0.000000 624.969177 0.000000 624.969177 624.969177 rp-+
  u10_mem_reg[1][20]/CLK 1687.883911 0.000000 623.489380 0.000000 623.489380 623.489380 rp-+
  u10_mem_reg[3][11]/CLK 1686.409180 0.000000 618.727051 0.000000 618.727051 618.727051 rp-+
  u10_din_tmp1_reg[11]/CLK 1686.007812 0.000000 618.320862 0.000000 618.320862 618.320862 rp-+
  u10_din_tmp1_reg[9]/CLK 1684.982544 0.000000 617.478577 0.000000 617.478577 617.478577 rp-+
  u10_din_tmp1_reg[5]/CLK 1684.928223 0.000000 617.045410 0.000000 617.045410 617.045410 rp-+
  u10_din_tmp1_reg[13]/CLK 1684.926270 0.000000 617.018921 0.000000 617.018921 617.018921 rp-+
  u10_mem_reg[2][5]/CLK 1684.582153 0.000000 615.768799 0.000000 615.768799 615.768799 rp-+
  u8_mem_reg[0][14]/CLK 2406.060059 0.000000 615.272461 0.000000 615.272461 615.272461 rp-+
  u3_mem_reg[3][3]/CLK 1683.446777 0.000000 615.104614 0.000000 615.104614 615.104614 rp-+
  u10_mem_reg[2][6]/CLK 1683.440430 0.000000 615.066650 0.000000 615.066650 615.066650 rp-+
  u10_mem_reg[3][6]/CLK 1683.422241 0.000000 614.955322 0.000000 614.955322 614.955322 rp-+
  u10_mem_reg[3][8]/CLK 1683.417236 0.000000 614.925232 0.000000 614.925232 614.925232 rp-+
  u10_dout_reg[12]/CLK 1683.414429 0.000000 614.907654 0.000000 614.907654 614.907654 rp-+
  u10_dout_reg[9]/CLK  1683.411133 0.000000 614.888000 0.000000 614.888000 614.888000 rp-+
  u10_dout_reg[13]/CLK 1683.403809 0.000000 614.842896 0.000000 614.842896 614.842896 rp-+
  u10_dout_reg[22]/CLK 1683.403198 0.000000 614.839478 0.000000 614.839478 614.839478 rp-+
  u10_mem_reg[3][21]/CLK 1684.238525 0.000000 614.713745 0.000000 614.713745 614.713745 rp-+
  u10_dout_reg[6]/CLK  1683.339600 0.000000 614.449768 0.000000 614.449768 614.449768 rp-+
  u10_dout_reg[10]/CLK 1683.307495 0.000000 614.251770 0.000000 614.251770 614.251770 rp-+
  u10_wp_reg[3]/CLK    1683.216797 0.000000 613.681335 0.000000 613.681335 613.681335 rp-+
  u10_mem_reg[3][2]/CLK 1683.209473 0.000000 613.634399 0.000000 613.634399 613.634399 rp-+
  u10_mem_reg[1][5]/CLK 1683.815552 0.000000 613.359741 0.000000 613.359741 613.359741 rp-+
  u10_mem_reg[3][9]/CLK 1683.691040 0.000000 612.933960 0.000000 612.933960 612.933960 rp-+
  u10_mem_reg[1][2]/CLK 1683.055542 0.000000 612.599792 0.000000 612.599792 612.599792 rp-+
  u10_mem_reg[0][4]/CLK 1683.670654 0.000000 611.848877 0.000000 611.848877 611.848877 rp-+
  u10_din_tmp1_reg[10]/CLK 1683.815552 0.000000 611.393982 0.000000 611.393982 611.393982 rp-+
  u10_mem_reg[1][4]/CLK 1683.229004 0.000000 611.369873 0.000000 611.369873 611.369873 rp-+
  u10_mem_reg[2][4]/CLK 1682.978638 0.000000 611.063477 0.000000 611.063477 611.063477 rp-+
  u10_mem_reg[0][5]/CLK 1683.179565 0.000000 610.755798 0.000000 610.755798 610.755798 rp-+
  u10_mem_reg[3][22]/CLK 1683.010620 0.000000 610.562988 0.000000 610.562988 610.562988 rp-+
  u10_mem_reg[1][6]/CLK 1682.419556 0.000000 610.244934 0.000000 610.244934 610.244934 rp-+
  u10_mem_reg[0][8]/CLK 1682.087036 0.000000 608.314392 0.000000 608.314392 608.314392 rp-+
  u10_mem_reg[0][14]/CLK 1681.930908 0.000000 608.119385 0.000000 608.119385 608.119385 rp-+
  u10_mem_reg[1][12]/CLK 1681.721313 0.000000 607.795166 0.000000 607.795166 607.795166 rp-+
  u10_mem_reg[0][15]/CLK 1681.885132 0.000000 607.644409 0.000000 607.644409 607.644409 rp-+
  u10_mem_reg[0][12]/CLK 1681.628296 0.000000 607.619446 0.000000 607.619446 607.619446 rp-+
  u10_mem_reg[1][13]/CLK 1682.523682 0.000000 606.786682 0.000000 606.786682 606.786682 rp-+
  u10_mem_reg[2][15]/CLK 1682.352051 0.000000 605.544617 0.000000 605.544617 605.544617 rp-+
  u10_mem_reg[1][24]/CLK 1682.223877 0.000000 604.133606 0.000000 604.133606 604.133606 rp-+
  u7_mem_reg[2][3]/CLK 2395.740967 0.000000 603.891663 0.000000 603.891663 603.891663 rp-+
  u10_mem_reg[0][2]/CLK 1682.142090 0.000000 603.367432 0.000000 603.367432 603.367432 rp-+
  u10_mem_reg[2][14]/CLK 1682.142456 0.000000 603.352295 0.000000 603.352295 603.352295 rp-+
  u10_mem_reg[2][16]/CLK 1682.142578 0.000000 603.346130 0.000000 603.346130 603.346130 rp-+
  u10_mem_reg[1][14]/CLK 1682.142578 0.000000 603.344238 0.000000 603.344238 603.344238 rp-+
  u10_mem_reg[2][24]/CLK 1682.143799 0.000000 603.282166 0.000000 603.282166 603.282166 rp-+
  u10_mem_reg[3][16]/CLK 1682.143921 0.000000 603.272827 0.000000 603.272827 603.272827 rp-+
  u10_din_tmp1_reg[6]/CLK 1682.101807 0.000000 601.980591 0.000000 601.980591 601.980591 rp-+
  u10_mem_reg[0][24]/CLK 1682.057251 0.000000 600.696777 0.000000 600.696777 600.696777 rp-+
  u7_mem_reg[0][3]/CLK 2390.797119 0.000000 598.535461 0.000000 598.535461 598.535461 rp-+
  u10_din_tmp1_reg[12]/CLK 1681.048462 0.000000 597.484253 0.000000 597.484253 597.484253 rp-+
  u10_mem_reg[1][7]/CLK 1681.237183 0.000000 594.335876 0.000000 594.335876 594.335876 rp-+
  u10_mem_reg[3][7]/CLK 1681.237305 0.000000 594.334412 0.000000 594.334412 594.334412 rp-+
  u8_dout_reg[5]/CLK   2373.725830 0.000000 591.515442 0.000000 591.515442 591.515442 rp-+
  u8_mem_reg[0][21]/CLK 2373.725830 0.000000 591.514343 0.000000 591.514343 591.514343 rp-+
  u8_mem_reg[1][21]/CLK 2373.725830 0.000000 591.513611 0.000000 591.513611 591.513611 rp-+
  u8_dout_reg[7]/CLK   2373.726318 0.000000 591.509460 0.000000 591.509460 591.509460 rp-+
  u8_dout_reg[9]/CLK   2373.732910 0.000000 591.432739 0.000000 591.432739 591.432739 rp-+
  u8_dout_reg[4]/CLK   2373.740967 0.000000 591.340820 0.000000 591.340820 591.340820 rp-+
  u8_mem_reg[2][21]/CLK 2373.747070 0.000000 591.269775 0.000000 591.269775 591.269775 rp-+
  u8_mem_reg[2][25]/CLK 2373.749023 0.000000 591.248535 0.000000 591.248535 591.248535 rp-+
  u8_mem_reg[3][21]/CLK 2373.756836 0.000000 591.157898 0.000000 591.157898 591.157898 rp-+
  u8_mem_reg[1][27]/CLK 2373.767578 0.000000 591.033081 0.000000 591.033081 591.033081 rp-+
  u8_dout_reg[6]/CLK   2373.772461 0.000000 590.978027 0.000000 590.978027 590.978027 rp-+
  u8_dout_reg[13]/CLK  2373.772949 0.000000 590.970520 0.000000 590.970520 590.970520 rp-+
  u8_dout_reg[11]/CLK  2373.789795 0.000000 590.773560 0.000000 590.773560 590.773560 rp-+
  u8_dout_reg[15]/CLK  2373.792236 0.000000 590.745972 0.000000 590.745972 590.745972 rp-+
  u8_mem_reg[3][27]/CLK 2373.814209 0.000000 590.486389 0.000000 590.486389 590.486389 rp-+
  u8_dout_reg[8]/CLK   2373.823975 0.000000 590.371704 0.000000 590.371704 590.371704 rp-+
  u8_dout_reg[19]/CLK  2373.826904 0.000000 590.336792 0.000000 590.336792 590.336792 rp-+
  u8_dout_reg[10]/CLK  2373.837646 0.000000 590.210083 0.000000 590.210083 590.210083 rp-+
  u10_din_tmp1_reg[4]/CLK 1681.466919 0.000000 590.099426 0.000000 590.099426 590.099426 rp-+
  u8_dout_reg[12]/CLK  2373.849854 0.000000 590.063904 0.000000 590.063904 590.063904 rp-+
  u8_dout_reg[14]/CLK  2373.876465 0.000000 589.743408 0.000000 589.743408 589.743408 rp-+
  u8_dout_reg[16]/CLK  2373.939697 0.000000 588.968872 0.000000 588.968872 588.968872 rp-+
  u10_dout_reg[11]/CLK 1681.524658 0.000000 588.697144 0.000000 588.697144 588.697144 rp-+
  u10_dout_reg[29]/CLK 1681.525391 0.000000 588.690613 0.000000 588.690613 588.690613 rp-+
  u8_dout_reg[17]/CLK  2373.967529 0.000000 588.623596 0.000000 588.623596 588.623596 rp-+
  u8_dout_reg[18]/CLK  2374.014160 0.000000 588.032715 0.000000 588.032715 588.032715 rp-+
  u8_mem_reg[3][26]/CLK 2374.042725 0.000000 587.665283 0.000000 587.665283 587.665283 rp-+
  u8_mem_reg[3][24]/CLK 2374.045654 0.000000 587.624634 0.000000 587.624634 587.624634 rp-+
  u8_mem_reg[2][26]/CLK 2374.066162 0.000000 587.355835 0.000000 587.355835 587.355835 rp-+
  u8_mem_reg[1][30]/CLK 2374.084473 0.000000 587.111938 0.000000 587.111938 587.111938 rp-+
  u8_mem_reg[2][24]/CLK 2374.097412 0.000000 586.937012 0.000000 586.937012 586.937012 rp-+
  u8_mem_reg[1][24]/CLK 2374.114990 0.000000 586.699707 0.000000 586.699707 586.699707 rp-+
  u10_din_tmp1_reg[2]/CLK 1681.604126 0.000000 586.467285 0.000000 586.467285 586.467285 rp-+
  u8_mem_reg[0][30]/CLK 2374.136963 0.000000 586.399048 0.000000 586.399048 586.399048 rp-+
  u8_mem_reg[1][20]/CLK 2374.166748 0.000000 585.983337 0.000000 585.983337 585.983337 rp-+
  u8_mem_reg[2][30]/CLK 2374.201416 0.000000 585.492065 0.000000 585.492065 585.492065 rp-+
  u8_mem_reg[0][24]/CLK 2374.236328 0.000000 584.985352 0.000000 584.985352 584.985352 rp-+
  u8_mem_reg[0][26]/CLK 2374.266846 0.000000 584.532104 0.000000 584.532104 584.532104 rp-+
  u10_din_tmp1_reg[0]/CLK 1681.653198 0.000000 584.280945 0.000000 584.280945 584.280945 rp-+
  u7_dout_reg[0]/CLK   2374.288574 0.000000 584.204956 0.000000 584.204956 584.204956 rp-+
  u8_mem_reg[0][22]/CLK 2374.318604 0.000000 583.738159 0.000000 583.738159 583.738159 rp-+
  u7_mem_reg[0][1]/CLK 2374.356689 0.000000 583.127014 0.000000 583.127014 583.127014 rp-+
  u8_mem_reg[0][4]/CLK 2374.395264 0.000000 582.493225 0.000000 582.493225 582.493225 rp-+
  u8_mem_reg[0][20]/CLK 2374.395508 0.000000 582.486328 0.000000 582.486328 582.486328 rp-+
  u10_din_tmp1_reg[8]/CLK 1681.672852 0.000000 582.270203 0.000000 582.270203 582.270203 rp-+
  u10_mem_reg[0][16]/CLK 1681.671143 0.000000 582.180786 0.000000 582.180786 582.180786 rp-+
  u7_mem_reg[2][0]/CLK 2374.417969 0.000000 582.099426 0.000000 582.099426 582.099426 rp-+
  u7_mem_reg[2][1]/CLK 2374.418213 0.000000 582.096985 0.000000 582.096985 582.096985 rp-+
  u7_mem_reg[1][0]/CLK 2374.425537 0.000000 581.621704 0.000000 581.621704 581.621704 rp-+
  u10_mem_reg[1][0]/CLK 1681.639893 0.000000 580.002502 0.000000 580.002502 580.002502 rp-+
  u10_mem_reg[0][0]/CLK 1681.552856 0.000000 577.345764 0.000000 577.345764 577.345764 rp-+
  u7_mem_reg[1][4]/CLK 2370.453369 0.000000 577.030334 0.000000 577.030334 577.030334 rp-+
  u7_mem_reg[1][18]/CLK 2327.381104 0.000000 576.119263 0.000000 576.119263 576.119263 rp-+
  u7_mem_reg[2][18]/CLK 2327.384766 0.000000 576.109802 0.000000 576.109802 576.109802 rp-+
  u7_dout_reg[4]/CLK   2327.401123 0.000000 576.068665 0.000000 576.068665 576.068665 rp-+
  u7_mem_reg[2][13]/CLK 2327.413086 0.000000 576.038330 0.000000 576.038330 576.038330 rp-+
  u7_mem_reg[2][4]/CLK 2327.450439 0.000000 575.943176 0.000000 575.943176 575.943176 rp-+
  u7_mem_reg[0][0]/CLK 2327.461914 0.000000 575.913940 0.000000 575.913940 575.913940 rp-+
  u7_dout_reg[1]/CLK   2327.462891 0.000000 575.910950 0.000000 575.910950 575.910950 rp-+
  u7_dout_reg[3]/CLK   2327.469482 0.000000 575.894043 0.000000 575.894043 575.894043 rp-+
  u7_dout_reg[2]/CLK   2327.474365 0.000000 575.881592 0.000000 575.881592 575.881592 rp-+
  u7_mem_reg[0][4]/CLK 2327.593750 0.000000 575.572266 0.000000 575.572266 575.572266 rp-+
  u7_mem_reg[0][13]/CLK 2327.619873 0.000000 575.504028 0.000000 575.504028 575.504028 rp-+
  u7_mem_reg[0][18]/CLK 2327.656494 0.000000 575.407959 0.000000 575.407959 575.407959 rp-+
  u7_mem_reg[0][14]/CLK 2327.678467 0.000000 575.349731 0.000000 575.349731 575.349731 rp-+
  u7_dout_reg[5]/CLK   2327.758301 0.000000 575.137024 0.000000 575.137024 575.137024 rp-+
  u10_dout_reg[24]/CLK 1681.435669 0.000000 575.050842 0.000000 575.050842 575.050842 rp-+
  u7_mem_reg[1][14]/CLK 2327.826172 0.000000 574.953796 0.000000 574.953796 574.953796 rp-+
  u7_dout_reg[6]/CLK   2327.854736 0.000000 574.876282 0.000000 574.876282 574.876282 rp-+
  u7_dout_reg[7]/CLK   2327.972900 0.000000 574.551147 0.000000 574.551147 574.551147 rp-+
  u7_dout_reg[8]/CLK   2328.018311 0.000000 574.424561 0.000000 574.424561 574.424561 rp-+
  u7_dout_reg[9]/CLK   2328.032227 0.000000 574.385620 0.000000 574.385620 574.385620 rp-+
  u7_dout_reg[18]/CLK  2328.129883 0.000000 574.108521 0.000000 574.108521 574.108521 rp-+
  u7_dout_reg[16]/CLK  2328.181152 0.000000 573.961670 0.000000 573.961670 573.961670 rp-+
  u7_dout_reg[15]/CLK  2328.218750 0.000000 573.852905 0.000000 573.852905 573.852905 rp-+
  u7_dout_reg[10]/CLK  2328.273926 0.000000 573.692749 0.000000 573.692749 573.692749 rp-+
  u7_dout_reg[14]/CLK  2328.290771 0.000000 573.643005 0.000000 573.643005 573.643005 rp-+
  u7_dout_reg[13]/CLK  2328.500488 0.000000 573.475647 0.000000 573.475647 573.475647 rp-+
  u7_mem_reg[0][24]/CLK 2328.623779 0.000000 573.096924 0.000000 573.096924 573.096924 rp-+
  u7_mem_reg[1][30]/CLK 2328.625488 0.000000 573.091858 0.000000 573.091858 573.091858 rp-+
  u7_mem_reg[0][30]/CLK 2328.626465 0.000000 573.088562 0.000000 573.088562 573.088562 rp-+
  u7_mem_reg[1][24]/CLK 2328.626465 0.000000 573.088562 0.000000 573.088562 573.088562 rp-+
  u7_mem_reg[0][27]/CLK 2328.634766 0.000000 573.060913 0.000000 573.060913 573.060913 rp-+
  u7_mem_reg[1][27]/CLK 2328.652100 0.000000 573.003235 0.000000 573.003235 573.003235 rp-+
  u7_dout_reg[12]/CLK  2328.682617 0.000000 572.901367 0.000000 572.901367 572.901367 rp-+
  u7_dout_reg[11]/CLK  2328.785645 0.000000 572.563538 0.000000 572.563538 572.563538 rp-+
  u7_mem_reg[2][30]/CLK 2328.807373 0.000000 572.491699 0.000000 572.491699 572.491699 rp-+
  u10_dout_reg[23]/CLK 1681.254639 0.000000 572.415405 0.000000 572.415405 572.415405 rp-+
  u7_mem_reg[2][28]/CLK 2328.913818 0.000000 572.139526 0.000000 572.139526 572.139526 rp-+
  u7_mem_reg[2][27]/CLK 2329.042480 0.000000 571.700867 0.000000 571.700867 571.700867 rp-+
  u7_mem_reg[3][27]/CLK 2329.062012 0.000000 571.633240 0.000000 571.633240 571.633240 rp-+
  u7_mem_reg[3][29]/CLK 2329.265137 0.000000 570.706055 0.000000 570.706055 570.706055 rp-+
  u7_mem_reg[3][30]/CLK 2329.265381 0.000000 570.704712 0.000000 570.704712 570.704712 rp-+
  u7_mem_reg[2][29]/CLK 2329.268066 0.000000 570.689087 0.000000 570.689087 570.689087 rp-+
  u7_mem_reg[1][21]/CLK 2329.354004 0.000000 570.201233 0.000000 570.201233 570.201233 rp-+
  u7_mem_reg[1][29]/CLK 2329.414795 0.000000 569.854858 0.000000 569.854858 569.854858 rp-+
  u10_dout_reg[15]/CLK 1680.979126 0.000000 569.523682 0.000000 569.523682 569.523682 rp-+
  u7_mem_reg[3][21]/CLK 2329.540771 0.000000 569.127991 0.000000 569.127991 569.127991 rp-+
  u7_mem_reg[1][1]/CLK 2362.954102 0.000000 569.099854 0.000000 569.099854 569.099854 rp-+
  u7_mem_reg[1][26]/CLK 2329.597900 0.000000 568.794556 0.000000 568.794556 568.794556 rp-+
  u7_mem_reg[1][22]/CLK 2329.703369 0.000000 568.172119 0.000000 568.172119 568.172119 rp-+
  u10_dout_reg[3]/CLK  1680.812378 0.000000 567.892761 0.000000 567.892761 567.892761 rp-+
  u10_dout_reg[30]/CLK 1680.812622 0.000000 567.889954 0.000000 567.889954 567.889954 rp-+
  u7_mem_reg[2][21]/CLK 2329.754395 0.000000 567.868713 0.000000 567.868713 567.868713 rp-+
  u10_dout_reg[5]/CLK  1680.813721 0.000000 567.868225 0.000000 567.868225 567.868225 rp-+
  u7_mem_reg[0][21]/CLK 2329.797363 0.000000 567.612732 0.000000 567.612732 567.612732 rp-+
  u7_mem_reg[0][26]/CLK 2329.799072 0.000000 567.602478 0.000000 567.602478 567.602478 rp-+
  u7_mem_reg[2][24]/CLK 2329.804688 0.000000 567.568665 0.000000 567.568665 567.568665 rp-+
  u7_mem_reg[2][26]/CLK 2329.804932 0.000000 567.566956 0.000000 567.566956 567.566956 rp-+
  u7_mem_reg[3][22]/CLK 2329.807129 0.000000 567.552917 0.000000 567.552917 567.552917 rp-+
  u7_mem_reg[3][26]/CLK 2329.818359 0.000000 567.484924 0.000000 567.484924 567.484924 rp-+
  u10_dout_reg[21]/CLK 1680.746948 0.000000 567.229126 0.000000 567.229126 567.229126 rp-+
  u10_dout_reg[7]/CLK  1680.704834 0.000000 566.855164 0.000000 566.855164 566.855164 rp-+
  u7_mem_reg[3][24]/CLK 2329.956787 0.000000 566.641418 0.000000 566.641418 566.641418 rp-+
  u7_mem_reg[3][25]/CLK 2330.050781 0.000000 566.059814 0.000000 566.059814 566.059814 rp-+
  u7_mem_reg[3][20]/CLK 2330.167480 0.000000 565.324158 0.000000 565.324158 565.324158 rp-+
  u14_u7_en_out_l2_reg/CLK 1680.420044 0.000000 564.557373 0.000000 564.557373 564.557373 rp-+
  u7_mem_reg[0][22]/CLK 2330.354980 0.000000 564.115723 0.000000 564.115723 564.115723 rp-+
  u7_mem_reg[3][23]/CLK 2330.412842 0.000000 563.734558 0.000000 563.734558 563.734558 rp-+
  u7_mem_reg[0][29]/CLK 2330.477051 0.000000 563.307190 0.000000 563.307190 563.307190 rp-+
  u7_mem_reg[0][23]/CLK 2330.481201 0.000000 563.278687 0.000000 563.278687 563.278687 rp-+
  u7_mem_reg[0][25]/CLK 2330.486084 0.000000 563.245483 0.000000 563.245483 563.245483 rp-+
  u7_mem_reg[2][22]/CLK 2330.666748 0.000000 562.008728 0.000000 562.008728 562.008728 rp-+
  u7_mem_reg[2][20]/CLK 2330.670166 0.000000 561.984680 0.000000 561.984680 561.984680 rp-+
  u7_mem_reg[2][25]/CLK 2330.670410 0.000000 561.983276 0.000000 561.983276 561.983276 rp-+
  u7_mem_reg[2][23]/CLK 2330.681152 0.000000 561.908936 0.000000 561.908936 561.908936 rp-+
  u10_dout_reg[0]/CLK  1679.910278 0.000000 561.024109 0.000000 561.024109 561.024109 rp-+
  u7_mem_reg[1][25]/CLK 2330.814453 0.000000 560.959961 0.000000 560.959961 560.959961 rp-+
  u7_mem_reg[0][8]/CLK 2330.959717 0.000000 559.892578 0.000000 559.892578 559.892578 rp-+
  u7_mem_reg[2][10]/CLK 2330.960693 0.000000 559.885742 0.000000 559.885742 559.885742 rp-+
  u7_mem_reg[0][20]/CLK 2330.976318 0.000000 559.768799 0.000000 559.768799 559.768799 rp-+
  u7_mem_reg[3][0]/CLK 2352.947266 0.000000 558.753601 0.000000 558.753601 558.753601 rp-+
  u7_mem_reg[0][10]/CLK 2331.117676 0.000000 558.682312 0.000000 558.682312 558.682312 rp-+
  u7_mem_reg[1][23]/CLK 2331.140625 0.000000 558.502014 0.000000 558.502014 558.502014 rp-+
  u7_mem_reg[1][20]/CLK 2331.200195 0.000000 558.027710 0.000000 558.027710 558.027710 rp-+
  u14_u7_full_empty_r_reg/CLK 1679.302002 0.000000 557.424561 0.000000 557.424561 557.424561 rp-+
  u7_mem_reg[2][31]/CLK 2331.473145 0.000000 555.709412 0.000000 555.709412 555.709412 rp-+
  u7_mem_reg[3][31]/CLK 2331.474121 0.000000 555.701050 0.000000 555.701050 555.701050 rp-+
  u7_mem_reg[0][17]/CLK 2331.481445 0.000000 555.637695 0.000000 555.637695 555.637695 rp-+
  u7_mem_reg[1][31]/CLK 2331.498535 0.000000 555.483887 0.000000 555.483887 555.483887 rp-+
  u7_mem_reg[2][17]/CLK 2331.537842 0.000000 555.122070 0.000000 555.122070 555.122070 rp-+
  u7_mem_reg[0][31]/CLK 2331.554688 0.000000 554.965698 0.000000 554.965698 554.965698 rp-+
  u10_empty_reg/CLK    1678.713623 0.000000 554.351318 0.000000 554.351318 554.351318 rp-+
  u7_mem_reg[2][6]/CLK 2331.648926 0.000000 554.066040 0.000000 554.066040 554.066040 rp-+
  u7_mem_reg[0][6]/CLK 2331.664795 0.000000 553.908630 0.000000 553.908630 553.908630 rp-+
  u7_mem_reg[1][17]/CLK 2331.800781 0.000000 552.502319 0.000000 552.502319 552.502319 rp-+
  u7_mem_reg[1][6]/CLK 2331.816162 0.000000 552.335510 0.000000 552.335510 552.335510 rp-+
  u24_int_set_reg[2]/CLK 1678.076538 0.000000 551.438904 0.000000 551.438904 551.438904 rp-+
  u10_status_reg[1]/CLK 1678.100708 0.000000 551.438416 0.000000 551.438416 551.438416 rp-+
  u24_int_set_reg[1]/CLK 1678.076660 0.000000 551.434387 0.000000 551.434387 551.434387 rp-+
  u10_status_reg[0]/CLK 1678.076782 0.000000 551.431702 0.000000 551.431702 551.431702 rp-+
  u7_mem_reg[3][6]/CLK 2331.928467 0.000000 551.041138 0.000000 551.041138 551.041138 rp-+
  u7_mem_reg[2][9]/CLK 2332.016357 0.000000 549.920105 0.000000 549.920105 549.920105 rp-+
  u7_mem_reg[0][11]/CLK 2332.016602 0.000000 549.918213 0.000000 549.918213 549.918213 rp-+
  u7_mem_reg[3][4]/CLK 2342.953857 0.000000 548.677490 0.000000 548.677490 548.677490 rp-+
  u7_dout_reg[17]/CLK  2332.125488 0.000000 548.219543 0.000000 548.219543 548.219543 rp-+
  u7_mem_reg[3][28]/CLK 2332.125488 0.000000 548.219299 0.000000 548.219299 548.219299 rp-+
  u7_mem_reg[1][28]/CLK 2332.126465 0.000000 548.207336 0.000000 548.207336 548.207336 rp-+
  u7_mem_reg[0][28]/CLK 2332.127686 0.000000 548.189453 0.000000 548.189453 548.189453 rp-+
  u7_mem_reg[2][14]/CLK 2332.131348 0.000000 548.144653 0.000000 548.144653 548.144653 rp-+
  u7_mem_reg[3][14]/CLK 2332.131836 0.000000 548.138000 0.000000 548.138000 548.138000 rp-+
  u7_mem_reg[0][19]/CLK 2332.135010 0.000000 548.096924 0.000000 548.096924 548.096924 rp-+
  u7_dout_reg[19]/CLK  2332.137207 0.000000 548.070129 0.000000 548.070129 548.070129 rp-+
  u7_mem_reg[2][19]/CLK 2332.141846 0.000000 548.012329 0.000000 548.012329 548.012329 rp-+
  u7_mem_reg[0][9]/CLK 2332.143311 0.000000 547.992004 0.000000 547.992004 547.992004 rp-+
  u10_rp_reg[2]/CLK    1677.312378 0.000000 547.937195 0.000000 547.937195 547.937195 rp-+
  u7_mem_reg[2][11]/CLK 2332.166748 0.000000 547.649048 0.000000 547.649048 547.649048 rp-+
  u7_mem_reg[1][9]/CLK 2332.207764 0.000000 546.924744 0.000000 546.924744 546.924744 rp-+
  u7_mem_reg[1][19]/CLK 2332.219238 0.000000 546.705139 0.000000 546.705139 546.705139 rp-+
  u3_dout_reg[16]/CLK  1672.953979 0.000000 545.686401 0.000000 545.686401 545.686401 rp-+
  u3_dout_reg[14]/CLK  1672.954346 0.000000 545.679688 0.000000 545.679688 545.679688 rp-+
  u3_dout_reg[4]/CLK   1672.957397 0.000000 545.632446 0.000000 545.632446 545.632446 rp-+
  u3_mem_reg[0][23]/CLK 1672.958008 0.000000 545.622803 0.000000 545.622803 545.622803 rp-+
  u3_dout_reg[12]/CLK  1672.958008 0.000000 545.621460 0.000000 545.621460 545.621460 rp-+
  u3_dout_reg[10]/CLK  1672.960571 0.000000 545.581848 0.000000 545.581848 545.581848 rp-+
  u3_mem_reg[1][23]/CLK 1672.961060 0.000000 545.572937 0.000000 545.572937 545.572937 rp-+
  u3_dout_reg[6]/CLK   1672.969849 0.000000 545.434875 0.000000 545.434875 545.434875 rp-+
  u3_dout_reg[8]/CLK   1672.970459 0.000000 545.424194 0.000000 545.424194 545.424194 rp-+
  u3_dout_reg[5]/CLK   1672.981323 0.000000 545.250244 0.000000 545.250244 545.250244 rp-+
  u26_ps_cnt_reg[5]/CLK 1672.984619 0.000000 545.185547 0.000000 545.185547 545.185547 rp-+
  u26_cnt_reg[0]/CLK   1672.985840 0.000000 545.167847 0.000000 545.167847 545.167847 rp-+
  u26_ps_cnt_reg[0]/CLK 1672.985962 0.000000 545.164734 0.000000 545.164734 545.164734 rp-+
  u26_ps_cnt_reg[1]/CLK 1672.987305 0.000000 545.144043 0.000000 545.144043 545.144043 rp-+
  u3_dout_reg[15]/CLK  1672.988159 0.000000 545.140930 0.000000 545.140930 545.140930 rp-+
  u26_cnt_reg[1]/CLK   1672.989502 0.000000 545.109497 0.000000 545.109497 545.109497 rp-+
  u3_dout_reg[13]/CLK  1672.993774 0.000000 545.050659 0.000000 545.050659 545.050659 rp-+
  u12_wb_data_o_reg[25]/CLK 1672.993896 0.000000 545.038757 0.000000 545.038757 545.038757 rp-+
  u26_cnt_reg[2]/CLK   1672.994385 0.000000 545.031860 0.000000 545.031860 545.031860 rp-+
  u26_ac97_rst__reg/CLK 1672.994385 0.000000 545.031677 0.000000 545.031677 545.031677 rp-+
  u2_res_cnt_reg[2]/CLK 1672.999023 0.000000 544.956604 0.000000 544.956604 544.956604 rp-+
  u7_mem_reg[3][9]/CLK 2332.225342 0.000000 544.908447 0.000000 544.908447 544.908447 rp-+
  u3_dout_reg[11]/CLK  1673.005127 0.000000 544.866577 0.000000 544.866577 544.866577 rp-+
  u2_res_cnt_reg[1]/CLK 1673.010254 0.000000 544.777344 0.000000 544.777344 544.777344 rp-+
  u3_dout_reg[9]/CLK   1673.014038 0.000000 544.720947 0.000000 544.720947 544.720947 rp-+
  u12_wb_data_o_reg[29]/CLK 1673.021118 0.000000 544.601807 0.000000 544.601807 544.601807 rp-+
  u2_res_cnt_reg[0]/CLK 1673.021362 0.000000 544.597412 0.000000 544.597412 544.597412 rp-+
  u3_mem_reg[1][25]/CLK 1673.024292 0.000000 544.552979 0.000000 544.552979 544.552979 rp-+
  u3_dout_reg[7]/CLK   1673.026367 0.000000 544.518799 0.000000 544.518799 544.518799 rp-+
  u3_mem_reg[2][25]/CLK 1673.031372 0.000000 544.436829 0.000000 544.436829 544.436829 rp-+
  u3_mem_reg[0][25]/CLK 1673.033203 0.000000 544.404785 0.000000 544.404785 544.404785 rp-+
  u3_mem_reg[0][27]/CLK 1673.061523 0.000000 543.932800 0.000000 543.932800 543.932800 rp-+
  u7_mem_reg[3][19]/CLK 2332.160889 0.000000 543.846008 0.000000 543.846008 543.846008 rp-+
  u2_res_cnt_reg[3]/CLK 1673.083862 0.000000 543.552002 0.000000 543.552002 543.552002 rp-+
  u2_sync_resume_reg/CLK 1673.083862 0.000000 543.551819 0.000000 543.551819 543.551819 rp-+
  u7_mem_reg[2][7]/CLK 2332.130615 0.000000 543.356018 0.000000 543.356018 543.356018 rp-+
  u7_mem_reg[0][7]/CLK 2332.130615 0.000000 543.353577 0.000000 543.353577 543.353577 rp-+
  u3_mem_reg[2][3]/CLK 1673.101440 0.000000 543.249878 0.000000 543.249878 543.249878 rp-+
  u3_mem_reg[2][11]/CLK 1673.101685 0.000000 543.245178 0.000000 543.245178 543.245178 rp-+
  u3_mem_reg[2][27]/CLK 1673.139282 0.000000 542.581238 0.000000 542.581238 542.581238 rp-+
  u7_mem_reg[3][7]/CLK 2332.048828 0.000000 542.000488 0.000000 542.000488 542.000488 rp-+
  u7_mem_reg[1][7]/CLK 2332.048828 0.000000 541.999146 0.000000 541.999146 541.999146 rp-+
  u3_mem_reg[1][27]/CLK 1672.392090 0.000000 541.428040 0.000000 541.428040 541.428040 rp-+
  u3_mem_reg[3][25]/CLK 1672.437866 0.000000 541.176147 0.000000 541.176147 541.176147 rp-+
  u3_mem_reg[2][19]/CLK 1672.451782 0.000000 541.098694 0.000000 541.098694 541.098694 rp-+
  u10_dout_reg[16]/CLK 1675.221924 0.000000 540.900574 0.000000 540.900574 540.900574 rp-+
  u3_mem_reg[3][27]/CLK 1672.572876 0.000000 540.409729 0.000000 540.409729 540.409729 rp-+
  u7_mem_reg[3][18]/CLK 2331.951660 0.000000 540.408752 0.000000 540.408752 540.408752 rp-+
  u3_mem_reg[0][19]/CLK 1672.575317 0.000000 540.395996 0.000000 540.395996 540.395996 rp-+
  u7_mem_reg[3][13]/CLK 2331.920898 0.000000 539.900940 0.000000 539.900940 539.900940 rp-+
  u3_mem_reg[0][31]/CLK 1672.678589 0.000000 539.782288 0.000000 539.782288 539.782288 rp-+
  u13_resume_req_reg/CLK 1674.969238 0.000000 539.462524 0.000000 539.462524 539.462524 rp-+
  u10_dout_reg[14]/CLK 1674.969604 0.000000 539.459839 0.000000 539.459839 539.459839 rp-+
  u3_mem_reg[1][31]/CLK 1672.759766 0.000000 539.282776 0.000000 539.282776 539.282776 rp-+
  u3_mem_reg[0][21]/CLK 1672.783936 0.000000 538.921448 0.000000 538.921448 538.921448 rp-+
  u3_mem_reg[2][20]/CLK 1672.785400 0.000000 538.903198 0.000000 538.903198 538.903198 rp-+
  u3_mem_reg[3][21]/CLK 1672.787720 0.000000 538.877502 0.000000 538.877502 538.877502 rp-+
  u3_mem_reg[1][2]/CLK 1672.792114 0.000000 538.826660 0.000000 538.826660 538.826660 rp-+
  u3_mem_reg[1][21]/CLK 1672.793091 0.000000 538.814880 0.000000 538.814880 538.814880 rp-+
  u3_mem_reg[0][2]/CLK 1672.793945 0.000000 538.805542 0.000000 538.805542 538.805542 rp-+
  u3_mem_reg[2][31]/CLK 1672.817383 0.000000 538.727234 0.000000 538.727234 538.727234 rp-+
  u3_mem_reg[3][2]/CLK 1672.813354 0.000000 538.584900 0.000000 538.584900 538.584900 rp-+
  u3_mem_reg[2][2]/CLK 1672.822388 0.000000 538.482361 0.000000 538.482361 538.482361 rp-+
  u3_mem_reg[3][31]/CLK 1672.837891 0.000000 538.456299 0.000000 538.456299 538.456299 rp-+
  u7_mem_reg[1][13]/CLK 2331.831299 0.000000 538.386536 0.000000 538.386536 538.386536 rp-+
  u3_mem_reg[1][1]/CLK 1672.834595 0.000000 538.347046 0.000000 538.347046 538.347046 rp-+
  u3_mem_reg[3][1]/CLK 1672.842896 0.000000 538.254211 0.000000 538.254211 538.254211 rp-+
  u3_mem_reg[0][1]/CLK 1672.874512 0.000000 537.910156 0.000000 537.910156 537.910156 rp-+
  u3_mem_reg[1][15]/CLK 1672.874634 0.000000 537.908386 0.000000 537.908386 537.908386 rp-+
  u3_mem_reg[1][5]/CLK 1672.891479 0.000000 537.727539 0.000000 537.727539 537.727539 rp-+
  u3_mem_reg[2][21]/CLK 1672.913330 0.000000 537.496033 0.000000 537.496033 537.496033 rp-+
  u3_mem_reg[2][1]/CLK 1672.913696 0.000000 537.493042 0.000000 537.493042 537.493042 rp-+
  u3_mem_reg[3][19]/CLK 1672.940674 0.000000 537.210083 0.000000 537.210083 537.210083 rp-+
  u3_mem_reg[1][19]/CLK 1672.981689 0.000000 536.762573 0.000000 536.762573 536.762573 rp-+
  u3_mem_reg[1][11]/CLK 1673.065918 0.000000 535.892212 0.000000 535.892212 535.892212 rp-+
  u3_mem_reg[2][5]/CLK 1674.184814 0.000000 535.810669 0.000000 535.810669 535.810669 rp-+
  u10_dout_reg[2]/CLK  1674.185181 0.000000 535.808105 0.000000 535.808105 535.808105 rp-+
  u3_mem_reg[0][5]/CLK 1674.191895 0.000000 535.760620 0.000000 535.760620 535.760620 rp-+
  u10_dout_reg[4]/CLK  1674.192749 0.000000 535.754578 0.000000 535.754578 535.754578 rp-+
  u10_dout_reg[8]/CLK  1674.123047 0.000000 535.346130 0.000000 535.346130 535.346130 rp-+
  u3_mem_reg[3][5]/CLK 1673.130981 0.000000 535.259705 0.000000 535.259705 535.259705 rp-+
  u3_mem_reg[1][9]/CLK 1673.228516 0.000000 534.368103 0.000000 534.368103 534.368103 rp-+
  u3_mem_reg[2][7]/CLK 1673.880127 0.000000 534.292297 0.000000 534.292297 534.292297 rp-+
  u3_mem_reg[0][9]/CLK 1673.358643 0.000000 533.268677 0.000000 533.268677 533.268677 rp-+
  u3_mem_reg[0][7]/CLK 1672.812500 0.000000 528.823364 0.000000 528.823364 528.823364 rp-+
  u3_mem_reg[0][15]/CLK 1672.381714 0.000000 526.626831 0.000000 526.626831 526.626831 rp-+
  u3_mem_reg[2][15]/CLK 1671.325928 0.000000 521.810181 0.000000 521.810181 521.810181 rp-+
  u3_mem_reg[3][7]/CLK 1669.899658 0.000000 519.846863 0.000000 519.846863 519.846863 rp-+
  u3_mem_reg[3][15]/CLK 1669.471436 0.000000 518.465088 0.000000 518.465088 518.465088 rp-+
  u7_mem_reg[0][5]/CLK 2311.315186 0.000000 517.204407 0.000000 517.204407 517.204407 rp-+
  u3_mem_reg[1][7]/CLK 1668.125488 0.000000 514.300354 0.000000 514.300354 514.300354 rp-+
  u12_wb_data_o_reg[12]/CLK 1666.548096 0.000000 509.753876 0.000000 509.753876 509.753876 rp-+
  u12_wb_data_o_reg[3]/CLK 1665.652832 0.000000 507.305908 0.000000 507.305908 507.305908 rp-+
  u12_wb_data_o_reg[9]/CLK 1664.521240 0.000000 504.351746 0.000000 504.351746 504.351746 rp-+
  u12_wb_data_o_reg[13]/CLK 1664.521362 0.000000 504.346771 0.000000 504.346771 504.346771 rp-+
  u12_wb_data_o_reg[23]/CLK 1664.521484 0.000000 504.342957 0.000000 504.342957 504.342957 rp-+
  u7_mem_reg[1][5]/CLK 2297.122803 0.000000 503.445282 0.000000 503.445282 503.445282 rp-+
  u13_occ0_r_reg[7]/CLK 1661.908569 0.000000 497.807220 0.000000 497.807220 497.807220 rp-+
  u16_u0_dma_req_reg/CLK 1660.087646 0.000000 493.582977 0.000000 493.582977 493.582977 rp-+
  u7_mem_reg[1][3]/CLK 2286.085938 0.000000 493.288940 0.000000 493.288940 493.288940 rp-+
  u7_mem_reg[2][5]/CLK 2286.086182 0.000000 493.279755 0.000000 493.279755 493.279755 rp-+
  u7_mem_reg[3][1]/CLK 2286.087646 0.000000 493.246124 0.000000 493.246124 493.246124 rp-+
  u7_mem_reg[3][5]/CLK 2286.087891 0.000000 493.239288 0.000000 493.239288 493.239288 rp-+
  u7_mem_reg[3][3]/CLK 2286.089355 0.000000 493.200775 0.000000 493.200775 493.200775 rp-+
  u13_icc_r_reg[12]/CLK 1658.228149 0.000000 490.016052 0.000000 490.016052 490.016052 rp-+
  u13_intm_r_reg[3]/CLK 1658.228516 0.000000 489.999268 0.000000 489.999268 489.999268 rp-+
  u15_crac_din_reg[8]/CLK 1658.228638 0.000000 489.995483 0.000000 489.995483 489.995483 rp-+
  u13_intm_r_reg[5]/CLK 1658.229004 0.000000 489.980377 0.000000 489.980377 489.980377 rp-+
  u13_icc_r_reg[9]/CLK 1658.229248 0.000000 489.969635 0.000000 489.969635 489.969635 rp-+
  u13_icc_r_reg[8]/CLK 1658.229736 0.000000 489.949921 0.000000 489.949921 489.949921 rp-+
  u12_wb_ack_o_reg/CLK 1658.235229 0.000000 489.709717 0.000000 489.709717 489.709717 rp-+
  u13_intm_r_reg[9]/CLK 1658.239624 0.000000 489.518250 0.000000 489.518250 489.518250 rp-+
  u13_intm_r_reg[8]/CLK 1656.784546 0.000000 486.207428 0.000000 486.207428 486.207428 rp-+
  u13_intm_r_reg[12]/CLK 1652.510010 0.000000 477.318146 0.000000 477.318146 477.318146 rp-+
  u7_mem_reg[1][2]/CLK 2267.800537 0.000000 476.655640 0.000000 476.655640 476.655640 rp-+
  u13_intm_r_reg[2]/CLK 1649.873901 0.000000 472.167053 0.000000 472.167053 472.167053 rp-+
  u13_intm_r_reg[25]/CLK 1643.036377 0.000000 465.853912 0.000000 465.853912 465.853912 rp-+
  u13_intm_r_reg[20]/CLK 1643.036499 0.000000 465.835419 0.000000 465.835419 465.835419 rp-+
  u13_occ0_r_reg[28]/CLK 1643.036621 0.000000 465.825317 0.000000 465.825317 465.825317 rp-+
  u13_intm_r_reg[21]/CLK 1643.036621 0.000000 465.813934 0.000000 465.813934 465.813934 rp-+
  u13_icc_r_reg[23]/CLK 1643.036987 0.000000 465.769836 0.000000 465.769836 465.769836 rp-+
  u13_intm_r_reg[22]/CLK 1643.037109 0.000000 465.748962 0.000000 465.748962 465.748962 rp-+
  u13_intm_r_reg[18]/CLK 1643.037231 0.000000 465.742889 0.000000 465.742889 465.742889 rp-+
  u13_icc_r_reg[14]/CLK 1643.037231 0.000000 465.730835 0.000000 465.730835 465.730835 rp-+
  u13_intm_r_reg[23]/CLK 1643.037354 0.000000 465.724762 0.000000 465.724762 465.724762 rp-+
  u13_ints_r_reg[1]/CLK 1643.038208 0.000000 465.597839 0.000000 465.597839 465.597839 rp-+
  u16_u6_dma_req_reg/CLK 1643.038208 0.000000 465.593231 0.000000 465.593231 465.593231 rp-+
  u16_u6_dma_req_r1_reg/CLK 1643.038574 0.000000 465.543488 0.000000 465.543488 465.543488 rp-+
  u13_intm_r_reg[24]/CLK 1643.039307 0.000000 465.430817 0.000000 465.430817 465.430817 rp-+
  u13_occ0_r_reg[25]/CLK 1643.041260 0.000000 465.063202 0.000000 465.063202 465.063202 rp-+
  u13_ints_r_reg[13]/CLK 1643.041870 0.000000 464.955078 0.000000 464.955078 464.955078 rp-+
  u15_rdd2_reg/CLK     1643.042358 0.000000 464.844055 0.000000 464.844055 464.844055 rp-+
  u13_ints_r_reg[12]/CLK 1643.044189 0.000000 464.265900 0.000000 464.265900 464.265900 rp-+
  u13_intm_r_reg[1]/CLK 1643.044800 0.000000 463.978577 0.000000 463.978577 463.978577 rp-+
  u13_intm_r_reg[19]/CLK 1643.044800 0.000000 463.965179 0.000000 463.965179 463.965179 rp-+
  u13_intm_r_reg[15]/CLK 1643.044800 0.000000 463.951843 0.000000 463.951843 463.951843 rp-+
  u13_intm_r_reg[16]/CLK 1643.044800 0.000000 463.930969 0.000000 463.930969 463.930969 rp-+
  u13_ints_r_reg[10]/CLK 1643.044922 0.000000 463.890137 0.000000 463.890137 463.890137 rp-+
  u13_occ0_r_reg[4]/CLK 1645.285034 0.000000 463.715668 0.000000 463.715668 463.715668 rp-+
  u13_ints_r_reg[9]/CLK 1643.045044 0.000000 463.660645 0.000000 463.660645 463.660645 rp-+
  u13_ints_r_reg[8]/CLK 1643.044678 0.000000 463.152069 0.000000 463.152069 463.152069 rp-+
  u13_ints_r_reg[5]/CLK 1643.042236 0.000000 462.362091 0.000000 462.362091 462.362091 rp-+
  u13_ints_r_reg[2]/CLK 1643.041992 0.000000 462.289032 0.000000 462.289032 462.289032 rp-+
  u13_intm_r_reg[14]/CLK 1643.041016 0.000000 462.116577 0.000000 462.116577 462.116577 rp-+
  u13_intm_r_reg[4]/CLK 1643.039429 0.000000 461.839905 0.000000 461.839905 461.839905 rp-+
  u7_mem_reg[3][2]/CLK 2249.661377 0.000000 460.969086 0.000000 460.969086 460.969086 rp-+
  u13_ints_r_reg[4]/CLK 1643.031860 0.000000 460.946014 0.000000 460.946014 460.946014 rp-+
  u13_icc_r_reg[13]/CLK 1643.029785 0.000000 460.750427 0.000000 460.750427 460.750427 rp-+
  u13_intm_r_reg[7]/CLK 1643.029663 0.000000 460.744598 0.000000 460.744598 460.744598 rp-+
  u13_intm_r_reg[10]/CLK 1643.029419 0.000000 460.712952 0.000000 460.712952 460.712952 rp-+
  u13_intm_r_reg[13]/CLK 1643.029175 0.000000 460.697632 0.000000 460.697632 460.697632 rp-+
  u13_occ0_r_reg[6]/CLK 1642.815430 0.000000 459.307465 0.000000 459.307465 459.307465 rp-+
  u13_intm_r_reg[6]/CLK 1642.361572 0.000000 458.431244 0.000000 458.431244 458.431244 rp-+
  u16_u1_dma_req_r1_reg/CLK 1639.246704 0.000000 457.518890 0.000000 457.518890 457.518890 rp-+
  u14_crac_wr_r_reg/CLK 1639.246582 0.000000 457.500000 0.000000 457.500000 457.500000 rp-+
  u15_rdd1_reg/CLK     1639.245483 0.000000 457.335114 0.000000 457.335114 457.335114 rp-+
  u5_wp_reg[2]/CLK     1639.245361 0.000000 457.330902 0.000000 457.330902 457.330902 rp-+
  u15_valid_r_reg/CLK  1639.245239 0.000000 457.316010 0.000000 457.316010 457.316010 rp-+
  u19_int_set_reg[2]/CLK 1639.244263 0.000000 457.181915 0.000000 457.181915 457.181915 rp-+
  u19_int_set_reg[1]/CLK 1639.244263 0.000000 457.180267 0.000000 457.180267 457.180267 rp-+
  u5_status_reg[0]/CLK 1639.243530 0.000000 457.087738 0.000000 457.087738 457.087738 rp-+
  u5_status_reg[1]/CLK 1639.242310 0.000000 456.937531 0.000000 456.937531 456.937531 rp-+
  u16_u2_dma_req_reg/CLK 1639.241333 0.000000 456.832581 0.000000 456.832581 456.832581 rp-+
  u16_u2_dma_req_r1_reg/CLK 1639.235962 0.000000 456.299530 0.000000 456.299530 456.299530 rp-+
  u14_u2_full_empty_r_reg/CLK 1639.230957 0.000000 455.886322 0.000000 455.886322 455.886322 rp-+
  u13_occ0_r_reg[15]/CLK 1640.857300 0.000000 455.571991 0.000000 455.571991 455.571991 rp-+
  u19_int_set_reg[0]/CLK 1639.223755 0.000000 455.378906 0.000000 455.378906 455.378906 rp-+
  u13_occ0_r_reg[22]/CLK 1639.215820 0.000000 454.896515 0.000000 454.896515 454.896515 rp-+
  u13_occ0_r_reg[20]/CLK 1639.205688 0.000000 454.354187 0.000000 454.354187 454.354187 rp-+
  u13_ints_r_reg[7]/CLK 1639.189209 0.000000 453.591400 0.000000 453.591400 453.591400 rp-+
  u13_ints_r_reg[6]/CLK 1639.187866 0.000000 453.533478 0.000000 453.533478 453.533478 rp-+
  u13_ints_r_reg[3]/CLK 1639.170288 0.000000 452.848419 0.000000 452.848419 452.848419 rp-+
  u7_mem_reg[3][11]/CLK 2235.910156 0.000000 449.969482 0.000000 449.969482 449.969482 rp-+
  u7_mem_reg[1][11]/CLK 2235.911377 0.000000 449.960754 0.000000 449.960754 449.960754 rp-+
  u7_mem_reg[2][2]/CLK 2235.915527 0.000000 449.931305 0.000000 449.931305 449.931305 rp-+
  u16_u0_dma_req_r1_reg/CLK 1635.333252 0.000000 445.648163 0.000000 445.648163 445.648163 rp-+
  u3_status_reg[0]/CLK 1635.328369 0.000000 445.555939 0.000000 445.555939 445.555939 rp-+
  u3_status_reg[1]/CLK 1635.320312 0.000000 445.402985 0.000000 445.402985 445.402985 rp-+
  u17_int_set_reg[0]/CLK 1635.309326 0.000000 445.198700 0.000000 445.198700 445.198700 rp-+
  u7_mem_reg[0][2]/CLK 2220.835449 0.000000 437.697449 0.000000 437.697449 437.697449 rp-+
  u3_rp_reg[3]/CLK     1627.062988 0.000000 430.443451 0.000000 430.443451 430.443451 rp-+
  u6_dout_reg[11]/CLK  2199.764160 0.000000 429.289154 0.000000 429.289154 429.289154 rp-+
  u6_mem_reg[0][21]/CLK 2199.762939 0.000000 429.283142 0.000000 429.283142 429.283142 rp-+
  u6_mem_reg[2][21]/CLK 2199.757812 0.000000 429.256409 0.000000 429.256409 429.256409 rp-+
  u6_mem_reg[0][23]/CLK 2199.749756 0.000000 429.215851 0.000000 429.215851 429.215851 rp-+
  u6_dout_reg[8]/CLK   2199.732910 0.000000 429.129730 0.000000 429.129730 429.129730 rp-+
  u6_dout_reg[9]/CLK   2199.728516 0.000000 429.107208 0.000000 429.107208 429.107208 rp-+
  u6_dout_reg[7]/CLK   2199.726318 0.000000 429.095764 0.000000 429.095764 429.095764 rp-+
  u6_dout_reg[6]/CLK   2199.716553 0.000000 429.043335 0.000000 429.043335 429.043335 rp-+
  u7_mem_reg[2][8]/CLK 2199.679688 0.000000 428.847473 0.000000 428.847473 428.847473 rp-+
  u7_mem_reg[1][10]/CLK 2199.636963 0.000000 428.620941 0.000000 428.620941 428.620941 rp-+
  u7_mem_reg[1][8]/CLK 2199.617920 0.000000 428.520142 0.000000 428.520142 428.520142 rp-+
  u7_mem_reg[3][10]/CLK 2199.581055 0.000000 428.327637 0.000000 428.327637 428.327637 rp-+
  u7_mem_reg[3][8]/CLK 2199.554932 0.000000 428.190948 0.000000 428.190948 428.190948 rp-+
  u17_int_set_reg[2]/CLK 1625.659546 0.000000 428.114838 0.000000 428.114838 428.114838 rp-+
  u7_mem_reg[1][12]/CLK 2199.506104 0.000000 427.938171 0.000000 427.938171 427.938171 rp-+
  u7_mem_reg[3][17]/CLK 2199.503662 0.000000 427.925598 0.000000 427.925598 427.925598 rp-+
  u7_mem_reg[2][15]/CLK 2199.408447 0.000000 427.439056 0.000000 427.439056 427.439056 rp-+
  u7_mem_reg[0][15]/CLK 2199.407715 0.000000 427.434814 0.000000 427.434814 427.434814 rp-+
  u7_mem_reg[1][15]/CLK 2199.406982 0.000000 427.431122 0.000000 427.431122 427.431122 rp-+
  u7_mem_reg[2][12]/CLK 2199.403320 0.000000 427.412506 0.000000 427.412506 427.412506 rp-+
  u7_mem_reg[0][12]/CLK 2199.392578 0.000000 427.358459 0.000000 427.358459 427.358459 rp-+
  u7_mem_reg[3][12]/CLK 2199.340576 0.000000 427.095642 0.000000 427.095642 427.095642 rp-+
  u6_dout_reg[3]/CLK   2199.199219 0.000000 426.392731 0.000000 426.392731 426.392731 rp-+
  u6_mem_reg[1][21]/CLK 2199.104004 0.000000 425.933807 0.000000 425.933807 425.933807 rp-+
  u6_mem_reg[0][12]/CLK 2199.080566 0.000000 425.819000 0.000000 425.819000 425.819000 rp-+
  u6_mem_reg[0][14]/CLK 2199.073975 0.000000 425.786499 0.000000 425.786499 425.786499 rp-+
  u6_dout_reg[5]/CLK   2187.685303 0.000000 425.640350 0.000000 425.640350 425.640350 rp-+
  u6_dout_reg[4]/CLK   2187.687988 0.000000 425.619019 0.000000 425.619019 425.619019 rp-+
  u6_mem_reg[2][14]/CLK 2187.731934 0.000000 424.961517 0.000000 424.961517 424.961517 rp-+
  u6_mem_reg[3][14]/CLK 2187.764404 0.000000 422.488403 0.000000 422.488403 422.488403 rp-+
  u6_mem_reg[2][13]/CLK 2187.781250 0.000000 422.205688 0.000000 422.205688 422.205688 rp-+
  u6_mem_reg[1][13]/CLK 2187.834229 0.000000 421.172699 0.000000 421.172699 421.172699 rp-+
  u6_mem_reg[0][13]/CLK 2187.851074 0.000000 420.854034 0.000000 420.854034 420.854034 rp-+
  u14_u0_full_empty_r_reg/CLK 1620.231201 0.000000 420.311279 0.000000 420.311279 420.311279 rp-+
  u6_mem_reg[0][9]/CLK 2187.890381 0.000000 419.840057 0.000000 419.840057 419.840057 rp-+
  u6_mem_reg[3][13]/CLK 2187.902832 0.000000 419.440643 0.000000 419.440643 419.440643 rp-+
  u6_mem_reg[3][9]/CLK 2187.903076 0.000000 419.439484 0.000000 419.439484 419.439484 rp-+
  u6_mem_reg[0][3]/CLK 2187.894043 0.000000 419.079315 0.000000 419.079315 419.079315 rp-+
  u6_mem_reg[3][3]/CLK 2187.899658 0.000000 419.052887 0.000000 419.052887 419.052887 rp-+
  u6_mem_reg[2][3]/CLK 2187.905273 0.000000 419.026917 0.000000 419.026917 419.026917 rp-+
  u6_mem_reg[2][9]/CLK 2187.909424 0.000000 419.007538 0.000000 419.007538 419.007538 rp-+
  u6_dout_reg[2]/CLK   2187.646484 0.000000 417.604279 0.000000 417.604279 417.604279 rp-+
  u18_int_set_reg[0]/CLK 1617.915161 0.000000 417.381866 0.000000 417.381866 417.381866 rp-+
  u17_int_set_reg[1]/CLK 1617.913818 0.000000 417.367676 0.000000 417.367676 417.367676 rp-+
  u14_u0_en_out_l2_reg/CLK 1617.898560 0.000000 417.202179 0.000000 417.202179 417.202179 rp-+
  u18_int_set_reg[1]/CLK 1617.897827 0.000000 417.194122 0.000000 417.194122 417.194122 rp-+
  u14_u1_full_empty_r_reg/CLK 1617.897461 0.000000 417.190552 0.000000 417.190552 417.190552 rp-+
  u16_u1_dma_req_reg/CLK 1617.881348 0.000000 417.015411 0.000000 417.015411 417.015411 rp-+
  u13_occ0_r_reg[13]/CLK 1617.863892 0.000000 416.827667 0.000000 416.827667 416.827667 rp-+
  u3_wp_reg[0]/CLK     1617.863770 0.000000 416.826263 0.000000 416.826263 416.826263 rp-+
  u6_dout_reg[0]/CLK   2187.673828 0.000000 416.451447 0.000000 416.451447 416.451447 rp-+
  u6_dout_reg[1]/CLK   2187.690186 0.000000 415.608582 0.000000 415.608582 415.608582 rp-+
  u7_mem_reg[3][16]/CLK 2187.689209 0.000000 413.588135 0.000000 413.588135 413.588135 rp-+
  u6_mem_reg[2][4]/CLK 2187.689209 0.000000 413.145782 0.000000 413.145782 413.145782 rp-+
  u7_mem_reg[3][15]/CLK 2187.676758 0.000000 413.072052 0.000000 413.072052 413.072052 rp-+
  u7_mem_reg[0][16]/CLK 2187.677246 0.000000 413.070709 0.000000 413.070709 413.070709 rp-+
  u6_mem_reg[0][4]/CLK 2187.679688 0.000000 413.064178 0.000000 413.064178 413.064178 rp-+
  u7_mem_reg[2][16]/CLK 2187.994385 0.000000 412.990784 0.000000 412.990784 412.990784 rp-+
  u7_mem_reg[1][16]/CLK 2183.698486 0.000000 409.373627 0.000000 409.373627 409.373627 rp-+
  u3_wp_reg[2]/CLK     1609.625122 0.000000 404.329163 0.000000 404.329163 404.329163 rp-+
  u4_mem_reg[0][22]/CLK 1540.292358 0.000000 403.309570 0.000000 403.309570 403.309570 rp-+
  u4_mem_reg[0][23]/CLK 1540.280884 0.000000 403.281708 0.000000 403.281708 403.281708 rp-+
  u4_mem_reg[1][22]/CLK 1540.276611 0.000000 403.271240 0.000000 403.271240 403.271240 rp-+
  u4_mem_reg[2][26]/CLK 1540.269043 0.000000 403.252502 0.000000 403.252502 403.252502 rp-+
  u4_mem_reg[1][23]/CLK 1540.268433 0.000000 403.251160 0.000000 403.251160 403.251160 rp-+
  u4_mem_reg[2][22]/CLK 1540.240723 0.000000 403.183472 0.000000 403.183472 403.183472 rp-+
  u4_mem_reg[2][23]/CLK 1540.223022 0.000000 403.140320 0.000000 403.140320 403.140320 rp-+
  u4_mem_reg[3][22]/CLK 1540.210083 0.000000 403.108612 0.000000 403.108612 403.108612 rp-+
  u4_mem_reg[3][23]/CLK 1540.189575 0.000000 403.058777 0.000000 403.058777 403.058777 rp-+
  u4_dout_reg[11]/CLK  1540.129517 0.000000 402.912506 0.000000 402.912506 402.912506 rp-+
  u4_dout_reg[10]/CLK  1540.080688 0.000000 402.793884 0.000000 402.793884 402.793884 rp-+
  u4_dout_reg[14]/CLK  1540.060791 0.000000 402.745483 0.000000 402.745483 402.745483 rp-+
  u4_dout_reg[13]/CLK  1540.050293 0.000000 402.720276 0.000000 402.720276 402.720276 rp-+
  u4_dout_reg[12]/CLK  1540.012695 0.000000 402.628937 0.000000 402.628937 402.628937 rp-+
  u4_dout_reg[15]/CLK  1539.983643 0.000000 402.558655 0.000000 402.558655 402.558655 rp-+
  u4_dout_reg[8]/CLK   1539.970459 0.000000 402.526764 0.000000 402.526764 402.526764 rp-+
  u3_dout_reg[17]/CLK  1539.939575 0.000000 402.431274 0.000000 402.431274 402.431274 rp-+
  u3_dout_reg[19]/CLK  1539.932129 0.000000 402.413971 0.000000 402.413971 402.413971 rp-+
  u4_dout_reg[9]/CLK   1539.923706 0.000000 402.413818 0.000000 402.413818 402.413818 rp-+
  u3_dout_reg[3]/CLK   1539.931030 0.000000 402.410461 0.000000 402.410461 402.410461 rp-+
  u3_mem_reg[3][20]/CLK 1539.930420 0.000000 402.409821 0.000000 402.409821 402.409821 rp-+
  u3_dout_reg[2]/CLK   1539.929321 0.000000 402.406342 0.000000 402.406342 402.406342 rp-+
  u3_mem_reg[1][18]/CLK 1539.927734 0.000000 402.402283 0.000000 402.402283 402.402283 rp-+
  u3_mem_reg[1][20]/CLK 1539.919312 0.000000 402.382568 0.000000 402.382568 402.382568 rp-+
  u3_dout_reg[18]/CLK  1539.917114 0.000000 402.376495 0.000000 402.376495 402.376495 rp-+
  u3_mem_reg[0][20]/CLK 1539.908813 0.000000 402.356995 0.000000 402.356995 402.356995 rp-+
  u4_dout_reg[16]/CLK  1539.889160 0.000000 402.330231 0.000000 402.330231 402.330231 rp-+
  u3_mem_reg[0][10]/CLK 1539.890259 0.000000 402.311493 0.000000 402.311493 402.311493 rp-+
  u3_mem_reg[0][18]/CLK 1539.889648 0.000000 402.310150 0.000000 402.310150 402.310150 rp-+
  u3_mem_reg[3][23]/CLK 1539.888184 0.000000 402.305664 0.000000 402.305664 402.305664 rp-+
  u4_dout_reg[17]/CLK  1539.836548 0.000000 402.203461 0.000000 402.203461 402.203461 rp-+
  u3_mem_reg[2][18]/CLK 1539.843628 0.000000 402.197784 0.000000 402.197784 402.197784 rp-+
  u3_mem_reg[0][29]/CLK 1539.837524 0.000000 402.182190 0.000000 402.182190 402.182190 rp-+
  u3_mem_reg[1][29]/CLK 1539.836914 0.000000 402.181122 0.000000 402.181122 402.181122 rp-+
  u3_mem_reg[1][22]/CLK 1539.835083 0.000000 402.176880 0.000000 402.176880 402.176880 rp-+
  u4_dout_reg[7]/CLK   1539.819458 0.000000 402.162384 0.000000 402.162384 402.162384 rp-+
  u3_mem_reg[1][30]/CLK 1539.820557 0.000000 402.141205 0.000000 402.141205 402.141205 rp-+
  u3_mem_reg[2][10]/CLK 1539.808105 0.000000 402.110992 0.000000 402.110992 402.110992 rp-+
  u3_mem_reg[2][16]/CLK 1539.807373 0.000000 402.108978 0.000000 402.108978 402.108978 rp-+
  u4_dout_reg[6]/CLK   1539.759644 0.000000 402.018555 0.000000 402.018555 402.018555 rp-+
  u3_mem_reg[1][10]/CLK 1539.759155 0.000000 401.992065 0.000000 401.992065 401.992065 rp-+
  u3_mem_reg[0][24]/CLK 1539.753418 0.000000 401.977417 0.000000 401.977417 401.977417 rp-+
  u3_mem_reg[3][17]/CLK 1539.749756 0.000000 401.969208 0.000000 401.969208 401.969208 rp-+
  u4_dout_reg[18]/CLK  1539.715698 0.000000 401.913086 0.000000 401.913086 401.913086 rp-+
  u3_mem_reg[1][24]/CLK 1539.680908 0.000000 401.801361 0.000000 401.801361 401.801361 rp-+
  u3_mem_reg[3][16]/CLK 1539.680420 0.000000 401.800232 0.000000 401.800232 401.800232 rp-+
  u3_mem_reg[2][17]/CLK 1539.637573 0.000000 401.696930 0.000000 401.696930 401.696930 rp-+
  u3_mem_reg[3][10]/CLK 1539.634888 0.000000 401.690796 0.000000 401.690796 401.690796 rp-+
  u3_mem_reg[3][18]/CLK 1539.634766 0.000000 401.690491 0.000000 401.690491 401.690491 rp-+
  u3_mem_reg[0][17]/CLK 1539.626587 0.000000 401.670441 0.000000 401.670441 401.670441 rp-+
  u3_mem_reg[1][4]/CLK 1539.619019 0.000000 401.651917 0.000000 401.651917 401.651917 rp-+
  u4_dout_reg[19]/CLK  1548.196167 0.000000 401.598541 0.000000 401.598541 401.598541 rp-+
  u3_mem_reg[3][4]/CLK 1539.596191 0.000000 401.596130 0.000000 401.596130 401.596130 rp-+
  u3_mem_reg[1][17]/CLK 1548.192139 0.000000 401.427765 0.000000 401.427765 401.427765 rp-+
  u3_mem_reg[1][14]/CLK 1548.190186 0.000000 401.374969 0.000000 401.374969 401.374969 rp-+
  u4_dout_reg[4]/CLK   1548.182617 0.000000 401.250183 0.000000 401.250183 401.250183 rp-+
  u4_dout_reg[5]/CLK   1548.182495 0.000000 401.248199 0.000000 401.248199 401.248199 rp-+
  u3_mem_reg[1][12]/CLK 1548.182251 0.000000 401.168640 0.000000 401.168640 401.168640 rp-+
  u3_mem_reg[1][8]/CLK 1548.179199 0.000000 401.087921 0.000000 401.087921 401.087921 rp-+
  u3_mem_reg[0][14]/CLK 1548.177368 0.000000 401.040771 0.000000 401.040771 401.040771 rp-+
  u3_mem_reg[1][0]/CLK 1548.177246 0.000000 401.039398 0.000000 401.039398 401.039398 rp-+
  u4_mem_reg[0][12]/CLK 1548.166382 0.000000 400.829803 0.000000 400.829803 400.829803 rp-+
  u4_mem_reg[2][12]/CLK 1548.159302 0.000000 400.641693 0.000000 400.641693 400.641693 rp-+
  u4_mem_reg[0][11]/CLK 1548.141357 0.000000 400.166962 0.000000 400.166962 400.166962 rp-+
  u3_mem_reg[2][23]/CLK 1548.135986 0.000000 400.127472 0.000000 400.127472 400.127472 rp-+
  u3_dout_reg[1]/CLK   1548.135742 0.000000 400.120636 0.000000 400.120636 400.120636 rp-+
  u3_dout_reg[0]/CLK   1548.071411 0.000000 399.987152 0.000000 399.987152 399.987152 rp-+
  u4_dout_reg[1]/CLK   1548.134399 0.000000 399.980652 0.000000 399.980652 399.980652 rp-+
  u4_dout_reg[0]/CLK   1548.133179 0.000000 399.947113 0.000000 399.947113 399.947113 rp-+
  u3_mem_reg[1][28]/CLK 1548.132690 0.000000 399.911682 0.000000 399.911682 399.911682 rp-+
  u3_mem_reg[0][6]/CLK 1548.137085 0.000000 399.818054 0.000000 399.818054 399.818054 rp-+
  u3_mem_reg[1][26]/CLK 1548.130127 0.000000 399.816132 0.000000 399.816132 399.816132 rp-+
  u3_mem_reg[3][12]/CLK 1547.937988 0.000000 399.799438 0.000000 399.799438 399.799438 rp-+
  u3_mem_reg[1][16]/CLK 1547.956421 0.000000 399.797943 0.000000 399.797943 399.797943 rp-+
  u3_mem_reg[1][6]/CLK 1548.031494 0.000000 399.789398 0.000000 399.789398 399.789398 rp-+
  u3_mem_reg[0][28]/CLK 1548.242554 0.000000 399.645844 0.000000 399.645844 399.645844 rp-+
  u4_mem_reg[2][11]/CLK 1548.222778 0.000000 399.525635 0.000000 399.525635 399.525635 rp-+
  u3_mem_reg[3][6]/CLK 1548.212646 0.000000 399.431030 0.000000 399.431030 399.431030 rp-+
  u3_mem_reg[2][28]/CLK 1548.121948 0.000000 399.352142 0.000000 399.352142 399.352142 rp-+
  u3_mem_reg[3][28]/CLK 1548.121826 0.000000 399.351501 0.000000 399.351501 399.351501 rp-+
  u3_mem_reg[3][22]/CLK 1548.120728 0.000000 399.338470 0.000000 399.338470 399.338470 rp-+
  u3_mem_reg[0][22]/CLK 1548.119751 0.000000 399.324646 0.000000 399.324646 399.324646 rp-+
  u4_mem_reg[0][16]/CLK 1548.128418 0.000000 399.319275 0.000000 399.319275 399.319275 rp-+
  u3_mem_reg[3][26]/CLK 1548.117310 0.000000 399.295624 0.000000 399.295624 399.295624 rp-+
  u3_mem_reg[2][22]/CLK 1548.113403 0.000000 399.234650 0.000000 399.234650 399.234650 rp-+
  u3_mem_reg[0][26]/CLK 1548.111572 0.000000 399.200409 0.000000 399.200409 399.200409 rp-+
  u3_mem_reg[3][30]/CLK 1548.108765 0.000000 399.140961 0.000000 399.140961 399.140961 rp-+
  u4_dout_reg[3]/CLK   1548.098877 0.000000 398.883362 0.000000 398.883362 398.883362 rp-+
  u4_mem_reg[0][3]/CLK 1548.098755 0.000000 398.881439 0.000000 398.881439 398.881439 rp-+
  u4_dout_reg[2]/CLK   1548.098267 0.000000 398.866302 0.000000 398.866302 398.866302 rp-+
  u4_mem_reg[2][3]/CLK 1548.098022 0.000000 398.860107 0.000000 398.860107 398.860107 rp-+
  u3_mem_reg[2][26]/CLK 1548.097412 0.000000 398.841461 0.000000 398.841461 398.841461 rp-+
  u3_mem_reg[2][30]/CLK 1548.097290 0.000000 398.835297 0.000000 398.835297 398.835297 rp-+
  u3_mem_reg[0][30]/CLK 1548.089600 0.000000 398.606354 0.000000 398.606354 398.606354 rp-+
  u4_mem_reg[1][3]/CLK 1548.087402 0.000000 398.514832 0.000000 398.514832 398.514832 rp-+
  u6_mem_reg[2][0]/CLK 2169.575195 0.000000 398.438782 0.000000 398.438782 398.438782 rp-+
  u4_mem_reg[2][16]/CLK 1547.712891 0.000000 398.287567 0.000000 398.287567 398.287567 rp-+
  u3_mem_reg[3][8]/CLK 1547.693604 0.000000 398.211090 0.000000 398.211090 398.211090 rp-+
  u3_mem_reg[0][0]/CLK 1547.954956 0.000000 397.600647 0.000000 397.600647 397.600647 rp-+
  u3_mem_reg[2][24]/CLK 1547.992310 0.000000 397.363708 0.000000 397.363708 397.363708 rp-+
  u3_mem_reg[3][0]/CLK 1547.995483 0.000000 397.246033 0.000000 397.246033 397.246033 rp-+
  u3_wp_reg[1]/CLK     1604.640503 0.000000 397.211456 0.000000 397.211456 397.211456 rp-+
  u3_mem_reg[0][8]/CLK 1548.000366 0.000000 397.162720 0.000000 397.162720 397.162720 rp-+
  u4_mem_reg[2][1]/CLK 1548.007690 0.000000 396.960388 0.000000 396.960388 396.960388 rp-+
  u3_mem_reg[3][24]/CLK 1548.010132 0.000000 396.737274 0.000000 396.737274 396.737274 rp-+
  u3_mem_reg[0][16]/CLK 1548.010132 0.000000 396.733551 0.000000 396.733551 396.733551 rp-+
  u3_mem_reg[3][29]/CLK 1548.010010 0.000000 396.708374 0.000000 396.708374 396.708374 rp-+
  u3_mem_reg[2][29]/CLK 1548.009888 0.000000 396.678314 0.000000 396.678314 396.678314 rp-+
  u3_mem_reg[0][4]/CLK 1548.009766 0.000000 396.664124 0.000000 396.664124 396.664124 rp-+
  u3_mem_reg[2][0]/CLK 1548.010254 0.000000 396.612122 0.000000 396.612122 396.612122 rp-+
  u3_mem_reg[0][12]/CLK 1548.009277 0.000000 396.596954 0.000000 396.596954 396.596954 rp-+
  u3_mem_reg[2][12]/CLK 1548.009155 0.000000 396.576263 0.000000 396.576263 396.576263 rp-+
  u3_mem_reg[2][4]/CLK 1548.004761 0.000000 396.180603 0.000000 396.180603 396.180603 rp-+
  u3_mem_reg[2][6]/CLK 1547.998291 0.000000 395.961884 0.000000 395.961884 395.961884 rp-+
  u4_mem_reg[1][1]/CLK 1547.995117 0.000000 395.761780 0.000000 395.761780 395.761780 rp-+
  u4_mem_reg[2][0]/CLK 1547.989990 0.000000 395.630280 0.000000 395.630280 395.630280 rp-+
  u4_mem_reg[2][4]/CLK 1547.986206 0.000000 395.490570 0.000000 395.490570 395.490570 rp-+
  u4_mem_reg[1][12]/CLK 1547.977295 0.000000 395.174103 0.000000 395.174103 395.174103 rp-+
  u4_mem_reg[3][3]/CLK 1547.976685 0.000000 395.152771 0.000000 395.152771 395.152771 rp-+
  u4_mem_reg[3][1]/CLK 1547.961182 0.000000 394.588318 0.000000 394.588318 394.588318 rp-+
  u4_mem_reg[0][0]/CLK 1547.934570 0.000000 392.503143 0.000000 392.503143 392.503143 rp-+
  u3_mem_reg[1][13]/CLK 1599.956787 0.000000 392.200928 0.000000 392.200928 392.200928 rp-+
  u4_mem_reg[1][11]/CLK 1547.889771 0.000000 391.123138 0.000000 391.123138 391.123138 rp-+
  u4_mem_reg[1][4]/CLK 1547.889648 0.000000 391.122162 0.000000 391.122162 391.122162 rp-+
  u4_mem_reg[2][5]/CLK 1548.192871 0.000000 390.450470 0.000000 390.450470 390.450470 rp-+
  u4_mem_reg[0][1]/CLK 1548.189575 0.000000 390.429718 0.000000 390.429718 390.429718 rp-+
  u4_mem_reg[3][4]/CLK 1548.185547 0.000000 390.404602 0.000000 390.404602 390.404602 rp-+
  u4_mem_reg[3][5]/CLK 1548.172241 0.000000 390.321075 0.000000 390.321075 390.321075 rp-+
  u4_mem_reg[1][5]/CLK 1548.171387 0.000000 390.314941 0.000000 390.314941 390.314941 rp-+
  u4_mem_reg[0][19]/CLK 1548.170532 0.000000 390.309540 0.000000 390.309540 390.309540 rp-+
  u4_mem_reg[3][0]/CLK 1548.163208 0.000000 390.261902 0.000000 390.261902 390.261902 rp-+
  u4_mem_reg[0][4]/CLK 1548.160889 0.000000 390.246674 0.000000 390.246674 390.246674 rp-+
  u4_mem_reg[1][0]/CLK 1548.159790 0.000000 390.239441 0.000000 390.239441 390.239441 rp-+
  u3_mem_reg[3][13]/CLK 1598.057495 0.000000 389.698639 0.000000 389.698639 389.698639 rp-+
  u4_mem_reg[3][12]/CLK 1547.977905 0.000000 389.097351 0.000000 389.097351 389.097351 rp-+
  u3_mem_reg[2][13]/CLK 1595.297363 0.000000 386.111176 0.000000 386.111176 386.111176 rp-+
  u4_mem_reg[3][16]/CLK 1547.731201 0.000000 385.772858 0.000000 385.772858 385.772858 rp-+
  u3_mem_reg[2][8]/CLK 1594.478149 0.000000 385.250061 0.000000 385.250061 385.250061 rp-+
  u3_mem_reg[2][14]/CLK 1594.473267 0.000000 385.196320 0.000000 385.196320 385.196320 rp-+
  u3_mem_reg[3][14]/CLK 1594.469971 0.000000 385.159027 0.000000 385.159027 385.159027 rp-+
  u3_mem_reg[0][13]/CLK 1594.464722 0.000000 385.100647 0.000000 385.100647 385.100647 rp-+
  u4_mem_reg[1][16]/CLK 1547.690674 0.000000 384.837463 0.000000 384.837463 384.837463 rp-+
  u6_mem_reg[3][0]/CLK 2147.849609 0.000000 384.212524 0.000000 384.212524 384.212524 rp-+
  u4_mem_reg[3][18]/CLK 1547.582153 0.000000 382.171265 0.000000 382.171265 382.171265 rp-+
  u4_mem_reg[2][19]/CLK 1547.582031 0.000000 382.164642 0.000000 382.164642 382.164642 rp-+
  u4_mem_reg[0][18]/CLK 1547.582031 0.000000 382.156982 0.000000 382.156982 382.156982 rp-+
  u4_mem_reg[1][19]/CLK 1547.581909 0.000000 382.126953 0.000000 382.126953 382.126953 rp-+
  u4_mem_reg[3][11]/CLK 1547.581787 0.000000 382.084900 0.000000 382.084900 382.084900 rp-+
  u4_mem_reg[3][19]/CLK 1547.570190 0.000000 381.763214 0.000000 381.763214 381.763214 rp-+
  u4_mem_reg[2][18]/CLK 1539.086060 0.000000 379.741028 0.000000 379.741028 379.741028 rp-+
  u4_status_reg[0]/CLK 1589.916748 0.000000 379.205597 0.000000 379.205597 379.205597 rp-+
  u4_mem_reg[3][27]/CLK 1547.411865 0.000000 379.011932 0.000000 379.011932 379.011932 rp-+
  u4_mem_reg[3][17]/CLK 1547.179932 0.000000 377.541962 0.000000 377.541962 377.541962 rp-+
  u4_mem_reg[3][6]/CLK 1547.180054 0.000000 377.539917 0.000000 377.539917 377.539917 rp-+
  u4_mem_reg[1][10]/CLK 1547.180664 0.000000 377.524170 0.000000 377.524170 377.524170 rp-+
  u4_mem_reg[2][28]/CLK 1547.182983 0.000000 377.470795 0.000000 377.470795 377.470795 rp-+
  u4_mem_reg[3][29]/CLK 1547.184937 0.000000 377.426270 0.000000 377.426270 377.426270 rp-+
  u4_mem_reg[2][30]/CLK 1547.186646 0.000000 377.388214 0.000000 377.388214 377.388214 rp-+
  u4_mem_reg[2][27]/CLK 1547.188721 0.000000 377.343475 0.000000 377.343475 377.343475 rp-+
  u4_mem_reg[2][31]/CLK 1547.191895 0.000000 377.277771 0.000000 377.277771 377.277771 rp-+
  u6_mem_reg[2][1]/CLK 2137.611328 0.000000 377.205414 0.000000 377.205414 377.205414 rp-+
  u13_occ0_r_reg[8]/CLK 1587.296753 0.000000 375.928101 0.000000 375.928101 375.928101 rp-+
  u4_mem_reg[3][31]/CLK 1547.289795 0.000000 375.398621 0.000000 375.398621 375.398621 rp-+
  u4_mem_reg[3][28]/CLK 1547.342285 0.000000 373.753784 0.000000 373.753784 373.753784 rp-+
  u13_occ0_r_reg[10]/CLK 1585.419312 0.000000 373.573761 0.000000 373.573761 373.573761 rp-+
  u4_mem_reg[1][26]/CLK 1540.715698 0.000000 373.563629 0.000000 373.563629 373.563629 rp-+
  u4_mem_reg[0][24]/CLK 1540.722534 0.000000 373.554474 0.000000 373.554474 373.554474 rp-+
  u4_mem_reg[1][24]/CLK 1540.727783 0.000000 373.547607 0.000000 373.547607 373.547607 rp-+
  u4_mem_reg[0][26]/CLK 1540.728516 0.000000 373.546661 0.000000 373.546661 373.546661 rp-+
  u4_mem_reg[0][27]/CLK 1540.731079 0.000000 373.543213 0.000000 373.543213 373.543213 rp-+
  u4_mem_reg[0][30]/CLK 1540.740356 0.000000 373.530945 0.000000 373.530945 373.530945 rp-+
  u4_mem_reg[1][27]/CLK 1540.851685 0.000000 373.381622 0.000000 373.381622 373.381622 rp-+
  u4_mem_reg[0][25]/CLK 1540.928467 0.000000 373.276672 0.000000 373.276672 373.276672 rp-+
  u4_mem_reg[0][29]/CLK 1540.937988 0.000000 373.263519 0.000000 373.263519 373.263519 rp-+
  u4_mem_reg[0][28]/CLK 1541.094971 0.000000 373.042786 0.000000 373.042786 373.042786 rp-+
  u4_mem_reg[1][29]/CLK 1541.149902 0.000000 372.967926 0.000000 372.967926 372.967926 rp-+
  u4_mem_reg[1][25]/CLK 1541.156128 0.000000 372.958618 0.000000 372.958618 372.958618 rp-+
  u4_mem_reg[1][28]/CLK 1541.198120 0.000000 372.895966 0.000000 372.895966 372.895966 rp-+
  u4_mem_reg[1][20]/CLK 1541.210815 0.000000 372.875366 0.000000 372.875366 372.875366 rp-+
  u4_mem_reg[1][21]/CLK 1541.259766 0.000000 372.803162 0.000000 372.803162 372.803162 rp-+
  u4_mem_reg[0][20]/CLK 1541.497314 0.000000 372.440125 0.000000 372.440125 372.440125 rp-+
  u4_mem_reg[0][21]/CLK 1541.503906 0.000000 372.429718 0.000000 372.429718 372.429718 rp-+
  u4_mem_reg[1][6]/CLK 1541.665771 0.000000 372.169586 0.000000 372.169586 372.169586 rp-+
  u4_mem_reg[3][25]/CLK 1541.729248 0.000000 372.112274 0.000000 372.112274 372.112274 rp-+
  u4_mem_reg[3][24]/CLK 1541.730469 0.000000 372.110260 0.000000 372.110260 372.110260 rp-+
  u4_mem_reg[2][29]/CLK 1541.751221 0.000000 372.073547 0.000000 372.073547 372.073547 rp-+
  u4_mem_reg[3][26]/CLK 1541.751953 0.000000 372.072235 0.000000 372.072235 372.072235 rp-+
  u4_mem_reg[2][24]/CLK 1541.793091 0.000000 371.998749 0.000000 371.998749 371.998749 rp-+
  u4_mem_reg[2][25]/CLK 1541.835449 0.000000 371.922516 0.000000 371.922516 371.922516 rp-+
  u4_mem_reg[3][30]/CLK 1547.329712 0.000000 371.863220 0.000000 371.863220 371.863220 rp-+
  u4_mem_reg[2][21]/CLK 1541.858521 0.000000 371.847198 0.000000 371.847198 371.847198 rp-+
  u4_mem_reg[1][30]/CLK 1541.895508 0.000000 371.812958 0.000000 371.812958 371.812958 rp-+
  u4_mem_reg[1][31]/CLK 1541.965088 0.000000 371.683594 0.000000 371.683594 371.683594 rp-+
  u4_mem_reg[0][31]/CLK 1542.003662 0.000000 371.611053 0.000000 371.611053 371.611053 rp-+
  u4_mem_reg[3][14]/CLK 1547.322998 0.000000 371.602356 0.000000 371.602356 371.602356 rp-+
  u4_mem_reg[2][20]/CLK 1542.027588 0.000000 371.551910 0.000000 371.551910 371.551910 rp-+
  u4_mem_reg[3][20]/CLK 1542.074707 0.000000 371.474365 0.000000 371.474365 371.474365 rp-+
  u5_mem_reg[3][20]/CLK 1542.582153 0.000000 370.634247 0.000000 370.634247 370.634247 rp-+
  u5_mem_reg[1][21]/CLK 1542.588989 0.000000 370.626129 0.000000 370.626129 370.626129 rp-+
  u5_mem_reg[3][26]/CLK 1542.589478 0.000000 370.625488 0.000000 370.625488 370.625488 rp-+
  u5_mem_reg[2][28]/CLK 1542.591431 0.000000 370.623444 0.000000 370.623444 370.623444 rp-+
  u5_mem_reg[0][25]/CLK 1542.601440 0.000000 370.609467 0.000000 370.609467 370.609467 rp-+
  u5_mem_reg[3][28]/CLK 1542.602783 0.000000 370.607941 0.000000 370.607941 370.607941 rp-+
  u5_mem_reg[2][30]/CLK 1542.603638 0.000000 370.606659 0.000000 370.606659 370.606659 rp-+
  u5_mem_reg[0][21]/CLK 1542.618408 0.000000 370.583313 0.000000 370.583313 370.583313 rp-+
  u5_mem_reg[1][30]/CLK 1542.627197 0.000000 370.568970 0.000000 370.568970 370.568970 rp-+
  u5_mem_reg[1][28]/CLK 1542.633179 0.000000 370.558258 0.000000 370.558258 370.558258 rp-+
  u5_mem_reg[2][21]/CLK 1542.669678 0.000000 370.486694 0.000000 370.486694 370.486694 rp-+
  u5_mem_reg[0][28]/CLK 1542.674316 0.000000 370.476898 0.000000 370.476898 370.476898 rp-+
  u5_mem_reg[2][22]/CLK 1542.678833 0.000000 370.467102 0.000000 370.467102 370.467102 rp-+
  u4_mem_reg[2][10]/CLK 1542.617310 0.000000 370.449951 0.000000 370.449951 370.449951 rp-+
  u5_mem_reg[3][21]/CLK 1542.710449 0.000000 370.396332 0.000000 370.396332 370.396332 rp-+
  u4_mem_reg[3][21]/CLK 1542.456909 0.000000 370.303925 0.000000 370.303925 370.303925 rp-+
  u4_mem_reg[0][10]/CLK 1542.749390 0.000000 370.212128 0.000000 370.212128 370.212128 rp-+
  u4_mem_reg[2][6]/CLK 1542.420288 0.000000 370.079620 0.000000 370.079620 370.079620 rp-+
  u5_mem_reg[3][25]/CLK 1542.922241 0.000000 369.809601 0.000000 369.809601 369.809601 rp-+
  u4_mem_reg[1][8]/CLK 1542.936035 0.000000 369.800964 0.000000 369.800964 369.800964 rp-+
  u4_mem_reg[0][8]/CLK 1542.891846 0.000000 369.772614 0.000000 369.772614 369.772614 rp-+
  u5_mem_reg[0][23]/CLK 1542.939209 0.000000 369.759888 0.000000 369.759888 369.759888 rp-+
  u5_mem_reg[3][22]/CLK 1542.878784 0.000000 369.731232 0.000000 369.731232 369.731232 rp-+
  u5_mem_reg[0][30]/CLK 1542.967163 0.000000 369.729187 0.000000 369.729187 369.729187 rp-+
  u4_mem_reg[2][8]/CLK 1542.967407 0.000000 369.728149 0.000000 369.728149 369.728149 rp-+
  u5_mem_reg[0][27]/CLK 1542.984497 0.000000 369.659698 0.000000 369.659698 369.659698 rp-+
  u4_mem_reg[1][17]/CLK 1543.021851 0.000000 369.448120 0.000000 369.448120 369.448120 rp-+
  u5_mem_reg[2][25]/CLK 1542.814087 0.000000 369.260559 0.000000 369.260559 369.260559 rp-+
  u4_mem_reg[0][6]/CLK 1542.812988 0.000000 369.248627 0.000000 369.248627 369.248627 rp-+
  u4_mem_reg[0][17]/CLK 1543.261597 0.000000 368.926270 0.000000 368.926270 368.926270 rp-+
  u5_mem_reg[2][23]/CLK 1543.440918 0.000000 368.392181 0.000000 368.392181 368.392181 rp-+
  u5_mem_reg[1][27]/CLK 1543.442139 0.000000 368.387268 0.000000 368.387268 368.387268 rp-+
  u5_mem_reg[3][23]/CLK 1543.442749 0.000000 368.384766 0.000000 368.384766 368.384766 rp-+
  u5_mem_reg[2][31]/CLK 1543.702393 0.000000 367.508514 0.000000 367.508514 367.508514 rp-+
  u4_status_reg[1]/CLK 1580.437134 0.000000 367.452057 0.000000 367.452057 367.452057 rp-+
  u4_mem_reg[3][10]/CLK 1542.497192 0.000000 367.102356 0.000000 367.102356 367.102356 rp-+
  u6_mem_reg[0][0]/CLK 2134.164307 0.000000 366.722534 0.000000 366.722534 366.722534 rp-+
  u4_mem_reg[2][17]/CLK 1544.139648 0.000000 365.781616 0.000000 365.781616 365.781616 rp-+
  u4_mem_reg[3][8]/CLK 1544.265259 0.000000 365.219910 0.000000 365.219910 365.219910 rp-+
  u5_mem_reg[0][31]/CLK 1544.265991 0.000000 365.215210 0.000000 365.215210 365.215210 rp-+
  u4_mem_reg[2][14]/CLK 1543.792358 0.000000 365.187347 0.000000 365.187347 365.187347 rp-+
  u5_mem_reg[2][27]/CLK 1544.451294 0.000000 364.314209 0.000000 364.314209 364.314209 rp-+
  u4_mem_reg[0][14]/CLK 1543.939209 0.000000 364.223572 0.000000 364.223572 364.223572 rp-+
  u4_mem_reg[0][13]/CLK 1544.479370 0.000000 364.168304 0.000000 364.168304 364.168304 rp-+
  u4_mem_reg[1][13]/CLK 1544.544678 0.000000 363.822937 0.000000 363.822937 363.822937 rp-+
  u5_mem_reg[0][14]/CLK 1544.544800 0.000000 363.821564 0.000000 363.821564 363.821564 rp-+
  u4_mem_reg[2][13]/CLK 1544.573608 0.000000 363.660156 0.000000 363.660156 363.660156 rp-+
  u5_mem_reg[0][12]/CLK 1544.665039 0.000000 363.132263 0.000000 363.132263 363.132263 rp-+
  u5_mem_reg[0][9]/CLK 1544.796997 0.000000 362.305695 0.000000 362.305695 362.305695 rp-+
  u4_mem_reg[0][9]/CLK 1544.797119 0.000000 362.304352 0.000000 362.304352 362.304352 rp-+
  u4_mem_reg[2][9]/CLK 1544.917847 0.000000 361.459167 0.000000 361.459167 361.459167 rp-+
  u4_mem_reg[1][15]/CLK 1544.977905 0.000000 361.006317 0.000000 361.006317 361.006317 rp-+
  u4_mem_reg[3][13]/CLK 1545.060669 0.000000 360.319122 0.000000 360.319122 360.319122 rp-+
  u4_mem_reg[1][14]/CLK 1545.092163 0.000000 360.312927 0.000000 360.312927 360.312927 rp-+
  u18_int_set_reg[2]/CLK 1574.393311 0.000000 360.223022 0.000000 360.223022 360.223022 rp-+
  u4_mem_reg[1][9]/CLK 1545.213989 0.000000 358.565125 0.000000 358.565125 358.565125 rp-+
  u6_mem_reg[0][1]/CLK 2113.507568 0.000000 352.169556 0.000000 352.169556 352.169556 rp-+
  u4_mem_reg[3][9]/CLK 1544.837524 0.000000 352.051636 0.000000 352.051636 352.051636 rp-+
  u4_mem_reg[1][18]/CLK 1544.407471 0.000000 349.390747 0.000000 349.390747 349.390747 rp-+
  u4_wp_reg[2]/CLK     1564.870239 0.000000 349.139709 0.000000 349.139709 349.139709 rp-+
  u4_mem_reg[1][2]/CLK 1543.855469 0.000000 346.809052 0.000000 346.809052 346.809052 rp-+
  u4_mem_reg[3][2]/CLK 1543.219238 0.000000 344.444458 0.000000 344.444458 344.444458 rp-+
  u5_mem_reg[1][19]/CLK 1560.682495 0.000000 344.344879 0.000000 344.344879 344.344879 rp-+
  u4_mem_reg[2][2]/CLK 1542.675659 0.000000 342.590607 0.000000 342.590607 342.590607 rp-+
  u4_mem_reg[0][5]/CLK 1541.633545 0.000000 339.418243 0.000000 339.418243 339.418243 rp-+
  u4_mem_reg[1][7]/CLK 1541.633789 0.000000 339.409393 0.000000 339.409393 339.409393 rp-+
  u4_mem_reg[3][15]/CLK 1540.239502 0.000000 335.449677 0.000000 335.449677 335.449677 rp-+
  u4_wp_reg[0]/CLK     1549.879395 0.000000 332.397858 0.000000 332.397858 332.397858 rp-+
  u5_mem_reg[0][7]/CLK 1549.879272 0.000000 332.396576 0.000000 332.396576 332.396576 rp-+
  u5_mem_reg[1][7]/CLK 1549.879150 0.000000 332.395264 0.000000 332.395264 332.395264 rp-+
  u5_mem_reg[2][5]/CLK 1549.878784 0.000000 332.391418 0.000000 332.391418 332.391418 rp-+
  u13_crac_dout_r_reg[4]/CLK 2080.649902 0.000000 330.121704 0.000000 330.121704 330.121704 rp-+
  u13_crac_dout_r_reg[10]/CLK 2080.645020 0.000000 330.102966 0.000000 330.102966 330.102966 rp-+
  u13_crac_dout_r_reg[7]/CLK 2080.643799 0.000000 330.098511 0.000000 330.098511 330.098511 rp-+
  u13_crac_dout_r_reg[9]/CLK 2080.632324 0.000000 330.054291 0.000000 330.054291 330.054291 rp-+
  u13_crac_dout_r_reg[6]/CLK 2080.615479 0.000000 329.988586 0.000000 329.988586 329.988586 rp-+
  u13_crac_dout_r_reg[8]/CLK 2080.600830 0.000000 329.929504 0.000000 329.929504 329.929504 rp-+
  u7_wp_reg[2]/CLK     2080.578369 0.000000 329.836456 0.000000 329.836456 329.836456 rp-+
  u4_mem_reg[3][7]/CLK 1536.647217 0.000000 327.664001 0.000000 327.664001 327.664001 rp-+
  u5_mem_reg[3][7]/CLK 1545.020142 0.000000 327.279572 0.000000 327.279572 327.279572 rp-+
  u5_mem_reg[1][5]/CLK 1545.020386 0.000000 327.268829 0.000000 327.268829 327.268829 rp-+
  u5_mem_reg[2][7]/CLK 1545.021362 0.000000 327.237579 0.000000 327.237579 327.237579 rp-+
  u5_mem_reg[0][18]/CLK 1543.986938 0.000000 325.888977 0.000000 325.888977 325.888977 rp-+
  u5_mem_reg[2][11]/CLK 1535.142456 0.000000 324.695099 0.000000 324.695099 324.695099 rp-+
  u4_mem_reg[0][7]/CLK 1534.191284 0.000000 322.919739 0.000000 322.919739 322.919739 rp-+
  u5_mem_reg[2][19]/CLK 1534.191284 0.000000 322.917969 0.000000 322.917969 322.917969 rp-+
  u4_mem_reg[0][2]/CLK 1534.191284 0.000000 322.902161 0.000000 322.902161 322.902161 rp-+
  u5_mem_reg[3][14]/CLK 1530.964355 0.000000 317.555176 0.000000 317.555176 317.555176 rp-+
  u5_mem_reg[2][14]/CLK 1530.964478 0.000000 317.554749 0.000000 317.554749 317.554749 rp-+
  u5_mem_reg[2][12]/CLK 1530.965942 0.000000 317.539429 0.000000 317.539429 317.539429 rp-+
  u5_mem_reg[2][9]/CLK 1530.968018 0.000000 317.518951 0.000000 317.518951 317.518951 rp-+
  u5_mem_reg[2][15]/CLK 1530.970581 0.000000 317.492523 0.000000 317.492523 317.492523 rp-+
  u5_mem_reg[1][15]/CLK 1530.972900 0.000000 317.469360 0.000000 317.469360 317.469360 rp-+
  u4_mem_reg[0][15]/CLK 1530.978516 0.000000 317.411469 0.000000 317.411469 317.411469 rp-+
  u5_mem_reg[0][15]/CLK 1530.985840 0.000000 317.335266 0.000000 317.335266 317.335266 rp-+
  u4_mem_reg[2][15]/CLK 1530.987061 0.000000 317.322998 0.000000 317.322998 317.322998 rp-+
  u5_mem_reg[0][11]/CLK 1531.001953 0.000000 317.160248 0.000000 317.160248 317.160248 rp-+
  u4_rp_reg[3]/CLK     1534.515625 0.000000 315.852905 0.000000 315.852905 315.852905 rp-+
  u4_mem_reg[2][7]/CLK 1529.911621 0.000000 315.191895 0.000000 315.191895 315.191895 rp-+
  u5_mem_reg[0][19]/CLK 1531.075073 0.000000 312.182434 0.000000 312.182434 312.182434 rp-+
  u5_mem_reg[1][11]/CLK 1528.025269 0.000000 311.887939 0.000000 311.887939 311.887939 rp-+
  u5_mem_reg[2][18]/CLK 1530.035278 0.000000 311.074677 0.000000 311.074677 311.074677 rp-+
  u5_mem_reg[3][19]/CLK 1526.543579 0.000000 307.355286 0.000000 307.355286 307.355286 rp-+
  u6_mem_reg[3][1]/CLK 2036.274048 0.000000 301.798645 0.000000 301.798645 301.798645 rp-+
  u6_mem_reg[3][4]/CLK 2023.438843 0.000000 293.662201 0.000000 293.662201 293.662201 rp-+
  u5_mem_reg[0][5]/CLK 1499.180908 0.000000 277.854034 0.000000 277.854034 277.854034 rp-+
  u5_mem_reg[3][18]/CLK 1499.181152 0.000000 277.848846 0.000000 277.848846 277.848846 rp-+
  u5_mem_reg[1][18]/CLK 1497.473877 0.000000 276.029877 0.000000 276.029877 276.029877 rp-+
  u5_mem_reg[3][11]/CLK 1491.682251 0.000000 269.951294 0.000000 269.951294 269.951294 rp-+
  u5_mem_reg[3][9]/CLK 1485.869263 0.000000 263.961334 0.000000 263.961334 263.961334 rp-+
  u6_mem_reg[1][0]/CLK 1967.156982 0.000000 261.789337 0.000000 261.789337 261.789337 rp-+
  u6_mem_reg[1][1]/CLK 1966.450928 0.000000 261.414032 0.000000 261.414032 261.414032 rp-+
  u6_mem_reg[1][4]/CLK 1945.024780 0.000000 249.834839 0.000000 249.834839 249.834839 rp-+
  u6_mem_reg[1][3]/CLK 1942.495361 0.000000 248.475540 0.000000 248.475540 248.475540 rp-+
  u5_dout_reg[14]/CLK  1449.208374 0.000000 239.757996 0.000000 239.757996 239.757996 rp-+
  u5_dout_reg[13]/CLK  1449.199463 0.000000 239.751205 0.000000 239.751205 239.751205 rp-+
  u5_dout_reg[12]/CLK  1449.190308 0.000000 239.744308 0.000000 239.744308 239.744308 rp-+
  u5_mem_reg[0][20]/CLK 1449.183716 0.000000 239.739212 0.000000 239.739212 239.739212 rp-+
  u5_mem_reg[0][26]/CLK 1449.145508 0.000000 239.710190 0.000000 239.710190 239.710190 rp-+
  u5_mem_reg[0][29]/CLK 1449.040894 0.000000 239.631012 0.000000 239.631012 239.631012 rp-+
  u5_mem_reg[1][29]/CLK 1448.863525 0.000000 239.497452 0.000000 239.497452 239.497452 rp-+
  u5_mem_reg[1][20]/CLK 1448.794189 0.000000 239.445679 0.000000 239.445679 239.445679 rp-+
  u5_mem_reg[2][20]/CLK 1448.608032 0.000000 239.307236 0.000000 239.307236 239.307236 rp-+
  u5_mem_reg[1][26]/CLK 1448.480591 0.000000 239.213181 0.000000 239.213181 239.213181 rp-+
  u5_mem_reg[2][24]/CLK 1448.477295 0.000000 239.210754 0.000000 239.210754 239.210754 rp-+
  u5_mem_reg[3][24]/CLK 1448.328247 0.000000 239.101364 0.000000 239.101364 239.101364 rp-+
  u5_mem_reg[2][26]/CLK 1448.318237 0.000000 239.094162 0.000000 239.094162 239.094162 rp-+
  u5_mem_reg[1][24]/CLK 1448.279663 0.000000 239.066254 0.000000 239.066254 239.066254 rp-+
  u13_crac_dout_r_reg[5]/CLK 1924.448730 0.000000 239.031265 0.000000 239.031265 239.031265 rp-+
  u6_mem_reg[3][5]/CLK 1924.449219 0.000000 239.016617 0.000000 239.016617 239.016617 rp-+
  u5_mem_reg[2][29]/CLK 1447.800659 0.000000 238.721939 0.000000 238.721939 238.721939 rp-+
  u5_mem_reg[0][24]/CLK 1447.579834 0.000000 238.565247 0.000000 238.565247 238.565247 rp-+
  u5_mem_reg[1][22]/CLK 1447.533691 0.000000 238.532639 0.000000 238.532639 238.532639 rp-+
  u5_mem_reg[0][22]/CLK 1455.803467 0.000000 237.959061 0.000000 237.959061 237.959061 rp-+
  u5_mem_reg[3][29]/CLK 1455.736938 0.000000 237.837875 0.000000 237.837875 237.837875 rp-+
  u5_mem_reg[3][15]/CLK 1457.530518 0.000000 237.661743 0.000000 237.661743 237.661743 rp-+
  u5_mem_reg[1][25]/CLK 1455.777588 0.000000 237.659027 0.000000 237.659027 237.659027 rp-+
  u5_dout_reg[10]/CLK  1455.785767 0.000000 237.597610 0.000000 237.597610 237.597610 rp-+
  u5_dout_reg[17]/CLK  1447.145874 0.000000 237.585266 0.000000 237.585266 237.585266 rp-+
  u5_dout_reg[11]/CLK  1447.604370 0.000000 237.569229 0.000000 237.569229 237.569229 rp-+
  u5_dout_reg[15]/CLK  1448.473755 0.000000 237.535400 0.000000 237.535400 237.535400 rp-+
  u5_dout_reg[16]/CLK  1448.965820 0.000000 237.513931 0.000000 237.513931 237.513931 rp-+
  u5_dout_reg[19]/CLK  1450.282959 0.000000 237.447235 0.000000 237.447235 237.447235 rp-+
  u5_dout_reg[18]/CLK  1453.665771 0.000000 237.110809 0.000000 237.110809 237.110809 rp-+
  u5_mem_reg[3][31]/CLK 1454.806152 0.000000 236.833557 0.000000 236.833557 236.833557 rp-+
  u5_mem_reg[0][10]/CLK 1454.814697 0.000000 236.830597 0.000000 236.830597 236.830597 rp-+
  u5_mem_reg[3][30]/CLK 1455.415527 0.000000 236.405838 0.000000 236.405838 236.405838 rp-+
  u5_mem_reg[1][23]/CLK 1455.544922 0.000000 235.854019 0.000000 235.854019 235.854019 rp-+
  u5_mem_reg[1][10]/CLK 1447.967041 0.000000 235.580612 0.000000 235.580612 235.580612 rp-+
  u5_mem_reg[1][31]/CLK 1447.982910 0.000000 235.578552 0.000000 235.578552 235.578552 rp-+
  u5_mem_reg[3][27]/CLK 1448.652222 0.000000 235.475632 0.000000 235.475632 235.475632 rp-+
  u5_mem_reg[3][10]/CLK 1451.267700 0.000000 234.630692 0.000000 234.630692 234.630692 rp-+
  u5_mem_reg[2][8]/CLK 1451.148560 0.000000 234.093353 0.000000 234.093353 234.093353 rp-+
  u5_mem_reg[1][17]/CLK 1451.147705 0.000000 234.085617 0.000000 234.085617 234.085617 rp-+
  u5_mem_reg[3][17]/CLK 1451.145752 0.000000 234.068466 0.000000 234.068466 234.068466 rp-+
  u5_mem_reg[3][6]/CLK 1451.137817 0.000000 233.999481 0.000000 233.999481 233.999481 rp-+
  u5_mem_reg[2][10]/CLK 1451.137085 0.000000 233.992508 0.000000 233.992508 233.992508 rp-+
  u5_mem_reg[1][14]/CLK 1451.100464 0.000000 233.729950 0.000000 233.729950 233.729950 rp-+
  u5_mem_reg[3][8]/CLK 1451.085327 0.000000 233.638336 0.000000 233.638336 233.638336 rp-+
  u5_mem_reg[3][12]/CLK 1451.030640 0.000000 233.328781 0.000000 233.328781 233.328781 rp-+
  u5_mem_reg[0][13]/CLK 1450.935303 0.000000 232.677383 0.000000 232.677383 232.677383 rp-+
  u5_mem_reg[1][12]/CLK 1450.925415 0.000000 232.604980 0.000000 232.604980 232.604980 rp-+
  u5_mem_reg[1][13]/CLK 1450.859863 0.000000 232.094910 0.000000 232.094910 232.094910 rp-+
  u6_mem_reg[0][25]/CLK 1875.552368 0.000000 231.897049 0.000000 231.897049 231.897049 rp-+
  u6_mem_reg[0][24]/CLK 1875.552124 0.000000 231.896408 0.000000 231.896408 231.896408 rp-+
  u6_mem_reg[2][25]/CLK 1875.540161 0.000000 231.867020 0.000000 231.867020 231.867020 rp-+
  u6_mem_reg[2][24]/CLK 1875.537476 0.000000 231.860291 0.000000 231.860291 231.860291 rp-+
  u6_dout_reg[10]/CLK  1875.501099 0.000000 231.770691 0.000000 231.770691 231.770691 rp-+
  u6_mem_reg[2][20]/CLK 1875.494507 0.000000 231.754288 0.000000 231.754288 231.754288 rp-+
  u6_dout_reg[12]/CLK  1875.452393 0.000000 231.650192 0.000000 231.650192 231.650192 rp-+
  u6_mem_reg[2][23]/CLK 1875.438110 0.000000 231.615250 0.000000 231.615250 231.615250 rp-+
  u6_dout_reg[14]/CLK  1875.429565 0.000000 231.593948 0.000000 231.593948 231.593948 rp-+
  u6_dout_reg[13]/CLK  1875.427246 0.000000 231.588272 0.000000 231.588272 231.588272 rp-+
  u6_mem_reg[0][22]/CLK 1875.423706 0.000000 231.579483 0.000000 231.579483 231.579483 rp-+
  u6_mem_reg[2][22]/CLK 1875.408813 0.000000 231.542679 0.000000 231.542679 231.542679 rp-+
  u6_mem_reg[2][26]/CLK 1875.329468 0.000000 231.345947 0.000000 231.345947 231.345947 rp-+
  u6_mem_reg[0][20]/CLK 1875.304077 0.000000 231.282974 0.000000 231.282974 231.282974 rp-+
  u6_mem_reg[2][28]/CLK 1875.179932 0.000000 230.974609 0.000000 230.974609 230.974609 rp-+
  u6_mem_reg[0][28]/CLK 1875.178345 0.000000 230.970627 0.000000 230.970627 230.970627 rp-+
  u6_mem_reg[2][27]/CLK 1875.173828 0.000000 230.959564 0.000000 230.959564 230.959564 rp-+
  u6_mem_reg[0][27]/CLK 1875.124756 0.000000 230.836517 0.000000 230.836517 230.836517 rp-+
  u6_dout_reg[15]/CLK  1875.109375 0.000000 230.798004 0.000000 230.798004 230.798004 rp-+
  u6_mem_reg[0][26]/CLK 1874.993042 0.000000 230.506760 0.000000 230.506760 230.506760 rp-+
  u6_dout_reg[16]/CLK  1874.922729 0.000000 230.330154 0.000000 230.330154 230.330154 rp-+
  u6_dout_reg[17]/CLK  1874.683105 0.000000 229.725754 0.000000 229.725754 229.725754 rp-+
  u6_mem_reg[2][29]/CLK 1874.556152 0.000000 229.404968 0.000000 229.404968 229.404968 rp-+
  u6_mem_reg[0][29]/CLK 1874.555054 0.000000 229.402161 0.000000 229.402161 229.402161 rp-+
  u6_mem_reg[2][30]/CLK 1874.389160 0.000000 228.978683 0.000000 228.978683 228.978683 rp-+
  u6_mem_reg[0][30]/CLK 1874.383789 0.000000 228.964478 0.000000 228.964478 228.964478 rp-+
  u6_mem_reg[1][5]/CLK 1903.993164 0.000000 228.613632 0.000000 228.613632 228.613632 rp-+
  u6_mem_reg[1][29]/CLK 1863.406250 0.000000 228.605652 0.000000 228.605652 228.605652 rp-+
  u6_dout_reg[18]/CLK  1863.439697 0.000000 228.544159 0.000000 228.544159 228.544159 rp-+
  u6_mem_reg[3][24]/CLK 1863.784790 0.000000 227.881546 0.000000 227.881546 227.881546 rp-+
  u6_mem_reg[1][24]/CLK 1863.894531 0.000000 227.662949 0.000000 227.662949 227.662949 rp-+
  u6_dout_reg[19]/CLK  1863.888550 0.000000 227.620331 0.000000 227.620331 227.620331 rp-+
  u6_mem_reg[0][17]/CLK 1863.892090 0.000000 227.614716 0.000000 227.614716 227.614716 rp-+
  u6_mem_reg[2][31]/CLK 1863.920654 0.000000 227.569595 0.000000 227.569595 227.569595 rp-+
  u6_mem_reg[1][30]/CLK 1863.960693 0.000000 227.505783 0.000000 227.505783 227.505783 rp-+
  u6_mem_reg[0][31]/CLK 1863.969971 0.000000 227.490982 0.000000 227.490982 227.490982 rp-+
  u6_mem_reg[1][27]/CLK 1864.294922 0.000000 226.842117 0.000000 226.842117 226.842117 rp-+
  u6_mem_reg[3][22]/CLK 1864.489502 0.000000 226.418518 0.000000 226.418518 226.418518 rp-+
  u6_mem_reg[1][25]/CLK 1864.733276 0.000000 225.855362 0.000000 225.855362 225.855362 rp-+
  u6_mem_reg[3][20]/CLK 1864.768188 0.000000 225.771591 0.000000 225.771591 225.771591 rp-+
  u6_mem_reg[3][21]/CLK 1864.851807 0.000000 225.569733 0.000000 225.569733 225.569733 rp-+
  u6_mem_reg[1][23]/CLK 1865.010864 0.000000 225.176910 0.000000 225.176910 225.176910 rp-+
  u6_mem_reg[1][14]/CLK 1865.307617 0.000000 224.381821 0.000000 224.381821 224.381821 rp-+
  u6_mem_reg[3][23]/CLK 1865.491211 0.000000 223.817932 0.000000 223.817932 223.817932 rp-+
  u6_mem_reg[1][17]/CLK 1865.492554 0.000000 223.815628 0.000000 223.815628 223.815628 rp-+
  u6_mem_reg[1][12]/CLK 1865.699463 0.000000 223.208359 0.000000 223.208359 223.208359 rp-+
  u6_mem_reg[0][19]/CLK 1865.724365 0.000000 223.127380 0.000000 223.127380 223.127380 rp-+
  u6_mem_reg[3][7]/CLK 1890.370117 0.000000 221.853119 0.000000 221.853119 221.853119 rp-+
  u6_mem_reg[1][11]/CLK 1865.989380 0.000000 220.817139 0.000000 220.817139 220.817139 rp-+
  u6_mem_reg[0][16]/CLK 1866.003540 0.000000 220.797256 0.000000 220.797256 220.797256 rp-+
  u6_mem_reg[0][18]/CLK 1866.014282 0.000000 220.781998 0.000000 220.781998 220.781998 rp-+
  u6_mem_reg[2][12]/CLK 1866.280273 0.000000 219.957962 0.000000 219.957962 219.957962 rp-+
  u6_mem_reg[1][15]/CLK 1866.281250 0.000000 219.956345 0.000000 219.956345 219.956345 rp-+
  u6_mem_reg[3][12]/CLK 1866.375610 0.000000 219.615021 0.000000 219.615021 219.615021 rp-+
  u6_mem_reg[0][15]/CLK 1866.515381 0.000000 219.046585 0.000000 219.046585 219.046585 rp-+
  u6_mem_reg[2][15]/CLK 1866.708374 0.000000 218.046967 0.000000 218.046967 218.046967 rp-+
  u6_mem_reg[2][11]/CLK 1866.785645 0.000000 217.554413 0.000000 217.554413 217.554413 rp-+
  u6_mem_reg[3][11]/CLK 1866.880493 0.000000 216.719223 0.000000 216.719223 216.719223 rp-+
  u6_mem_reg[2][5]/CLK 1866.944214 0.000000 215.811920 0.000000 215.811920 215.811920 rp-+
  u6_mem_reg[0][5]/CLK 1866.946777 0.000000 215.805832 0.000000 215.805832 215.805832 rp-+
  u6_mem_reg[1][9]/CLK 1866.951660 0.000000 215.793930 0.000000 215.793930 215.793930 rp-+
  u6_mem_reg[3][15]/CLK 1867.134521 0.000000 214.210739 0.000000 214.210739 214.210739 rp-+
  u6_mem_reg[0][11]/CLK 1867.134888 0.000000 214.209457 0.000000 214.209457 214.209457 rp-+
  u6_mem_reg[0][7]/CLK 1867.134277 0.000000 214.057114 0.000000 214.057114 214.057114 rp-+
  u6_mem_reg[2][7]/CLK 1866.990112 0.000000 211.978577 0.000000 211.978577 211.978577 rp-+
  u6_mem_reg[1][7]/CLK 1867.064209 0.000000 210.890884 0.000000 210.890884 210.890884 rp-+
  u5_mem_reg[3][16]/CLK 1430.007446 0.000000 206.635757 0.000000 206.635757 206.635757 rp-+
  u5_mem_reg[1][9]/CLK 1407.741333 0.000000 189.834854 0.000000 189.834854 189.834854 rp-+
  u5_mem_reg[1][4]/CLK 1394.934937 0.000000 175.762390 0.000000 175.762390 175.762390 rp-+
  u5_mem_reg[1][1]/CLK 1376.434814 0.000000 156.763107 0.000000 156.763107 156.763107 rp-+
  u12_wb_data_o_reg[21]/CLK 1739.582642 0.000000 151.950470 0.000000 151.950470 151.950470 rp-+
  u6_status_reg[0]/CLK 1739.585327 0.000000 151.912094 0.000000 151.912094 151.912094 rp-+
  u20_int_set_reg[2]/CLK 1739.588135 0.000000 151.873947 0.000000 151.873947 151.873947 rp-+
  u6_status_reg[1]/CLK 1739.588379 0.000000 151.870773 0.000000 151.870773 151.870773 rp-+
  u6_empty_reg/CLK     1739.594360 0.000000 151.791397 0.000000 151.791397 151.791397 rp-+
  u5_mem_reg[3][5]/CLK 1366.337036 0.000000 148.380753 0.000000 148.380753 148.380753 rp-+
  u5_mem_reg[3][3]/CLK 1346.570312 0.000000 130.084290 0.000000 130.084290 130.084290 rp-+
  u5_mem_reg[0][4]/CLK 1320.263184 0.000000 115.675659 0.000000 115.675659 115.675659 rp-+
  u5_mem_reg[3][4]/CLK 1320.480225 0.000000 105.490608 0.000000 105.490608 105.490608 rp-+
  u5_mem_reg[2][13]/CLK 1294.128540 0.000000 92.406502 0.000000 92.406502 92.406502 rp-+
  u5_mem_reg[2][6]/CLK 1294.120605 0.000000 92.397064 0.000000 92.397064 92.397064 rp-+
  u5_mem_reg[2][16]/CLK 1294.092041 0.000000 92.363281 0.000000 92.363281 92.363281 rp-+
  u5_mem_reg[3][2]/CLK 1294.086304 0.000000 92.356491 0.000000 92.356491 92.356491 rp-+
  u5_mem_reg[3][13]/CLK 1294.063843 0.000000 92.329964 0.000000 92.329964 92.329964 rp-+
  u5_mem_reg[1][2]/CLK 1294.053345 0.000000 92.317604 0.000000 92.317604 92.317604 rp-+
  u5_mem_reg[1][16]/CLK 1294.051147 0.000000 92.315002 0.000000 92.315002 92.315002 rp-+
  u5_mem_reg[0][16]/CLK 1294.032104 0.000000 92.292633 0.000000 92.292633 92.292633 rp-+
  u5_mem_reg[3][0]/CLK 1561.435547 0.000000 87.542168 0.000000 87.542168 87.542168 rp-+
  u5_mem_reg[1][0]/CLK 1561.432617 0.000000 87.536728 0.000000 87.536728 87.536728 rp-+
  u12_wb_data_o_reg[6]/CLK 1561.396606 0.000000 87.472099 0.000000 87.472099 87.472099 rp-+
  u5_mem_reg[2][0]/CLK 1561.355469 0.000000 87.399200 0.000000 87.399200 87.399200 rp-+
  u12_wb_data_o_reg[30]/CLK 1561.339844 0.000000 87.371788 0.000000 87.371788 87.371788 rp-+
  u5_rp_reg[3]/CLK     1561.338745 0.000000 87.369865 0.000000 87.369865 87.369865 rp-+
  u12_wb_data_o_reg[31]/CLK 1561.241821 0.000000 87.142181 0.000000 87.142181 87.142181 rp-+
  u12_wb_data_o_reg[8]/CLK 1561.239746 0.000000 87.138565 0.000000 87.138565 87.138565 rp-+
  u12_wb_data_o_reg[2]/CLK 1561.230103 0.000000 87.121567 0.000000 87.121567 87.121567 rp-+
  u12_wb_data_o_reg[14]/CLK 1561.160522 0.000000 86.999573 0.000000 86.999573 86.999573 rp-+
  u5_mem_reg[3][1]/CLK 1278.041626 0.000000 83.055641 0.000000 83.055641 83.055641 rp-+
  u6_wp_reg[2]/CLK     1527.714478 0.000000 78.120583 0.000000 78.120583 78.120583 rp-+
  u12_wb_data_o_reg[22]/CLK 1504.065186 0.000000 73.006279 0.000000 73.006279 73.006279 rp-+
  u5_mem_reg[1][3]/CLK 1251.456299 0.000000 69.519356 0.000000 69.519356 69.519356 rp-+
  u5_mem_reg[0][0]/CLK 1478.102539 0.000000 67.631935 0.000000 67.631935 67.631935 rp-+
  u5_mem_reg[2][3]/CLK 1437.967163 0.000000 60.451385 0.000000 60.451385 60.451385 rp-+
  u5_mem_reg[0][3]/CLK 1413.857422 0.000000 56.709133 0.000000 56.709133 56.709133 rp-+
  u5_mem_reg[2][4]/CLK 1212.553223 0.000000 55.437157 0.000000 55.437157 55.437157 rp-+
  u5_mem_reg[2][1]/CLK 1406.379761 0.000000 54.597012 0.000000 54.597012 54.597012 rp-+
  u5_dout_reg[1]/CLK   1199.011353 0.000000 51.670692 0.000000 51.670692 51.670692 rp-+
  u5_dout_reg[0]/CLK   1195.285889 0.000000 47.956944 0.000000 47.956944 47.956944 rp-+
  u5_mem_reg[0][1]/CLK 1359.534180 0.000000 47.934105 0.000000 47.934105 47.934105 rp-+
  u12_wb_data_o_reg[18]/CLK 1354.378784 0.000000 47.288254 0.000000 47.288254 47.288254 rp-+
  u5_dout_reg[2]/CLK   1191.568970 0.000000 46.885883 0.000000 46.885883 46.885883 rp-+
  u5_dout_reg[3]/CLK   1172.506470 0.000000 41.945988 0.000000 41.945988 41.945988 rp-+
  u6_mem_reg[1][16]/CLK 1292.004028 0.000000 39.824413 0.000000 39.824413 39.824413 rp-+
  u6_mem_reg[1][18]/CLK 1260.031738 0.000000 36.525536 0.000000 36.525536 36.525536 rp-+
  u6_mem_reg[1][19]/CLK 1242.127197 0.000000 35.129444 0.000000 35.129444 35.129444 rp-+
  u5_mem_reg[0][2]/CLK 1138.045044 0.000000 34.625259 0.000000 34.625259 34.625259 rp-+
  u5_mem_reg[2][2]/CLK 1133.925293 0.000000 33.850449 0.000000 33.850449 33.850449 rp-+
  u6_mem_reg[2][16]/CLK 1193.640015 0.000000 31.441385 0.000000 31.441385 31.441385 rp-+
  u5_mem_reg[1][6]/CLK 1119.995728 0.000000 31.434124 0.000000 31.434124 31.434124 rp-+
  u6_mem_reg[3][16]/CLK 1193.628418 0.000000 31.419407 0.000000 31.419407 31.419407 rp-+
  u5_dout_reg[4]/CLK   1119.988892 0.000000 31.418348 0.000000 31.418348 31.418348 rp-+
  u6_mem_reg[2][18]/CLK 1193.602783 0.000000 31.370483 0.000000 31.370483 31.370483 rp-+
  u6_mem_reg[2][17]/CLK 1193.590576 0.000000 31.347225 0.000000 31.347225 31.347225 rp-+
  u6_mem_reg[2][19]/CLK 1193.588257 0.000000 31.342733 0.000000 31.342733 31.342733 rp-+
  u6_mem_reg[3][18]/CLK 1191.267090 0.000000 30.973032 0.000000 30.973032 30.973032 rp-+
  u6_mem_reg[3][19]/CLK 1166.380615 0.000000 28.093586 0.000000 28.093586 28.093586 rp-+
  u5_mem_reg[0][6]/CLK 1098.261475 0.000000 27.844442 0.000000 27.844442 27.844442 rp-+
  u5_mem_reg[2][17]/CLK 1080.970337 0.000000 25.275942 0.000000 25.275942 25.275942 rp-+
  u6_mem_reg[3][17]/CLK 1115.909790 0.000000 24.144148 0.000000 24.144148 24.144148 rp-+
  u6_mem_reg[1][31]/CLK 1076.988892 0.000000 21.281397 0.000000 21.281397 21.281397 rp-+
  u5_dout_reg[5]/CLK   1076.982056 0.000000 21.263182 0.000000 21.263182 21.263182 rp-+
  u5_dout_reg[9]/CLK   1042.072754 0.000000 21.177326 0.000000 21.177326 21.177326 rp-+
  u5_dout_reg[8]/CLK   1042.069458 0.000000 21.168657 0.000000 21.168657 21.168657 rp-+
  u5_dout_reg[7]/CLK   1042.034424 0.000000 21.076361 0.000000 21.076361 21.076361 rp-+
  u5_dout_reg[6]/CLK   1042.001099 0.000000 20.988171 0.000000 20.988171 20.988171 rp-+
  u5_mem_reg[1][8]/CLK 1041.950928 0.000000 20.854446 0.000000 20.854446 20.854446 rp-+
  u5_mem_reg[0][8]/CLK 1041.899780 0.000000 20.717297 0.000000 20.717297 20.717297 rp-+
  u5_mem_reg[0][17]/CLK 1033.058350 0.000000 19.447481 0.000000 19.447481 19.447481 rp-+
  u6_mem_reg[3][31]/CLK 1044.829468 0.000000 18.992195 0.000000 18.992195 18.992195 rp-+
  u12_dout_reg[2]/CLK  1024.147705 0.000000 18.416153 0.000000 18.416153 18.416153 rp-+
  u6_mem_reg[3][25]/CLK 915.109680 0.000000 9.880649 0.000000 9.880649 9.880649 rp-+
  u6_mem_reg[3][27]/CLK 875.028381 0.000000 6.648001 0.000000 6.648001 6.648001 rp-+
  u6_mem_reg[3][28]/CLK 860.400452 0.000000 5.955570 0.000000 5.955570 5.955570 rp-+
  u6_mem_reg[3][30]/CLK 860.393921 0.000000 5.930509 0.000000 5.930509 5.930509 rp-+
  u6_mem_reg[3][26]/CLK 860.347534 0.000000 5.750261 0.000000 5.750261 5.750261 rp-+
  u6_mem_reg[1][26]/CLK 700.321716 0.000000 2.043077 0.000000 2.043077 2.043077 rp-+
  u6_mem_reg[1][28]/CLK 646.959961 0.000000 1.842244 0.000000 1.842244 1.842244 rp-+
  u6_mem_reg[3][29]/CLK 563.691406 0.000000 1.602811 0.000000 1.602811 1.602811 rp-+
  u12_dout_reg[17]/CLK 525.575500 0.000000 1.483119 0.000000 1.483119 1.483119 rp-+
  u12_dout_reg[8]/CLK  332.067505 0.000000 1.046275 0.000000 1.046275 1.046275 rp-+
  u12_dout_reg[20]/CLK 167.424713 0.000000 0.773779 0.000000 0.773779 0.773779 rp-+
  u12_dout_reg[29]/CLK 111.018898 0.000000 0.678263 0.000000 0.678263 0.678263 rp-+
  u12_dout_reg[10]/CLK 34.298725 0.000000 0.464801 0.000000 0.464801 0.464801 rp-+
  u12_dout_reg[6]/CLK  34.244987 0.000000 0.464002 0.000000 0.464002 0.464002 rp-+
  u12_dout_reg[22]/CLK 33.434654 0.000000 0.452381 0.000000 0.452381 0.452381 rp-+
  u12_dout_reg[26]/CLK 27.150179 0.000000 0.420101 0.000000 0.420101 0.420101 rp-+
  u13_icc_r_reg[10]/CLK 0.000000 0.000000 -10.000000 0.000000 -10.000000 -10.000000 r-+
  u5_rp_reg[1]/CLK     0.000000 0.000000 -10.300000 0.000000 -10.300000 -10.300000 r-+
  u13_icc_r_reg[11]/CLK 0.000000 0.000000 -10.300000 0.000000 -10.300000 -10.300000 r-+
  u6_rp_reg[1]/CLK     0.000000 0.000000 -10.400000 0.000000 -10.400000 -10.400000 r-+
  u5_rp_reg[2]/CLK     0.000000 0.000000 -10.600000 0.000000 -10.600000 -10.600000 r-+
  u13_icc_r_reg[2]/CLK 0.000000 0.000000 -11.400000 0.000000 -11.400000 -11.400000 r-+
  u13_icc_r_reg[18]/CLK 0.000000 0.000000 -11.500000 0.000000 -11.500000 -11.500000 r-+
  u8_rp_reg[1]/CLK     0.000000 0.000000 -11.800000 0.000000 -11.800000 -11.800000 r-+
  u4_rp_reg[2]/CLK     0.000000 0.000000 -12.100000 0.000000 -12.100000 -12.100000 r-+
  u7_rp_reg[1]/CLK     0.000000 0.000000 -12.100000 0.000000 -12.100000 -12.100000 r-+
  u6_rp_reg[2]/CLK     0.000000 0.000000 -12.200000 0.000000 -12.200000 -12.200000 r-+
  u13_occ0_r_reg[16]/CLK 0.000000 0.000000 -12.400000 0.000000 -12.400000 -12.400000 r-+
  u13_icc_r_reg[3]/CLK 0.000000 0.000000 -13.100000 0.000000 -13.100000 -13.100000 r-+
  u7_rp_reg[2]/CLK     0.000000 0.000000 -13.400000 0.000000 -13.400000 -13.400000 r-+
  u13_occ0_r_reg[11]/CLK 0.000000 0.000000 -14.400000 0.000000 -14.400000 -14.400000 r-+
  u13_occ0_r_reg[3]/CLK 0.000000 0.000000 -14.500000 0.000000 -14.500000 -14.500000 r-+
  u13_occ0_r_reg[19]/CLK 0.000000 0.000000 -14.700000 0.000000 -14.700000 -14.700000 r-+
  u13_occ1_r_reg[11]/CLK 0.000000 0.000000 -14.700000 0.000000 -14.700000 -14.700000 r-+
  u13_occ1_r_reg[0]/CLK 0.000000 0.000000 -14.800000 0.000000 -14.800000 -14.800000 r-+
  u9_wp_reg[0]/CLK     0.000000 0.000000 -14.900000 0.000000 -14.900000 -14.900000 r-+
  u13_occ1_r_reg[3]/CLK 0.000000 0.000000 -16.400000 0.000000 -16.400000 -16.400000 r-+
  u13_occ0_r_reg[27]/CLK 0.000000 0.000000 -16.500000 0.000000 -16.500000 -16.500000 r-+
  u14_u0_en_out_l_reg/CLK 0.000000 0.000000 -26.200001 0.000000 -26.200001 -26.200001 r-+
  u14_u8_en_out_l2_reg/CLK 0.000000 0.000000 -30.200001 0.000000 -30.200001 -30.200001 r-+
  u14_u3_en_out_l_reg/CLK 0.000000 0.000000 -30.900000 0.000000 -30.900000 -30.900000 r-+
  u14_u5_en_out_l_reg/CLK 0.000000 0.000000 -31.000000 0.000000 -31.000000 -31.000000 r-+
  u14_u3_en_out_l2_reg/CLK 0.000000 0.000000 -31.600000 0.000000 -31.600000 -31.600000 r-+
  in_valid_s_reg[0]/CLK 0.000000 0.000000 -40.700001 0.000000 -40.700001 -40.700001 r-+
  u14_u5_en_out_l2_reg/CLK 0.000000 0.000000 -42.799999 0.000000 -42.799999 -42.799999 r-+
----------------------------------------------------------------------------

1
