<?xml version="1.0" encoding="utf-8" ?>

<module name="SMS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="SMS_REVISION" acronym="SMS_REVISION" offset="0x0" width="32" description="This register contains the IP revision code. IP revision code is defined at design time">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
		<bitfield id="REV" width="8" begin="7" end="0" resetval="See" description="IP revision code[7:4]Major revision[3:0]Minor revisionExamples: 0x10 for 1.0, 0x21 for 2.1" range="" rwaccess="R"/>
	</register>
	<register id="SMS_SYSCONFIG" acronym="SMS_SYSCONFIG" offset="0x10" width="32" description="This register controls the various parameters of the Interconnect.">
		<bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="Power management Req/Ack Control" range="" rwaccess="RW">
			<bitenum value="0" token="SIDLEMODE_0" description="Force Idle - An idle request is acknowledged unconditionally"/>
			<bitenum value="1" token="SIDLEMODE_1" description="No Idle - An idle request is never acknowledged."/>
			<bitenum value="2" token="SIDLEMODE_2" description="Smart Idle - Acknowledgment to an idle request is based on the internal activity of the module"/>
			<bitenum value="3" token="SIDLEMODE_3" description="Reserved - Do not use."/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset" range="" rwaccess="RW">
			<bitenum value="0" token="SOFTRESET_0" description="Normal mode (no reset applied)"/>
			<bitenum value="1" token="SOFTRESET_1" description="Software reset is activated"/>
		</bitfield>
		<bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal interface clock gating strategy" range="" rwaccess="RW">
			<bitenum value="0" token="AUTOIDLE_0" description="Interface clock is free-running"/>
			<bitenum value="1" token="AUTOIDLE_1" description="Automatic interface clock gating strategy is applied, based on the interconnect activity"/>
		</bitfield>
	</register>
	<register id="SMS_SYSSTATUS" acronym="SMS_SYSSTATUS" offset="0x14" width="32" description="This register provides module status, excluding interrupt status info.">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved for module-specific status information.Read returns 0s." range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved for interconnect socket status information.Read returns 0s." range="" rwaccess="R"/>
		<bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x-" description="Internal reset monitoring" range="" rwaccess="R">
			<bitenum value="0" token="RESETDONE_0" description="Internal module reset is ongoing."/>
			<bitenum value="1" token="RESETDONE_1" description="Reset complete. The module is ready to be used."/>
		</bitfield>
	</register>
	<register id="SMS_RG_ATTi_0" acronym="SMS_RG_ATTi_0" offset="0x48" width="32" description="Request information permission">
		<bitfield id="REQINFO" width="32" begin="31" end="0" resetval="0x--------" description="Request information permissionThe REQINFO field is a bit vector of permissions, one per MReqInfo encoding: NonHost/Host - User/Supervisor - Functional/Debug - Data Transfer/Opcode Fetch" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_ATTi_1" acronym="SMS_RG_ATTi_1" offset="0x68" width="32" description="Request information permission">
		<bitfield id="REQINFO" width="32" begin="31" end="0" resetval="0x--------" description="Request information permissionThe REQINFO field is a bit vector of permissions, one per MReqInfo encoding: NonHost/Host - User/Supervisor - Functional/Debug - Data Transfer/Opcode Fetch" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_ATTi_2" acronym="SMS_RG_ATTi_2" offset="0x88" width="32" description="Request information permission">
		<bitfield id="REQINFO" width="32" begin="31" end="0" resetval="0x--------" description="Request information permissionThe REQINFO field is a bit vector of permissions, one per MReqInfo encoding: NonHost/Host - User/Supervisor - Functional/Debug - Data Transfer/Opcode Fetch" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_ATTi_3" acronym="SMS_RG_ATTi_3" offset="0xA8" width="32" description="Request information permission">
		<bitfield id="REQINFO" width="32" begin="31" end="0" resetval="0x--------" description="Request information permissionThe REQINFO field is a bit vector of permissions, one per MReqInfo encoding: NonHost/Host - User/Supervisor - Functional/Debug - Data Transfer/Opcode Fetch" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_ATTi_4" acronym="SMS_RG_ATTi_4" offset="0xC8" width="32" description="Request information permission">
		<bitfield id="REQINFO" width="32" begin="31" end="0" resetval="0x--------" description="Request information permissionThe REQINFO field is a bit vector of permissions, one per MReqInfo encoding: NonHost/Host - User/Supervisor - Functional/Debug - Data Transfer/Opcode Fetch" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_ATTi_5" acronym="SMS_RG_ATTi_5" offset="0xE8" width="32" description="Request information permission">
		<bitfield id="REQINFO" width="32" begin="31" end="0" resetval="0x--------" description="Request information permissionThe REQINFO field is a bit vector of permissions, one per MReqInfo encoding: NonHost/Host - User/Supervisor - Functional/Debug - Data Transfer/Opcode Fetch" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_ATTi_6" acronym="SMS_RG_ATTi_6" offset="0x108" width="32" description="Request information permission">
		<bitfield id="REQINFO" width="32" begin="31" end="0" resetval="0x--------" description="Request information permissionThe REQINFO field is a bit vector of permissions, one per MReqInfo encoding: NonHost/Host - User/Supervisor - Functional/Debug - Data Transfer/Opcode Fetch" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_ATTi_7" acronym="SMS_RG_ATTi_7" offset="0x128" width="32" description="Request information permission">
		<bitfield id="REQINFO" width="32" begin="31" end="0" resetval="0x--------" description="Request information permissionThe REQINFO field is a bit vector of permissions, one per MReqInfo encoding: NonHost/Host - User/Supervisor - Functional/Debug - Data Transfer/Opcode Fetch" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_RDPERMi_0" acronym="SMS_RG_RDPERMi_0" offset="0x50" width="32" description="This register provides the list of all initiators that have permission for reading from that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has read permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_RDPERMi_1" acronym="SMS_RG_RDPERMi_1" offset="0x70" width="32" description="This register provides the list of all initiators that have permission for reading from that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has read permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_RDPERMi_2" acronym="SMS_RG_RDPERMi_2" offset="0x90" width="32" description="This register provides the list of all initiators that have permission for reading from that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has read permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_RDPERMi_3" acronym="SMS_RG_RDPERMi_3" offset="0xB0" width="32" description="This register provides the list of all initiators that have permission for reading from that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has read permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_RDPERMi_4" acronym="SMS_RG_RDPERMi_4" offset="0xD0" width="32" description="This register provides the list of all initiators that have permission for reading from that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has read permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_RDPERMi_5" acronym="SMS_RG_RDPERMi_5" offset="0xF0" width="32" description="This register provides the list of all initiators that have permission for reading from that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has read permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_RDPERMi_6" acronym="SMS_RG_RDPERMi_6" offset="0x110" width="32" description="This register provides the list of all initiators that have permission for reading from that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has read permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_RDPERMi_7" acronym="SMS_RG_RDPERMi_7" offset="0x130" width="32" description="This register provides the list of all initiators that have permission for reading from that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has read permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_WRPERMi_0" acronym="SMS_RG_WRPERMi_0" offset="0x58" width="32" description="This register provides the list of all initiators that have permission for writing to that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has write permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_WRPERMi_1" acronym="SMS_RG_WRPERMi_1" offset="0x78" width="32" description="This register provides the list of all initiators that have permission for writing to that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has write permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_WRPERMi_2" acronym="SMS_RG_WRPERMi_2" offset="0x98" width="32" description="This register provides the list of all initiators that have permission for writing to that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has write permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_WRPERMi_3" acronym="SMS_RG_WRPERMi_3" offset="0xB8" width="32" description="This register provides the list of all initiators that have permission for writing to that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has write permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_WRPERMi_4" acronym="SMS_RG_WRPERMi_4" offset="0xD8" width="32" description="This register provides the list of all initiators that have permission for writing to that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has write permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_WRPERMi_5" acronym="SMS_RG_WRPERMi_5" offset="0xF8" width="32" description="This register provides the list of all initiators that have permission for writing to that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has write permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_WRPERMi_6" acronym="SMS_RG_WRPERMi_6" offset="0x118" width="32" description="This register provides the list of all initiators that have permission for writing to that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has write permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_WRPERMi_7" acronym="SMS_RG_WRPERMi_7" offset="0x138" width="32" description="This register provides the list of all initiators that have permission for writing to that memory region.">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CONNIDVECTOR" width="16" begin="15" end="0" resetval="0x----" description="One bit per initiator group. Bit 0 set to 1 means that initiator whose ConnID = 0 has write permission to the protected region i." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_STARTj_0" acronym="SMS_RG_STARTj_0" offset="0x60" width="32" description="This register provides the region #j start address (lowest address inside the region), with a 64-KB granularity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="STARTADDRESS" width="15" begin="30" end="16" resetval="0x----" description="Region #j start address (included in the region)Aligned on 64-KB boundary. [15:0] must be written with 0s. No STARTADDRESS parameter for region 0." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_STARTj_1" acronym="SMS_RG_STARTj_1" offset="0x80" width="32" description="This register provides the region #j start address (lowest address inside the region), with a 64-KB granularity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="STARTADDRESS" width="15" begin="30" end="16" resetval="0x----" description="Region #j start address (included in the region)Aligned on 64-KB boundary. [15:0] must be written with 0s. No STARTADDRESS parameter for region 0." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_STARTj_2" acronym="SMS_RG_STARTj_2" offset="0xA0" width="32" description="This register provides the region #j start address (lowest address inside the region), with a 64-KB granularity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="STARTADDRESS" width="15" begin="30" end="16" resetval="0x----" description="Region #j start address (included in the region)Aligned on 64-KB boundary. [15:0] must be written with 0s. No STARTADDRESS parameter for region 0." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_STARTj_3" acronym="SMS_RG_STARTj_3" offset="0xC0" width="32" description="This register provides the region #j start address (lowest address inside the region), with a 64-KB granularity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="STARTADDRESS" width="15" begin="30" end="16" resetval="0x----" description="Region #j start address (included in the region)Aligned on 64-KB boundary. [15:0] must be written with 0s. No STARTADDRESS parameter for region 0." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_STARTj_4" acronym="SMS_RG_STARTj_4" offset="0xE0" width="32" description="This register provides the region #j start address (lowest address inside the region), with a 64-KB granularity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="STARTADDRESS" width="15" begin="30" end="16" resetval="0x----" description="Region #j start address (included in the region)Aligned on 64-KB boundary. [15:0] must be written with 0s. No STARTADDRESS parameter for region 0." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_STARTj_5" acronym="SMS_RG_STARTj_5" offset="0x100" width="32" description="This register provides the region #j start address (lowest address inside the region), with a 64-KB granularity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="STARTADDRESS" width="15" begin="30" end="16" resetval="0x----" description="Region #j start address (included in the region)Aligned on 64-KB boundary. [15:0] must be written with 0s. No STARTADDRESS parameter for region 0." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_STARTj_6" acronym="SMS_RG_STARTj_6" offset="0x120" width="32" description="This register provides the region #j start address (lowest address inside the region), with a 64-KB granularity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="STARTADDRESS" width="15" begin="30" end="16" resetval="0x----" description="Region #j start address (included in the region)Aligned on 64-KB boundary. [15:0] must be written with 0s. No STARTADDRESS parameter for region 0." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_ENDj_0" acronym="SMS_RG_ENDj_0" offset="0x64" width="32" description="This register provides the region #j end address (lowest address outside the region), with a 64-KB granularity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="ENDADDRESS" width="15" begin="30" end="16" resetval="0x----" description="Region #j end address (not included in the region)Aligned on 64-KB boundary. [15:0] must be written with 0s. No ENDADDRESS parameter for region 0." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_ENDj_1" acronym="SMS_RG_ENDj_1" offset="0x84" width="32" description="This register provides the region #j end address (lowest address outside the region), with a 64-KB granularity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="ENDADDRESS" width="15" begin="30" end="16" resetval="0x----" description="Region #j end address (not included in the region)Aligned on 64-KB boundary. [15:0] must be written with 0s. No ENDADDRESS parameter for region 0." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_ENDj_2" acronym="SMS_RG_ENDj_2" offset="0xA4" width="32" description="This register provides the region #j end address (lowest address outside the region), with a 64-KB granularity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="ENDADDRESS" width="15" begin="30" end="16" resetval="0x----" description="Region #j end address (not included in the region)Aligned on 64-KB boundary. [15:0] must be written with 0s. No ENDADDRESS parameter for region 0." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_ENDj_3" acronym="SMS_RG_ENDj_3" offset="0xC4" width="32" description="This register provides the region #j end address (lowest address outside the region), with a 64-KB granularity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="ENDADDRESS" width="15" begin="30" end="16" resetval="0x----" description="Region #j end address (not included in the region)Aligned on 64-KB boundary. [15:0] must be written with 0s. No ENDADDRESS parameter for region 0." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_ENDj_4" acronym="SMS_RG_ENDj_4" offset="0xE4" width="32" description="This register provides the region #j end address (lowest address outside the region), with a 64-KB granularity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="ENDADDRESS" width="15" begin="30" end="16" resetval="0x----" description="Region #j end address (not included in the region)Aligned on 64-KB boundary. [15:0] must be written with 0s. No ENDADDRESS parameter for region 0." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_ENDj_5" acronym="SMS_RG_ENDj_5" offset="0x104" width="32" description="This register provides the region #j end address (lowest address outside the region), with a 64-KB granularity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="ENDADDRESS" width="15" begin="30" end="16" resetval="0x----" description="Region #j end address (not included in the region)Aligned on 64-KB boundary. [15:0] must be written with 0s. No ENDADDRESS parameter for region 0." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_RG_ENDj_6" acronym="SMS_RG_ENDj_6" offset="0x124" width="32" description="This register provides the region #j end address (lowest address outside the region), with a 64-KB granularity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="ENDADDRESS" width="15" begin="30" end="16" resetval="0x----" description="Region #j end address (not included in the region)Aligned on 64-KB boundary. [15:0] must be written with 0s. No ENDADDRESS parameter for region 0." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_CLASS_ARBITER0" acronym="SMS_CLASS_ARBITER0" offset="0x150" width="32" description="This register controls the arbitration parameters between the class 0 request groups.">
		<bitfield id="BURST_COMPLETE" width="2" begin="31" end="30" resetval="0x0" description="Delayed service until burst request complete BurstComplete[k], k= 6 to 7 (BURST-COMPLETE[30] is for group number 6, BURST-COMPLETE[31] is for group number 7)" range="" rwaccess="RW">
			<bitenum value="0" token="BURST-COMPLETE_0" description="Group #k request to arbiter issued as soon as the first burst request is available"/>
			<bitenum value="1" token="BURST-COMPLETE_1" description="Group #k request to arbiter delayed until a complete burst transaction is buffered"/>
		</bitfield>
		<bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="EXTENDEDGRANT" width="4" begin="23" end="20" resetval="0x5" description="Extended grant service inside a classVector specifying the number of consecutive services a group is granted. 2 bits per group ExtendedGrant[2*k+1,2*k], k = 6 to 7 (EXTENDEDGRANT[21:20] is for group number 6, EXTENDEDGRANT[23:22] is for group number 7)" range="" rwaccess="RW">
			<bitenum value="1" token="EXTENDEDGRANT_1" description="1 service for group #k when granted"/>
			<bitenum value="2" token="EXTENDEDGRANT_2" description="2 services for group #k when granted"/>
			<bitenum value="3" token="EXTENDEDGRANT_3" description="3 services for group #k when granted"/>
		</bitfield>
		<bitfield id="RESERVED" width="12" begin="19" end="8" resetval="0x000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="HIGHPRIOVECTOR" width="2" begin="7" end="6" resetval="0x0" description="High-priority attribute inside a classVector allocating a higher priority to one of the class members. A single group may be given this attribute at a time. HighPrioVector[k], k= 6 to 7 (HIGHPRIOVECTOR[6] is for group number 6, HIGHPRIOVECTOR[7] is for group number 7)" range="" rwaccess="RW">
			<bitenum value="0" token="HIGHPRIOVECTOR_0" description="Group #k has standard priority (LRU based)."/>
			<bitenum value="1" token="HIGHPRIOVECTOR_1" description="Group #k has the highest priority over all other class members."/>
		</bitfield>
		<bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_CLASS_ARBITER1" acronym="SMS_CLASS_ARBITER1" offset="0x154" width="32" description="This register controls the arbitration parameters between the class 1 request groups.">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="BURST_COMPLETE" width="2" begin="25" end="24" resetval="0x0" description="Delayed service until burst request completeBurstComplete[k], k= 0 to 1 (BURST-COMPLETE[24] is for group number 0, BURST-COMPLETE[25] is for group number 1)" range="" rwaccess="RW">
			<bitenum value="0" token="BURST-COMPLETE_0" description="Group #k request to arbiter issued as soon as the first burst request is available"/>
			<bitenum value="1" token="BURST-COMPLETE_1" description="Group #k request to arbiter delayed until a complete burst transaction is buffered"/>
		</bitfield>
		<bitfield id="RESERVED" width="12" begin="23" end="12" resetval="0x000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="EXTENDEDGRANT" width="4" begin="11" end="8" resetval="0x5" description="Extended grant service inside a classVector specifying the number of consecutive services a group is granted. 2 bits per group ExtendedGrant[2*k+1,2*k], k = 0 to 1 (EXTENDEDGRANT[9:8] is for group number 0, EXTENDEDGRANT[11:10] is for group number 1)" range="" rwaccess="RW">
			<bitenum value="1" token="EXTENDEDGRANT_1" description="1 service for group #k when granted"/>
			<bitenum value="2" token="EXTENDEDGRANT_2" description="2 services for group #k when granted"/>
			<bitenum value="3" token="EXTENDEDGRANT_3" description="3 services for group #k when granted"/>
		</bitfield>
		<bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="HIGHPRIOVECTOR" width="2" begin="1" end="0" resetval="0x0" description="High-priority attribute inside a classVector allocating a higher priority to one of the class members. A single group may be given this attribute at a time. HighPrioVector[k], k= 0 to 1 (HIGHPRIOVECTOR[1] is for group number 1, HIGHPRIOVECTOR[0] is for group number 0)" range="" rwaccess="RW">
			<bitenum value="0" token="HIGHPRIOVECTOR_0" description="Group #k has standard priority (LRU based)."/>
			<bitenum value="1" token="HIGHPRIOVECTOR_1" description="Group #k has the highest priority over all other class members."/>
		</bitfield>
	</register>
	<register id="SMS_CLASS_ARBITER2" acronym="SMS_CLASS_ARBITER2" offset="0x158" width="32" description="This register controls the arbitration parameters between the class 2 request groups.">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="BURST_COMPLETE" width="4" begin="29" end="26" resetval="0x0" description="Delayed service until burst request completeBurstComplete[k], k= 2 to 5 (BURST-COMPLETE[29] is for group number 5, BURST-COMPLETE[28] is for group number 4, BURST-COMPLETE[27] is for group number 3, BURST-COMPLETE[26] is for group number 2)" range="" rwaccess="RW">
			<bitenum value="0" token="BURST-COMPLETE_0" description="Group #k request to arbiter issued as soon as the first burst request is available"/>
			<bitenum value="1" token="BURST-COMPLETE_1" description="Group #k request to arbiter delayed until a complete burst transaction is buffered"/>
		</bitfield>
		<bitfield id="RESERVED" width="6" begin="25" end="20" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="EXTENDEDGRANT" width="8" begin="19" end="12" resetval="0x55" description="Vector specifying the number of consecutive services a group is granted. 2 bits per group ExtendedGrant[2*k+1,2*k], k = 2 to 5 (EXTENDEDGRANT[19:18] is for group number 5, EXTENDEDGRANT[17:16] is for group number 4, EXTENDEDGRANT[15:14] is for group number 3, EXTENDEDGRANT[13:12] is for group number 2)" range="" rwaccess="RW">
			<bitenum value="1" token="EXTENDEDGRANT_1" description="1 service for group #k when granted"/>
			<bitenum value="2" token="EXTENDEDGRANT_2" description="2 services for group #k when granted"/>
			<bitenum value="3" token="EXTENDEDGRANT_3" description="3 services for group #k when granted"/>
		</bitfield>
		<bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="HIGHPRIOVECTOR" width="4" begin="5" end="2" resetval="0x0" description="Vector allocating a higher priority to one of the class members. A single group may be given this attribute at a time. HighPrioVector[k], k= 2 to 5 (HIGHPRIOVECTOR[5] is for group number 5, HIGHPRIOVECTOR[4] is for group number 4, HIGHPRIOVECTOR[3] is for group number 3, HIGHPRIOVECTOR[2] is for group number 2)" range="" rwaccess="RW">
			<bitenum value="0" token="HIGHPRIOVECTOR_0" description="Group #k has standard priority (LRU based)."/>
			<bitenum value="1" token="HIGHPRIOVECTOR_1" description="Group #k has the highest priority over all other class members."/>
		</bitfield>
		<bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_INTERCLASS_ARBITER" acronym="SMS_INTERCLASS_ARBITER" offset="0x160" width="32" description="This register controls the PWM counter that defines the priority alternation between class 1 and class 2.">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CLASS2PRIO" width="8" begin="23" end="16" resetval="0x40" description="Class 2 high-priority window width (clock cycle count). Do not set to 0x00." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CLASS1PRIO" width="8" begin="7" end="0" resetval="0x40" description="Class 1 high-priority window width (clock cycle count). Do not set to 0x00." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_CLASS_ROTATIONm_0" acronym="SMS_CLASS_ROTATIONm_0" offset="0x164" width="32" description="This register controls the number of consecutive services that is allocated to a thread whose transactions have been split by the rotation engine.">
		<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="NOFSERVICES" width="5" begin="4" end="0" resetval="0x01" description="Number of RE split transactions serviced consecutively when the thread gets granted by the arbitration logic." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_CLASS_ROTATIONm_1" acronym="SMS_CLASS_ROTATIONm_1" offset="0x168" width="32" description="This register controls the number of consecutive services that is allocated to a thread whose transactions have been split by the rotation engine.">
		<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="NOFSERVICES" width="5" begin="4" end="0" resetval="0x01" description="Number of RE split transactions serviced consecutively when the thread gets granted by the arbitration logic." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_CLASS_ROTATIONm_2" acronym="SMS_CLASS_ROTATIONm_2" offset="0x16C" width="32" description="This register controls the number of consecutive services that is allocated to a thread whose transactions have been split by the rotation engine.">
		<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="NOFSERVICES" width="5" begin="4" end="0" resetval="0x01" description="Number of RE split transactions serviced consecutively when the thread gets granted by the arbitration logic." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ERR_ADDR" acronym="SMS_ERR_ADDR" offset="0x170" width="32" description="This register captures the address of an access that has generated an error.">
		<bitfield id="ERRORADDRESS" width="32" begin="31" end="0" resetval="0x00000000" description="Access address that has generated an error (bit 31 is always 0)" range="" rwaccess="R"/>
	</register>
	<register id="SMS_ERR_TYPE" acronym="SMS_ERR_TYPE" offset="0x174" width="32" description="This register provides additional information about the access that has generated the error.">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="ERRORREGIONID" width="3" begin="26" end="24" resetval="0x0" description="ID of the region that has been illegally accessed0x0: Region 00x1: Region 1...0x7: Region 70x8 to 0xF: reserved" range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="ERRORMCMD" width="3" begin="22" end="20" resetval="0x0" description="Interconnect command that caused the error" range="" rwaccess="R"/>
		<bitfield id="ERRORCONNID" width="4" begin="19" end="16" resetval="0x0" description="Identifies the illegal access initiator interconnect ConnID of the illegal access initiator.Refer to the top level documentation of the device using the SMS module" range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility.Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="UNEXPECTEDADD" width="1" begin="10" end="10" resetval="0x0" description="Request targeting non-defined rotation contexts (such as contexts 12, 13, 14, or 15) or non-defined L3 Interconnect request signals used for context number decoding." range="" rwaccess="RW">
			<bitenum value="0" token="UNEXPECTEDADD_0_r" description="No unexpected request received"/>
			<bitenum value="0" token="UNEXPECTEDADD_0_w" description="No effect"/>
			<bitenum value="1" token="UNEXPECTEDADD_1_r" description="A request has been received on the interconnect with address decoding targeting rotation contexts 12, 13, 14, or 15, or a signal used for context number decoding was undefined."/>
			<bitenum value="1" token="UNEXPECTEDADD_1_w" description="Clear UNEXPECTEDADD bit."/>
		</bitfield>
		<bitfield id="UNEXPECTEDREQ" width="1" begin="9" end="9" resetval="0x0" description="Unexpected request received during SMS idle state" range="" rwaccess="RW">
			<bitenum value="0" token="UNEXPECTEDREQ_0_r" description="No unexpected request received"/>
			<bitenum value="0" token="UNEXPECTEDREQ_0_w" description="No effect"/>
			<bitenum value="1" token="UNEXPECTEDREQ_1_r" description="A request has been received on the interconnect after the SMS was put in idle mode by the system power manager."/>
			<bitenum value="1" token="UNEXPECTEDREQ_1_w" description="Clear the UNEXPECTEDREQ bit field."/>
		</bitfield>
		<bitfield id="ILLEGALCMD" width="1" begin="8" end="8" resetval="0x0" description="Illegal command on the L3 interface" range="" rwaccess="RW">
			<bitenum value="0" token="ILLEGALCMD_0_r" description="No illegal command received"/>
			<bitenum value="0" token="ILLEGALCMD_0_w" description="No effect"/>
			<bitenum value="1" token="ILLEGALCMD_1_r" description="Illegal command has been received."/>
			<bitenum value="1" token="ILLEGALCMD_1_w" description="Clear ILLEGALCMD bit field."/>
		</bitfield>
		<bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Write 0s for future compatibility.Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="ERRORSECOVERLAP" width="1" begin="3" end="3" resetval="0x0" description="Protection region overlapping error" range="" rwaccess="RW">
			<bitenum value="0" token="ERRORSECOVERLAP_0_r" description="No overlap violation detected"/>
			<bitenum value="0" token="ERRORSECOVERLAP_0_w" description="No effect"/>
			<bitenum value="1" token="ERRORSECOVERLAP_1_r" description="A protection region overlap violation has been detected."/>
			<bitenum value="1" token="ERRORSECOVERLAP_1_w" description="Clear ERRORSECOVERLAP bit field."/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved for non-GP devices." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved for non-GP devices." range="" rwaccess="RW"/>
		<bitfield id="ERRORVALID" width="1" begin="0" end="0" resetval="0x0" description="Error validity status - Must be explicitly cleared with a write transaction" range="" rwaccess="RW">
			<bitenum value="0" token="ERRORVALID_0_r" description="No effect"/>
			<bitenum value="0" token="ERRORVALID_0_w" description="All error fields no longer valid"/>
			<bitenum value="1" token="ERRORVALID_1_r" description="Error detected and logged in the other error fields"/>
			<bitenum value="1" token="ERRORVALID_1_w" description="Clear ERRORVALID bit field"/>
		</bitfield>
	</register>
	<register id="SMS_POW_CTRL" acronym="SMS_POW_CTRL" offset="0x178" width="32" description="This register controls the SMS power management in conjunction with the regular interconnect socket registers.">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IDLEDELAY" width="8" begin="7" end="0" resetval="0x80" description="Delay (expressed in L3 clock cycle units) before autoidle, that is, before disabling the SMS functional clock when no more traffic in the SMS module." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_CONTROLn_0" acronym="SMS_ROT_CONTROLn_0" offset="0x180" width="32" description="This register configures the virtual rotated frame buffer module for context #n.">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PH" width="3" begin="10" end="8" resetval="0x0" description="Exponent based 2 value, 2 indicates the page height in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PW" width="3" begin="6" end="4" resetval="0x0" description="Exponent based 2 value, 2 indicates the page width in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PS" width="2" begin="1" end="0" resetval="0x0" description="Exponent based 2 value, 2 indicates the pixel size in bytes for context #n. A value of 3 is invalid." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_CONTROLn_1" acronym="SMS_ROT_CONTROLn_1" offset="0x190" width="32" description="This register configures the virtual rotated frame buffer module for context #n.">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PH" width="3" begin="10" end="8" resetval="0x0" description="Exponent based 2 value, 2 indicates the page height in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PW" width="3" begin="6" end="4" resetval="0x0" description="Exponent based 2 value, 2 indicates the page width in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PS" width="2" begin="1" end="0" resetval="0x0" description="Exponent based 2 value, 2 indicates the pixel size in bytes for context #n. A value of 3 is invalid." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_CONTROLn_2" acronym="SMS_ROT_CONTROLn_2" offset="0x1A0" width="32" description="This register configures the virtual rotated frame buffer module for context #n.">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PH" width="3" begin="10" end="8" resetval="0x0" description="Exponent based 2 value, 2 indicates the page height in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PW" width="3" begin="6" end="4" resetval="0x0" description="Exponent based 2 value, 2 indicates the page width in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PS" width="2" begin="1" end="0" resetval="0x0" description="Exponent based 2 value, 2 indicates the pixel size in bytes for context #n. A value of 3 is invalid." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_CONTROLn_3" acronym="SMS_ROT_CONTROLn_3" offset="0x1B0" width="32" description="This register configures the virtual rotated frame buffer module for context #n.">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PH" width="3" begin="10" end="8" resetval="0x0" description="Exponent based 2 value, 2 indicates the page height in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PW" width="3" begin="6" end="4" resetval="0x0" description="Exponent based 2 value, 2 indicates the page width in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PS" width="2" begin="1" end="0" resetval="0x0" description="Exponent based 2 value, 2 indicates the pixel size in bytes for context #n. A value of 3 is invalid." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_CONTROLn_4" acronym="SMS_ROT_CONTROLn_4" offset="0x1C0" width="32" description="This register configures the virtual rotated frame buffer module for context #n.">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PH" width="3" begin="10" end="8" resetval="0x0" description="Exponent based 2 value, 2 indicates the page height in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PW" width="3" begin="6" end="4" resetval="0x0" description="Exponent based 2 value, 2 indicates the page width in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PS" width="2" begin="1" end="0" resetval="0x0" description="Exponent based 2 value, 2 indicates the pixel size in bytes for context #n. A value of 3 is invalid." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_CONTROLn_5" acronym="SMS_ROT_CONTROLn_5" offset="0x1D0" width="32" description="This register configures the virtual rotated frame buffer module for context #n.">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PH" width="3" begin="10" end="8" resetval="0x0" description="Exponent based 2 value, 2 indicates the page height in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PW" width="3" begin="6" end="4" resetval="0x0" description="Exponent based 2 value, 2 indicates the page width in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PS" width="2" begin="1" end="0" resetval="0x0" description="Exponent based 2 value, 2 indicates the pixel size in bytes for context #n. A value of 3 is invalid." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_CONTROLn_6" acronym="SMS_ROT_CONTROLn_6" offset="0x1E0" width="32" description="This register configures the virtual rotated frame buffer module for context #n.">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PH" width="3" begin="10" end="8" resetval="0x0" description="Exponent based 2 value, 2 indicates the page height in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PW" width="3" begin="6" end="4" resetval="0x0" description="Exponent based 2 value, 2 indicates the page width in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PS" width="2" begin="1" end="0" resetval="0x0" description="Exponent based 2 value, 2 indicates the pixel size in bytes for context #n. A value of 3 is invalid." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_CONTROLn_7" acronym="SMS_ROT_CONTROLn_7" offset="0x1F0" width="32" description="This register configures the virtual rotated frame buffer module for context #n.">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PH" width="3" begin="10" end="8" resetval="0x0" description="Exponent based 2 value, 2 indicates the page height in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PW" width="3" begin="6" end="4" resetval="0x0" description="Exponent based 2 value, 2 indicates the page width in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PS" width="2" begin="1" end="0" resetval="0x0" description="Exponent based 2 value, 2 indicates the pixel size in bytes for context #n. A value of 3 is invalid." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_CONTROLn_8" acronym="SMS_ROT_CONTROLn_8" offset="0x200" width="32" description="This register configures the virtual rotated frame buffer module for context #n.">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PH" width="3" begin="10" end="8" resetval="0x0" description="Exponent based 2 value, 2 indicates the page height in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PW" width="3" begin="6" end="4" resetval="0x0" description="Exponent based 2 value, 2 indicates the page width in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PS" width="2" begin="1" end="0" resetval="0x0" description="Exponent based 2 value, 2 indicates the pixel size in bytes for context #n. A value of 3 is invalid." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_CONTROLn_9" acronym="SMS_ROT_CONTROLn_9" offset="0x210" width="32" description="This register configures the virtual rotated frame buffer module for context #n.">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PH" width="3" begin="10" end="8" resetval="0x0" description="Exponent based 2 value, 2 indicates the page height in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PW" width="3" begin="6" end="4" resetval="0x0" description="Exponent based 2 value, 2 indicates the page width in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PS" width="2" begin="1" end="0" resetval="0x0" description="Exponent based 2 value, 2 indicates the pixel size in bytes for context #n. A value of 3 is invalid." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_CONTROLn_10" acronym="SMS_ROT_CONTROLn_10" offset="0x220" width="32" description="This register configures the virtual rotated frame buffer module for context #n.">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PH" width="3" begin="10" end="8" resetval="0x0" description="Exponent based 2 value, 2 indicates the page height in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PW" width="3" begin="6" end="4" resetval="0x0" description="Exponent based 2 value, 2 indicates the page width in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PS" width="2" begin="1" end="0" resetval="0x0" description="Exponent based 2 value, 2 indicates the pixel size in bytes for context #n. A value of 3 is invalid." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_CONTROLn_11" acronym="SMS_ROT_CONTROLn_11" offset="0x230" width="32" description="This register configures the virtual rotated frame buffer module for context #n.">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PH" width="3" begin="10" end="8" resetval="0x0" description="Exponent based 2 value, 2 indicates the page height in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PW" width="3" begin="6" end="4" resetval="0x0" description="Exponent based 2 value, 2 indicates the page width in bytes for context #n." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PS" width="2" begin="1" end="0" resetval="0x0" description="Exponent based 2 value, 2 indicates the pixel size in bytes for context #n. A value of 3 is invalid." range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_SIZEn_0" acronym="SMS_ROT_SIZEn_0" offset="0x184" width="32" description="This register configures the bank organization for context #n.">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEHEIGHT" width="11" begin="26" end="16" resetval="0x000" description="Image height in pixels for context #n" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEWIDTH" width="11" begin="10" end="0" resetval="0x000" description="Image width in pixels for context #n" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_SIZEn_1" acronym="SMS_ROT_SIZEn_1" offset="0x194" width="32" description="This register configures the bank organization for context #n.">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEHEIGHT" width="11" begin="26" end="16" resetval="0x000" description="Image height in pixels for context #n" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEWIDTH" width="11" begin="10" end="0" resetval="0x000" description="Image width in pixels for context #n" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_SIZEn_2" acronym="SMS_ROT_SIZEn_2" offset="0x1A4" width="32" description="This register configures the bank organization for context #n.">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEHEIGHT" width="11" begin="26" end="16" resetval="0x000" description="Image height in pixels for context #n" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEWIDTH" width="11" begin="10" end="0" resetval="0x000" description="Image width in pixels for context #n" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_SIZEn_3" acronym="SMS_ROT_SIZEn_3" offset="0x1B4" width="32" description="This register configures the bank organization for context #n.">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEHEIGHT" width="11" begin="26" end="16" resetval="0x000" description="Image height in pixels for context #n" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEWIDTH" width="11" begin="10" end="0" resetval="0x000" description="Image width in pixels for context #n" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_SIZEn_4" acronym="SMS_ROT_SIZEn_4" offset="0x1C4" width="32" description="This register configures the bank organization for context #n.">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEHEIGHT" width="11" begin="26" end="16" resetval="0x000" description="Image height in pixels for context #n" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEWIDTH" width="11" begin="10" end="0" resetval="0x000" description="Image width in pixels for context #n" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_SIZEn_5" acronym="SMS_ROT_SIZEn_5" offset="0x1D4" width="32" description="This register configures the bank organization for context #n.">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEHEIGHT" width="11" begin="26" end="16" resetval="0x000" description="Image height in pixels for context #n" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEWIDTH" width="11" begin="10" end="0" resetval="0x000" description="Image width in pixels for context #n" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_SIZEn_6" acronym="SMS_ROT_SIZEn_6" offset="0x1E4" width="32" description="This register configures the bank organization for context #n.">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEHEIGHT" width="11" begin="26" end="16" resetval="0x000" description="Image height in pixels for context #n" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEWIDTH" width="11" begin="10" end="0" resetval="0x000" description="Image width in pixels for context #n" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_SIZEn_7" acronym="SMS_ROT_SIZEn_7" offset="0x1F4" width="32" description="This register configures the bank organization for context #n.">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEHEIGHT" width="11" begin="26" end="16" resetval="0x000" description="Image height in pixels for context #n" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEWIDTH" width="11" begin="10" end="0" resetval="0x000" description="Image width in pixels for context #n" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_SIZEn_8" acronym="SMS_ROT_SIZEn_8" offset="0x204" width="32" description="This register configures the bank organization for context #n.">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEHEIGHT" width="11" begin="26" end="16" resetval="0x000" description="Image height in pixels for context #n" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEWIDTH" width="11" begin="10" end="0" resetval="0x000" description="Image width in pixels for context #n" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_SIZEn_9" acronym="SMS_ROT_SIZEn_9" offset="0x214" width="32" description="This register configures the bank organization for context #n.">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEHEIGHT" width="11" begin="26" end="16" resetval="0x000" description="Image height in pixels for context #n" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEWIDTH" width="11" begin="10" end="0" resetval="0x000" description="Image width in pixels for context #n" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_SIZEn_10" acronym="SMS_ROT_SIZEn_10" offset="0x224" width="32" description="This register configures the bank organization for context #n.">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEHEIGHT" width="11" begin="26" end="16" resetval="0x000" description="Image height in pixels for context #n" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEWIDTH" width="11" begin="10" end="0" resetval="0x000" description="Image width in pixels for context #n" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_SIZEn_11" acronym="SMS_ROT_SIZEn_11" offset="0x234" width="32" description="This register configures the bank organization for context #n.">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEHEIGHT" width="11" begin="26" end="16" resetval="0x000" description="Image height in pixels for context #n" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="IMAGEWIDTH" width="11" begin="10" end="0" resetval="0x000" description="Image width in pixels for context #n" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_PHYSICAL_BAn_0" acronym="SMS_ROT_PHYSICAL_BAn_0" offset="0x188" width="32" description="This register allows to configure the physical base address for context #n.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PHYSICALBA" width="31" begin="30" end="0" resetval="0x00000000" description="Physical base address of the frame buffer for context #n in SDRAM" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_PHYSICAL_BAn_1" acronym="SMS_ROT_PHYSICAL_BAn_1" offset="0x198" width="32" description="This register allows to configure the physical base address for context #n.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PHYSICALBA" width="31" begin="30" end="0" resetval="0x00000000" description="Physical base address of the frame buffer for context #n in SDRAM" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_PHYSICAL_BAn_2" acronym="SMS_ROT_PHYSICAL_BAn_2" offset="0x1A8" width="32" description="This register allows to configure the physical base address for context #n.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PHYSICALBA" width="31" begin="30" end="0" resetval="0x00000000" description="Physical base address of the frame buffer for context #n in SDRAM" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_PHYSICAL_BAn_3" acronym="SMS_ROT_PHYSICAL_BAn_3" offset="0x1B8" width="32" description="This register allows to configure the physical base address for context #n.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PHYSICALBA" width="31" begin="30" end="0" resetval="0x00000000" description="Physical base address of the frame buffer for context #n in SDRAM" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_PHYSICAL_BAn_4" acronym="SMS_ROT_PHYSICAL_BAn_4" offset="0x1C8" width="32" description="This register allows to configure the physical base address for context #n.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PHYSICALBA" width="31" begin="30" end="0" resetval="0x00000000" description="Physical base address of the frame buffer for context #n in SDRAM" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_PHYSICAL_BAn_5" acronym="SMS_ROT_PHYSICAL_BAn_5" offset="0x1D8" width="32" description="This register allows to configure the physical base address for context #n.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PHYSICALBA" width="31" begin="30" end="0" resetval="0x00000000" description="Physical base address of the frame buffer for context #n in SDRAM" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_PHYSICAL_BAn_6" acronym="SMS_ROT_PHYSICAL_BAn_6" offset="0x1E8" width="32" description="This register allows to configure the physical base address for context #n.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PHYSICALBA" width="31" begin="30" end="0" resetval="0x00000000" description="Physical base address of the frame buffer for context #n in SDRAM" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_PHYSICAL_BAn_7" acronym="SMS_ROT_PHYSICAL_BAn_7" offset="0x1F8" width="32" description="This register allows to configure the physical base address for context #n.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PHYSICALBA" width="31" begin="30" end="0" resetval="0x00000000" description="Physical base address of the frame buffer for context #n in SDRAM" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_PHYSICAL_BAn_8" acronym="SMS_ROT_PHYSICAL_BAn_8" offset="0x208" width="32" description="This register allows to configure the physical base address for context #n.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PHYSICALBA" width="31" begin="30" end="0" resetval="0x00000000" description="Physical base address of the frame buffer for context #n in SDRAM" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_PHYSICAL_BAn_9" acronym="SMS_ROT_PHYSICAL_BAn_9" offset="0x218" width="32" description="This register allows to configure the physical base address for context #n.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PHYSICALBA" width="31" begin="30" end="0" resetval="0x00000000" description="Physical base address of the frame buffer for context #n in SDRAM" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_PHYSICAL_BAn_10" acronym="SMS_ROT_PHYSICAL_BAn_10" offset="0x228" width="32" description="This register allows to configure the physical base address for context #n.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PHYSICALBA" width="31" begin="30" end="0" resetval="0x00000000" description="Physical base address of the frame buffer for context #n in SDRAM" range="" rwaccess="RW"/>
	</register>
	<register id="SMS_ROT_PHYSICAL_BAn_11" acronym="SMS_ROT_PHYSICAL_BAn_11" offset="0x238" width="32" description="This register allows to configure the physical base address for context #n.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PHYSICALBA" width="31" begin="30" end="0" resetval="0x00000000" description="Physical base address of the frame buffer for context #n in SDRAM" range="" rwaccess="RW"/>
	</register>
</module>
