Time resolution is 1 ps
Time = 0: A = 0000, B = 0000, cin = 1 => s = 0000, c_out1 = 0
Time = 10000: A = 0100, B = 0010, cin = 1 => s = 0010, c_out1 = 0
Time = 20000: A = 0111, B = 0011, cin = 1 => s = 0100, c_out1 = 0
Time = 30000: A = 1010, B = 0101, cin = 1 => s = 0101, c_out1 = 0
Time = 40000: A = 1111, B = 0001, cin = 1 => s = 1110, c_out1 = 0
Time = 50000: A = 1000, B = 1000, cin = 1 => s = 0000, c_out1 = 0
Time = 60000: A = 0010, B = 0100, cin = 1 => s = 0010, c_out1 = 0
$finish called at time : 70 ns : File "D:/Verilog/RCS/RCS.srcs/sim_1/new/RCS_tb.v" Line 61
