Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 15 10:11:34 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_cn32_timing_summary_routed.rpt -pb my_cn32_timing_summary_routed.pb -rpx my_cn32_timing_summary_routed.rpx -warn_on_violation
| Design       : my_cn32
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.982ns (59.949%)  route 2.660ns (40.051%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  a_reg[7]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a_reg[7]/Q
                         net (fo=2, routed)           2.660     3.116    a_OBUF[7]
    W19                  OBUF (Prop_obuf_I_O)         3.526     6.643 r  a_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.643    a[7]
    W19                                                               r  a[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.521ns  (logic 3.984ns (61.090%)  route 2.537ns (38.910%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  a_reg[6]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a_reg[6]/Q
                         net (fo=3, routed)           2.537     2.993    a_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         3.528     6.521 r  a_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.521    a[6]
    W18                                                               r  a[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.330ns  (logic 3.987ns (62.985%)  route 2.343ns (37.015%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  a_reg[5]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a_reg[5]/Q
                         net (fo=4, routed)           2.343     2.799    a_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.531     6.330 r  a_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.330    a[5]
    W16                                                               r  a[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.218ns  (logic 4.068ns (65.428%)  route 2.150ns (34.572%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  a_reg[3]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a_reg[3]/Q
                         net (fo=4, routed)           2.150     2.606    a_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     6.218 r  a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.218    a[3]
    T10                                                               r  a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.211ns  (logic 4.076ns (65.624%)  route 2.135ns (34.376%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  a_reg[2]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a_reg[2]/Q
                         net (fo=4, routed)           2.135     2.591    a_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620     6.211 r  a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.211    a[2]
    T11                                                               r  a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.161ns  (logic 3.982ns (64.629%)  route 2.179ns (35.371%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  a_reg[4]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a_reg[4]/Q
                         net (fo=4, routed)           2.179     2.635    a_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.526     6.161 r  a_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.161    a[4]
    V16                                                               r  a[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.983ns  (logic 4.096ns (68.469%)  route 1.886ns (31.531%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  a_reg[1]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a_reg[1]/Q
                         net (fo=5, routed)           1.886     2.342    a_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     5.983 r  a_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.983    a[1]
    Y14                                                               r  a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.924ns  (logic 4.094ns (69.098%)  route 1.831ns (30.902%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE                         0.000     0.000 r  a_reg[0]/C
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a_reg[0]/Q
                         net (fo=3, routed)           1.831     2.287    a_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     5.924 r  a_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.924    a[0]
    W14                                                               r  a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir
                            (input port)
  Destination:            a_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.914ns  (logic 2.482ns (63.399%)  route 1.433ns (36.601%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  dir (IN)
                         net (fo=0)                   0.000     0.000    dir
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  dir_IBUF_inst/O
                         net (fo=1, routed)           1.433     2.924    dir_IBUF
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.048 r  a[4]_i_6/O
                         net (fo=1, routed)           0.000     3.048    a[4]_i_6_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.580 r  a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.580    a_reg[4]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.914 r  a_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.914    a_reg[7]_i_1_n_6
    SLICE_X43Y31         FDRE                                         r  a_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir
                            (input port)
  Destination:            a_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.819ns  (logic 2.387ns (62.489%)  route 1.433ns (37.511%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  dir (IN)
                         net (fo=0)                   0.000     0.000    dir
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  dir_IBUF_inst/O
                         net (fo=1, routed)           1.433     2.924    dir_IBUF
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.048 r  a[4]_i_6/O
                         net (fo=1, routed)           0.000     3.048    a[4]_i_6_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.580 r  a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.580    a_reg[4]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.819 r  a_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.819    a_reg[7]_i_1_n_5
    SLICE_X43Y31         FDRE                                         r  a_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE                         0.000     0.000 r  a_reg[0]/C
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  a_reg[0]/Q
                         net (fo=3, routed)           0.181     0.322    a_OBUF[0]
    SLICE_X43Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.367 r  a[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    a[0]_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  a_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.288ns (67.361%)  route 0.140ns (32.639%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE                         0.000     0.000 r  a_reg[0]/C
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a_reg[0]/Q
                         net (fo=3, routed)           0.140     0.281    a_OBUF[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.428 r  a_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.428    a_reg[4]_i_1_n_7
    SLICE_X43Y30         FDRE                                         r  a_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.249ns (57.426%)  route 0.185ns (42.574%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  a_reg[4]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a_reg[4]/Q
                         net (fo=4, routed)           0.185     0.326    a_OBUF[4]
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  a[4]_i_3/O
                         net (fo=1, routed)           0.000     0.371    a[4]_i_3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.434 r  a_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.434    a_reg[4]_i_1_n_4
    SLICE_X43Y30         FDRE                                         r  a_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.251ns (56.189%)  route 0.196ns (43.811%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  a_reg[1]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a_reg[1]/Q
                         net (fo=5, routed)           0.196     0.337    a_OBUF[1]
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.382 r  a[4]_i_5/O
                         net (fo=1, routed)           0.000     0.382    a[4]_i_5_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.447 r  a_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.447    a_reg[4]_i_1_n_6
    SLICE_X43Y30         FDRE                                         r  a_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.251ns (56.189%)  route 0.196ns (43.811%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  a_reg[5]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a_reg[5]/Q
                         net (fo=4, routed)           0.196     0.337    a_OBUF[5]
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.382 r  a[7]_i_3/O
                         net (fo=1, routed)           0.000     0.382    a[7]_i_3_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.447 r  a_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.447    a_reg[7]_i_1_n_6
    SLICE_X43Y31         FDRE                                         r  a_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.308ns (68.820%)  route 0.140ns (31.180%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE                         0.000     0.000 r  a_reg[0]/C
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a_reg[0]/Q
                         net (fo=3, routed)           0.140     0.281    a_OBUF[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     0.448 r  a_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.448    a_reg[4]_i_1_n_5
    SLICE_X43Y30         FDRE                                         r  a_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.256ns (56.926%)  route 0.194ns (43.074%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  a_reg[5]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a_reg[5]/Q
                         net (fo=4, routed)           0.194     0.335    a_OBUF[5]
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.380 r  a[7]_i_4/O
                         net (fo=1, routed)           0.000     0.380    a[7]_i_4_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.450 r  a_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.450    a_reg[7]_i_1_n_7
    SLICE_X43Y31         FDRE                                         r  a_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.252ns (52.034%)  route 0.232ns (47.966%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  a_reg[7]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a_reg[7]/Q
                         net (fo=2, routed)           0.232     0.373    a_OBUF[7]
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.418 r  a[7]_i_2/O
                         net (fo=1, routed)           0.000     0.418    a[7]_i_2_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.484 r  a_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.484    a_reg[7]_i_1_n_5
    SLICE_X43Y31         FDRE                                         r  a_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.816ns  (logic 0.334ns (40.905%)  route 0.482ns (59.095%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.482     0.816    rst_IBUF
    SLICE_X43Y32         FDRE                                         r  a_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.334ns (37.942%)  route 0.546ns (62.058%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.546     0.880    rst_IBUF
    SLICE_X43Y31         FDRE                                         r  a_reg[5]/R
  -------------------------------------------------------------------    -------------------





