#vlib work


# ------------------------------------------------------------
vlog ../tb/test_4bits_add_sub.sv
vlog ../tb/test_seven_segment.sv
vlog ../../design/full_adder.sv
vlog ../../design/4bits_add_sub.sv
vlog ../../design/seven_segment.sv





# ------------------------------------------------------------

   
