// Seed: 721043158
module module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output tri id_2,
    output wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    output wor id_7,
    output wor id_8,
    output tri1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    output tri0 id_12
);
  wire id_14;
  assign id_3 = id_1;
  module_0();
endmodule
module module_2 (
    output wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    inout supply0 id_3
);
  xnor (id_0, id_1, id_2, id_3, id_5);
  wire id_5;
  module_0();
endmodule
