// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pipe0_dram_dispatcher,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.038000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1114,HLS_SYN_LUT=4199}" *)

module pipe0_dram_dispatcher (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        after_delay_unified_dram_read_req_V_num_dout,
        after_delay_unified_dram_read_req_V_num_empty_n,
        after_delay_unified_dram_read_req_V_num_read,
        after_delay_unified_dram_read_req_V_addr_dout,
        after_delay_unified_dram_read_req_V_addr_empty_n,
        after_delay_unified_dram_read_req_V_addr_read,
        after_throttle_unified_dram_write_req_apply_V_num_dout,
        after_throttle_unified_dram_write_req_apply_V_num_empty_n,
        after_throttle_unified_dram_write_req_apply_V_num_read,
        after_throttle_unified_dram_write_req_apply_V_addr_dout,
        after_throttle_unified_dram_write_req_apply_V_addr_empty_n,
        after_throttle_unified_dram_write_req_apply_V_addr_read,
        dramA_read_req_V_num_din,
        dramA_read_req_V_num_full_n,
        dramA_read_req_V_num_write,
        dramA_read_req_V_addr_din,
        dramA_read_req_V_addr_full_n,
        dramA_read_req_V_addr_write,
        dramA_write_req_apply_V_num_din,
        dramA_write_req_apply_V_num_full_n,
        dramA_write_req_apply_V_num_write,
        dramA_write_req_apply_V_addr_din,
        dramA_write_req_apply_V_addr_full_n,
        dramA_write_req_apply_V_addr_write,
        dramB_read_req_V_num_din,
        dramB_read_req_V_num_full_n,
        dramB_read_req_V_num_write,
        dramB_read_req_V_addr_din,
        dramB_read_req_V_addr_full_n,
        dramB_read_req_V_addr_write,
        dramB_write_req_apply_V_num_din,
        dramB_write_req_apply_V_num_full_n,
        dramB_write_req_apply_V_num_write,
        dramB_write_req_apply_V_addr_din,
        dramB_write_req_apply_V_addr_full_n,
        dramB_write_req_apply_V_addr_write,
        dramC_read_req_V_num_din,
        dramC_read_req_V_num_full_n,
        dramC_read_req_V_num_write,
        dramC_read_req_V_addr_din,
        dramC_read_req_V_addr_full_n,
        dramC_read_req_V_addr_write,
        dramC_write_req_apply_V_num_din,
        dramC_write_req_apply_V_num_full_n,
        dramC_write_req_apply_V_num_write,
        dramC_write_req_apply_V_addr_din,
        dramC_write_req_apply_V_addr_full_n,
        dramC_write_req_apply_V_addr_write,
        dramD_read_req_V_num_din,
        dramD_read_req_V_num_full_n,
        dramD_read_req_V_num_write,
        dramD_read_req_V_addr_din,
        dramD_read_req_V_addr_full_n,
        dramD_read_req_V_addr_write,
        dramD_write_req_apply_V_num_din,
        dramD_write_req_apply_V_num_full_n,
        dramD_write_req_apply_V_num_write,
        dramD_write_req_apply_V_addr_din,
        dramD_write_req_apply_V_addr_full_n,
        dramD_write_req_apply_V_addr_write,
        unified_dram_dispatcher_write_context_V_bank_id_din,
        unified_dram_dispatcher_write_context_V_bank_id_full_n,
        unified_dram_dispatcher_write_context_V_bank_id_write,
        unified_dram_dispatcher_write_context_V_end_bank_id_din,
        unified_dram_dispatcher_write_context_V_end_bank_id_full_n,
        unified_dram_dispatcher_write_context_V_end_bank_id_write,
        unified_dram_dispatcher_write_context_V_before_boundry_num_din,
        unified_dram_dispatcher_write_context_V_before_boundry_num_full_n,
        unified_dram_dispatcher_write_context_V_before_boundry_num_write,
        unified_dram_dispatcher_write_context_V_cmd_num_din,
        unified_dram_dispatcher_write_context_V_cmd_num_full_n,
        unified_dram_dispatcher_write_context_V_cmd_num_write,
        unified_dram_dispatcher_read_context_V_bank_id_din,
        unified_dram_dispatcher_read_context_V_bank_id_full_n,
        unified_dram_dispatcher_read_context_V_bank_id_write,
        unified_dram_dispatcher_read_context_V_end_bank_id_din,
        unified_dram_dispatcher_read_context_V_end_bank_id_full_n,
        unified_dram_dispatcher_read_context_V_end_bank_id_write,
        unified_dram_dispatcher_read_context_V_cmd_num_din,
        unified_dram_dispatcher_read_context_V_cmd_num_full_n,
        unified_dram_dispatcher_read_context_V_cmd_num_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input  [7:0] after_delay_unified_dram_read_req_V_num_dout;
input   after_delay_unified_dram_read_req_V_num_empty_n;
output   after_delay_unified_dram_read_req_V_num_read;
input  [63:0] after_delay_unified_dram_read_req_V_addr_dout;
input   after_delay_unified_dram_read_req_V_addr_empty_n;
output   after_delay_unified_dram_read_req_V_addr_read;
input  [7:0] after_throttle_unified_dram_write_req_apply_V_num_dout;
input   after_throttle_unified_dram_write_req_apply_V_num_empty_n;
output   after_throttle_unified_dram_write_req_apply_V_num_read;
input  [63:0] after_throttle_unified_dram_write_req_apply_V_addr_dout;
input   after_throttle_unified_dram_write_req_apply_V_addr_empty_n;
output   after_throttle_unified_dram_write_req_apply_V_addr_read;
output  [7:0] dramA_read_req_V_num_din;
input   dramA_read_req_V_num_full_n;
output   dramA_read_req_V_num_write;
output  [63:0] dramA_read_req_V_addr_din;
input   dramA_read_req_V_addr_full_n;
output   dramA_read_req_V_addr_write;
output  [7:0] dramA_write_req_apply_V_num_din;
input   dramA_write_req_apply_V_num_full_n;
output   dramA_write_req_apply_V_num_write;
output  [63:0] dramA_write_req_apply_V_addr_din;
input   dramA_write_req_apply_V_addr_full_n;
output   dramA_write_req_apply_V_addr_write;
output  [7:0] dramB_read_req_V_num_din;
input   dramB_read_req_V_num_full_n;
output   dramB_read_req_V_num_write;
output  [63:0] dramB_read_req_V_addr_din;
input   dramB_read_req_V_addr_full_n;
output   dramB_read_req_V_addr_write;
output  [7:0] dramB_write_req_apply_V_num_din;
input   dramB_write_req_apply_V_num_full_n;
output   dramB_write_req_apply_V_num_write;
output  [63:0] dramB_write_req_apply_V_addr_din;
input   dramB_write_req_apply_V_addr_full_n;
output   dramB_write_req_apply_V_addr_write;
output  [7:0] dramC_read_req_V_num_din;
input   dramC_read_req_V_num_full_n;
output   dramC_read_req_V_num_write;
output  [63:0] dramC_read_req_V_addr_din;
input   dramC_read_req_V_addr_full_n;
output   dramC_read_req_V_addr_write;
output  [7:0] dramC_write_req_apply_V_num_din;
input   dramC_write_req_apply_V_num_full_n;
output   dramC_write_req_apply_V_num_write;
output  [63:0] dramC_write_req_apply_V_addr_din;
input   dramC_write_req_apply_V_addr_full_n;
output   dramC_write_req_apply_V_addr_write;
output  [7:0] dramD_read_req_V_num_din;
input   dramD_read_req_V_num_full_n;
output   dramD_read_req_V_num_write;
output  [63:0] dramD_read_req_V_addr_din;
input   dramD_read_req_V_addr_full_n;
output   dramD_read_req_V_addr_write;
output  [7:0] dramD_write_req_apply_V_num_din;
input   dramD_write_req_apply_V_num_full_n;
output   dramD_write_req_apply_V_num_write;
output  [63:0] dramD_write_req_apply_V_addr_din;
input   dramD_write_req_apply_V_addr_full_n;
output   dramD_write_req_apply_V_addr_write;
output  [7:0] unified_dram_dispatcher_write_context_V_bank_id_din;
input   unified_dram_dispatcher_write_context_V_bank_id_full_n;
output   unified_dram_dispatcher_write_context_V_bank_id_write;
output  [7:0] unified_dram_dispatcher_write_context_V_end_bank_id_din;
input   unified_dram_dispatcher_write_context_V_end_bank_id_full_n;
output   unified_dram_dispatcher_write_context_V_end_bank_id_write;
output  [31:0] unified_dram_dispatcher_write_context_V_before_boundry_num_din;
input   unified_dram_dispatcher_write_context_V_before_boundry_num_full_n;
output   unified_dram_dispatcher_write_context_V_before_boundry_num_write;
output  [31:0] unified_dram_dispatcher_write_context_V_cmd_num_din;
input   unified_dram_dispatcher_write_context_V_cmd_num_full_n;
output   unified_dram_dispatcher_write_context_V_cmd_num_write;
output  [7:0] unified_dram_dispatcher_read_context_V_bank_id_din;
input   unified_dram_dispatcher_read_context_V_bank_id_full_n;
output   unified_dram_dispatcher_read_context_V_bank_id_write;
output  [7:0] unified_dram_dispatcher_read_context_V_end_bank_id_din;
input   unified_dram_dispatcher_read_context_V_end_bank_id_full_n;
output   unified_dram_dispatcher_read_context_V_end_bank_id_write;
output  [31:0] unified_dram_dispatcher_read_context_V_cmd_num_din;
input   unified_dram_dispatcher_read_context_V_cmd_num_full_n;
output   unified_dram_dispatcher_read_context_V_cmd_num_write;

reg ap_idle;
reg[7:0] unified_dram_dispatcher_write_context_V_end_bank_id_din;
reg[31:0] unified_dram_dispatcher_write_context_V_before_boundry_num_din;
reg[7:0] unified_dram_dispatcher_read_context_V_end_bank_id_din;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    dramA_read_req_V_num_blk_n;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0;
reg   [0:0] brmerge_reg_2619;
reg    dramA_read_req_V_addr_blk_n;
reg    dramA_write_req_apply_V_num_blk_n;
reg   [0:0] brmerge4_reg_2635;
reg    dramA_write_req_apply_V_addr_blk_n;
reg    dramB_read_req_V_num_blk_n;
reg   [0:0] brmerge1_reg_2623;
reg    dramB_read_req_V_addr_blk_n;
reg    dramB_write_req_apply_V_num_blk_n;
reg   [0:0] brmerge5_reg_2639;
reg    dramB_write_req_apply_V_addr_blk_n;
reg    dramC_read_req_V_num_blk_n;
reg   [0:0] brmerge2_reg_2627;
reg    dramC_read_req_V_addr_blk_n;
reg    dramC_write_req_apply_V_num_blk_n;
reg   [0:0] brmerge6_reg_2643;
reg    dramC_write_req_apply_V_addr_blk_n;
reg    dramD_read_req_V_num_blk_n;
reg   [0:0] brmerge3_reg_2631;
reg    dramD_read_req_V_addr_blk_n;
reg    dramD_write_req_apply_V_num_blk_n;
reg   [0:0] brmerge7_reg_2647;
reg    dramD_write_req_apply_V_addr_blk_n;
reg    unified_dram_dispatcher_write_context_V_bank_id_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] empty_n_5_reg_2503;
reg   [0:0] ap_reg_pp0_iter1_empty_n_5_reg_2503;
reg   [0:0] tmp_11_reg_2610;
reg    unified_dram_dispatcher_write_context_V_end_bank_id_blk_n;
reg    unified_dram_dispatcher_write_context_V_before_boundry_num_blk_n;
reg    unified_dram_dispatcher_write_context_V_cmd_num_blk_n;
reg    unified_dram_dispatcher_read_context_V_bank_id_blk_n;
reg   [0:0] empty_n_4_reg_2475;
reg   [0:0] ap_reg_pp0_iter1_empty_n_4_reg_2475;
reg   [0:0] tmp_s_reg_2566;
reg    unified_dram_dispatcher_read_context_V_end_bank_id_blk_n;
reg    unified_dram_dispatcher_read_context_V_cmd_num_blk_n;
wire   [0:0] empty_n_4_fu_707_p1;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    unified_dram_dispatcher_read_context_V_bank_id1_status;
reg    ap_predicate_op202_write_state4;
reg    ap_predicate_op219_write_state4;
wire    unified_dram_dispatcher_write_context_V_bank_id1_status;
reg    ap_predicate_op313_write_state4;
reg    ap_predicate_op330_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
wire    dramA_read_req_V_num1_status;
wire    dramB_read_req_V_num1_status;
wire    dramC_read_req_V_num1_status;
wire    dramD_read_req_V_num1_status;
wire    dramA_write_req_apply_V_num1_status;
wire    dramB_write_req_apply_V_num1_status;
wire    dramC_write_req_apply_V_num1_status;
wire    dramD_write_req_apply_V_num1_status;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] tmp_num_6_reg_2480;
reg   [7:0] ap_reg_pp0_iter1_tmp_num_6_reg_2480;
reg   [63:0] tmp_addr_6_reg_2490;
wire   [11:0] tmp_8_fu_719_p1;
reg   [11:0] tmp_8_reg_2497;
reg   [11:0] ap_reg_pp0_iter1_tmp_8_reg_2497;
wire   [0:0] empty_n_5_fu_723_p1;
reg   [7:0] tmp_num_7_reg_2508;
reg   [7:0] ap_reg_pp0_iter1_tmp_num_7_reg_2508;
reg   [63:0] tmp_addr_7_reg_2518;
wire   [11:0] tmp_14_fu_735_p1;
reg   [11:0] tmp_14_reg_2525;
reg   [11:0] ap_reg_pp0_iter1_tmp_14_reg_2525;
wire   [1:0] read_bank_id_fu_739_p4;
reg   [1:0] read_bank_id_reg_2531;
wire   [7:0] tmp_bank_id_7_fu_748_p1;
reg   [7:0] tmp_bank_id_7_reg_2538;
reg   [49:0] tmp_1_reg_2544;
wire   [1:0] read_end_bank_id_fu_791_p4;
reg   [1:0] read_end_bank_id_reg_2549;
wire   [7:0] tmp_end_bank_id_2_fu_801_p1;
reg   [7:0] tmp_end_bank_id_2_reg_2556;
reg   [21:0] tmp_2_reg_2561;
wire   [0:0] tmp_s_fu_815_p2;
reg   [5:0] ddr_read_req_0_num_1_reg_2570;
wire   [1:0] write_bank_id_fu_856_p4;
reg   [1:0] write_bank_id_reg_2575;
wire   [7:0] tmp_bank_id_11_fu_865_p1;
reg   [7:0] tmp_bank_id_11_reg_2582;
reg   [49:0] tmp_5_reg_2588;
wire   [1:0] write_end_bank_id_fu_908_p4;
reg   [1:0] write_end_bank_id_reg_2593;
wire   [7:0] tmp_end_bank_id_6_fu_918_p1;
reg   [7:0] tmp_end_bank_id_6_reg_2600;
reg   [21:0] tmp_10_reg_2605;
wire   [0:0] tmp_11_fu_932_p2;
reg   [5:0] ddr_write_apply_0_num_1_reg_2614;
wire   [0:0] brmerge_fu_1534_p2;
wire   [0:0] brmerge1_fu_1558_p2;
wire   [0:0] brmerge2_fu_1582_p2;
wire   [0:0] brmerge3_fu_1606_p2;
wire   [0:0] brmerge4_fu_2179_p2;
wire   [0:0] brmerge5_fu_2203_p2;
wire   [0:0] brmerge6_fu_2227_p2;
wire   [0:0] brmerge7_fu_2251_p2;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] ap_phi_reg_pp0_iter0_has_read_req1_reg_679;
reg   [0:0] ap_phi_reg_pp0_iter1_has_read_req1_reg_679;
reg   [0:0] ap_phi_reg_pp0_iter2_has_read_req1_reg_679;
wire   [0:0] ap_phi_reg_pp0_iter0_has_write_req1_reg_693;
reg   [0:0] ap_phi_reg_pp0_iter1_has_write_req1_reg_693;
reg   [0:0] ap_phi_reg_pp0_iter2_has_write_req1_reg_693;
reg    after_delay_unified_dram_read_req_V_num0_update;
wire   [0:0] empty_n_nbread_fu_554_p3_0;
reg    after_throttle_unified_dram_write_req_apply_V_num0_update;
wire   [0:0] empty_n_1_nbread_fu_562_p3_0;
reg    unified_dram_dispatcher_read_context_V_bank_id1_update;
reg    ap_block_pp0_stage0_01001;
reg    unified_dram_dispatcher_write_context_V_bank_id1_update;
wire   [31:0] tmp_before_boundry_num_fu_2006_p1;
wire   [31:0] before_boundry_len_fu_1637_p1;
reg    dramA_read_req_V_num1_update;
reg    dramB_read_req_V_num1_update;
reg    dramC_read_req_V_num1_update;
reg    dramD_read_req_V_num1_update;
reg    dramA_write_req_apply_V_num1_update;
reg    dramB_write_req_apply_V_num1_update;
reg    dramC_write_req_apply_V_num1_update;
reg    dramD_write_req_apply_V_num1_update;
reg   [7:0] tmp_bank_id_fu_474;
reg   [7:0] tmp_bank_id_1_fu_478;
reg   [7:0] tmp_bank_id_2_fu_482;
reg   [7:0] tmp_bank_id_3_fu_486;
reg   [7:0] ddr_read_req_3_num_5_fu_490;
wire   [7:0] ddr_read_req_3_num_27_fu_1358_p3;
wire   [7:0] ddr_read_req_3_num_6_fu_1457_p3;
reg   [7:0] ddr_read_req_3_num_2_fu_494;
wire   [7:0] ddr_read_req_3_num_26_fu_1350_p3;
wire   [7:0] ddr_read_req_3_num_4_fu_1449_p3;
reg   [7:0] tmp_num_fu_498;
wire   [7:0] ddr_read_req_3_num_24_fu_1334_p3;
wire   [7:0] ddr_read_req_3_num_1_fu_1434_p3;
reg   [7:0] tmp_num_1_fu_502;
wire   [7:0] ddr_read_req_3_num_21_fu_1310_p3;
wire   [7:0] ddr_read_req_3_num_fu_1419_p3;
reg   [63:0] ddr_read_req_3_addr_9_fu_506;
wire   [63:0] ddr_read_req_3_addr_21_fu_1283_p3;
wire   [63:0] ddr_read_req_3_addr_11_fu_1092_p3;
reg   [63:0] ddr_read_req_3_addr_6_fu_510;
wire   [63:0] ddr_read_req_3_addr_20_fu_1275_p3;
wire   [63:0] ddr_read_req_3_addr_8_fu_1084_p3;
reg   [63:0] tmp_addr_fu_514;
wire   [63:0] ddr_read_req_3_addr_18_fu_1259_p3;
wire   [63:0] ddr_read_req_3_addr_5_fu_1068_p3;
reg   [63:0] tmp_addr_1_fu_518;
wire   [63:0] ddr_read_req_3_addr_15_fu_1235_p3;
wire   [63:0] ddr_read_req_3_addr_2_fu_1044_p3;
reg   [7:0] ddr_write_apply_3_num_5_fu_522;
wire   [7:0] ddr_write_apply_3_num_27_fu_1998_p3;
wire   [7:0] ddr_write_apply_3_num_6_fu_2102_p3;
reg   [7:0] ddr_write_apply_3_num_2_fu_526;
wire   [7:0] ddr_write_apply_3_num_26_fu_1990_p3;
wire   [7:0] ddr_write_apply_3_num_4_fu_2094_p3;
reg   [7:0] tmp_num_2_fu_530;
wire   [7:0] ddr_write_apply_3_num_24_fu_1974_p3;
wire   [7:0] ddr_write_apply_3_num_1_fu_2079_p3;
reg   [7:0] tmp_num_3_fu_534;
wire   [7:0] ddr_write_apply_3_num_21_fu_1950_p3;
wire   [7:0] ddr_write_apply_3_num_fu_2064_p3;
reg   [63:0] ddr_write_apply_3_addr_9_fu_538;
wire   [63:0] ddr_write_apply_3_addr_21_fu_1923_p3;
wire   [63:0] ddr_write_apply_3_addr_11_fu_1732_p3;
reg   [63:0] ddr_write_apply_3_addr_6_fu_542;
wire   [63:0] ddr_write_apply_3_addr_20_fu_1915_p3;
wire   [63:0] ddr_write_apply_3_addr_8_fu_1724_p3;
reg   [63:0] tmp_addr_2_fu_546;
wire   [63:0] ddr_write_apply_3_addr_18_fu_1899_p3;
wire   [63:0] ddr_write_apply_3_addr_5_fu_1708_p3;
reg   [63:0] tmp_addr_3_fu_550;
wire   [63:0] ddr_write_apply_3_addr_15_fu_1875_p3;
wire   [63:0] ddr_write_apply_3_addr_2_fu_1684_p3;
wire   [13:0] tmp_7_fu_761_p3;
wire   [14:0] tmp_9_cast_fu_771_p1;
wire   [14:0] tmp3_fu_775_p2;
wire   [35:0] tmp_9_fu_768_p1;
wire  signed [35:0] tmp241_cast_fu_781_p1;
wire   [35:0] end_addr_V_fu_785_p2;
wire   [36:0] lhs_V_cast_fu_826_p1;
wire   [36:0] r_V_fu_830_p2;
wire   [13:0] tmp_6_fu_878_p3;
wire   [14:0] tmp_22_cast_fu_888_p1;
wire   [14:0] tmp6_fu_892_p2;
wire   [35:0] tmp_15_fu_885_p1;
wire  signed [35:0] tmp242_cast_fu_898_p1;
wire   [35:0] end_addr_V_1_fu_902_p2;
wire   [36:0] lhs_V_2_cast_fu_943_p1;
wire   [36:0] r_V_1_fu_947_p2;
wire   [61:0] ddr_read_req_0_addr_fu_988_p3;
wire   [33:0] ddr_read_req_0_addr_1_fu_1002_p3;
wire   [0:0] sel_tmp_fu_1013_p2;
wire   [63:0] ddr_read_req_0_addr_cast_fu_994_p1;
wire   [0:0] sel_tmp2_fu_1026_p2;
wire   [63:0] ddr_read_req_3_addr_fu_1018_p3;
wire   [0:0] sel_tmp4_fu_1039_p2;
wire   [63:0] ddr_read_req_3_addr_1_fu_1031_p3;
wire   [63:0] ddr_read_req_3_addr_3_fu_1052_p3;
wire   [63:0] ddr_read_req_3_addr_4_fu_1060_p3;
wire   [63:0] ddr_read_req_3_addr_7_fu_1076_p3;
wire   [12:0] tmp_5_cast_fu_985_p1;
wire   [12:0] tmp_3_fu_1112_p2;
wire   [6:0] tmp_4_fu_1118_p4;
wire   [7:0] ddr_read_req_0_num_fu_1128_p1;
wire   [7:0] ddr_read_req_3_num_8_fu_1132_p3;
wire   [7:0] ddr_read_req_3_num_9_fu_1140_p3;
wire   [7:0] ddr_read_req_3_num_12_fu_1156_p3;
wire   [7:0] ddr_read_req_3_num_13_fu_1164_p3;
wire   [7:0] ddr_read_req_3_num_15_fu_1180_p3;
wire   [0:0] sel_tmp1_fu_1204_p2;
wire   [63:0] ddr_read_req_0_addr_1_cast_fu_1009_p1;
wire   [0:0] sel_tmp3_fu_1217_p2;
wire   [63:0] ddr_read_req_3_addr_13_fu_1209_p3;
wire   [0:0] sel_tmp5_fu_1230_p2;
wire   [63:0] ddr_read_req_3_addr_14_fu_1222_p3;
wire   [63:0] ddr_read_req_3_addr_16_fu_1243_p3;
wire   [63:0] ddr_read_req_3_addr_17_fu_1251_p3;
wire   [63:0] ddr_read_req_3_addr_19_fu_1267_p3;
wire   [7:0] ddr_read_req_3_num_11_fu_1148_p3;
wire   [7:0] ddr_read_req_0_num_2_cast_fu_1291_p1;
wire   [7:0] ddr_read_req_3_num_19_fu_1294_p3;
wire   [7:0] ddr_read_req_3_num_20_fu_1302_p3;
wire   [7:0] ddr_read_req_3_num_14_fu_1172_p3;
wire   [7:0] ddr_read_req_3_num_22_fu_1318_p3;
wire   [7:0] ddr_read_req_3_num_23_fu_1326_p3;
wire   [7:0] ddr_read_req_3_num_16_fu_1188_p3;
wire   [7:0] ddr_read_req_3_num_25_fu_1342_p3;
wire   [7:0] ddr_read_req_3_num_17_fu_1196_p3;
wire   [0:0] or_cond_fu_1406_p2;
wire   [7:0] newSel_fu_1412_p3;
wire   [7:0] newSel2_fu_1427_p3;
wire   [7:0] ddr_read_req_3_num_3_fu_1442_p3;
wire   [0:0] notrhs_fu_1516_p2;
wire   [0:0] notlhs_fu_1510_p2;
wire   [0:0] or_cond_not_fu_1522_p2;
wire   [0:0] has_read_req_0_not_fu_1528_p2;
wire   [0:0] notrhs1_fu_1546_p2;
wire   [0:0] notlhs1_fu_1540_p2;
wire   [0:0] or_cond286_not_fu_1552_p2;
wire   [0:0] notrhs2_fu_1570_p2;
wire   [0:0] notlhs2_fu_1564_p2;
wire   [0:0] or_cond289_not_fu_1576_p2;
wire   [0:0] notrhs3_fu_1594_p2;
wire   [0:0] notlhs3_fu_1588_p2;
wire   [0:0] or_cond292_not_fu_1600_p2;
wire   [61:0] ddr_write_apply_0_addr_fu_1627_p3;
wire   [33:0] ddr_write_apply_0_addr_1_fu_1642_p3;
wire   [0:0] sel_tmp6_fu_1653_p2;
wire   [63:0] ddr_write_apply_0_addr_cast_fu_1633_p1;
wire   [0:0] sel_tmp7_fu_1666_p2;
wire   [63:0] ddr_write_apply_3_addr_fu_1658_p3;
wire   [0:0] sel_tmp8_fu_1679_p2;
wire   [63:0] ddr_write_apply_3_addr_1_fu_1671_p3;
wire   [63:0] ddr_write_apply_3_addr_3_fu_1692_p3;
wire   [63:0] ddr_write_apply_3_addr_4_fu_1700_p3;
wire   [63:0] ddr_write_apply_3_addr_7_fu_1716_p3;
wire   [12:0] tmp_19_cast_fu_1624_p1;
wire   [12:0] tmp_12_fu_1752_p2;
wire   [6:0] tmp_13_fu_1758_p4;
wire   [7:0] ddr_write_apply_0_num_fu_1768_p1;
wire   [7:0] ddr_write_apply_3_num_8_fu_1772_p3;
wire   [7:0] ddr_write_apply_3_num_9_fu_1780_p3;
wire   [7:0] ddr_write_apply_3_num_12_fu_1796_p3;
wire   [7:0] ddr_write_apply_3_num_13_fu_1804_p3;
wire   [7:0] ddr_write_apply_3_num_15_fu_1820_p3;
wire   [0:0] sel_tmp9_fu_1844_p2;
wire   [63:0] ddr_write_apply_0_addr_1_cast_fu_1649_p1;
wire   [0:0] sel_tmp10_fu_1857_p2;
wire   [63:0] ddr_write_apply_3_addr_13_fu_1849_p3;
wire   [0:0] sel_tmp11_fu_1870_p2;
wire   [63:0] ddr_write_apply_3_addr_14_fu_1862_p3;
wire   [63:0] ddr_write_apply_3_addr_16_fu_1883_p3;
wire   [63:0] ddr_write_apply_3_addr_17_fu_1891_p3;
wire   [63:0] ddr_write_apply_3_addr_19_fu_1907_p3;
wire   [7:0] ddr_write_apply_3_num_11_fu_1788_p3;
wire   [7:0] ddr_write_apply_0_num_2_cast_fu_1931_p1;
wire   [7:0] ddr_write_apply_3_num_19_fu_1934_p3;
wire   [7:0] ddr_write_apply_3_num_20_fu_1942_p3;
wire   [7:0] ddr_write_apply_3_num_14_fu_1812_p3;
wire   [7:0] ddr_write_apply_3_num_22_fu_1958_p3;
wire   [7:0] ddr_write_apply_3_num_23_fu_1966_p3;
wire   [7:0] ddr_write_apply_3_num_16_fu_1828_p3;
wire   [7:0] ddr_write_apply_3_num_25_fu_1982_p3;
wire   [7:0] ddr_write_apply_3_num_17_fu_1836_p3;
wire   [0:0] or_cond2_fu_2051_p2;
wire   [7:0] newSel4_fu_2057_p3;
wire   [7:0] newSel6_fu_2072_p3;
wire   [7:0] ddr_write_apply_3_num_3_fu_2087_p3;
wire   [0:0] notrhs4_fu_2161_p2;
wire   [0:0] notlhs4_fu_2155_p2;
wire   [0:0] or_cond295_not_fu_2167_p2;
wire   [0:0] has_write_req_0_not_fu_2173_p2;
wire   [0:0] notrhs5_fu_2191_p2;
wire   [0:0] notlhs5_fu_2185_p2;
wire   [0:0] or_cond297_not_fu_2197_p2;
wire   [0:0] notrhs6_fu_2215_p2;
wire   [0:0] notlhs6_fu_2209_p2;
wire   [0:0] or_cond300_not_fu_2221_p2;
wire   [0:0] notrhs7_fu_2239_p2;
wire   [0:0] notlhs7_fu_2233_p2;
wire   [0:0] or_cond303_not_fu_2245_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_370;
reg    ap_condition_1445;
reg    ap_condition_487;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_370)) begin
        if ((empty_n_4_fu_707_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_has_read_req1_reg_679 <= empty_n_nbread_fu_554_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_read_req1_reg_679 <= ap_phi_reg_pp0_iter0_has_read_req1_reg_679;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_370)) begin
        if ((empty_n_5_fu_723_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_has_write_req1_reg_693 <= empty_n_1_nbread_fu_562_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_write_req1_reg_693 <= ap_phi_reg_pp0_iter0_has_write_req1_reg_693;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_815_p2 == 1'd1) & (empty_n_4_reg_2475 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_4_reg_2475 == 1'd1) & (tmp_s_fu_815_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_has_read_req1_reg_679 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_has_read_req1_reg_679 <= ap_phi_reg_pp0_iter1_has_read_req1_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_11_fu_932_p2 == 1'd1) & (empty_n_5_reg_2503 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_5_reg_2503 == 1'd1) & (tmp_11_fu_932_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_has_write_req1_reg_693 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_has_write_req1_reg_693 <= ap_phi_reg_pp0_iter1_has_write_req1_reg_693;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op219_write_state4 == 1'b1)) begin
            ddr_read_req_3_addr_6_fu_510 <= ddr_read_req_3_addr_8_fu_1084_p3;
        end else if ((ap_predicate_op202_write_state4 == 1'b1)) begin
            ddr_read_req_3_addr_6_fu_510 <= ddr_read_req_3_addr_20_fu_1275_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op219_write_state4 == 1'b1)) begin
            ddr_read_req_3_addr_9_fu_506 <= ddr_read_req_3_addr_11_fu_1092_p3;
        end else if ((ap_predicate_op202_write_state4 == 1'b1)) begin
            ddr_read_req_3_addr_9_fu_506 <= ddr_read_req_3_addr_21_fu_1283_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op219_write_state4 == 1'b1)) begin
            ddr_read_req_3_num_2_fu_494 <= ddr_read_req_3_num_4_fu_1449_p3;
        end else if ((ap_predicate_op202_write_state4 == 1'b1)) begin
            ddr_read_req_3_num_2_fu_494 <= ddr_read_req_3_num_26_fu_1350_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op219_write_state4 == 1'b1)) begin
            ddr_read_req_3_num_5_fu_490 <= ddr_read_req_3_num_6_fu_1457_p3;
        end else if ((ap_predicate_op202_write_state4 == 1'b1)) begin
            ddr_read_req_3_num_5_fu_490 <= ddr_read_req_3_num_27_fu_1358_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op330_write_state4 == 1'b1)) begin
            ddr_write_apply_3_addr_6_fu_542 <= ddr_write_apply_3_addr_8_fu_1724_p3;
        end else if ((ap_predicate_op313_write_state4 == 1'b1)) begin
            ddr_write_apply_3_addr_6_fu_542 <= ddr_write_apply_3_addr_20_fu_1915_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op330_write_state4 == 1'b1)) begin
            ddr_write_apply_3_addr_9_fu_538 <= ddr_write_apply_3_addr_11_fu_1732_p3;
        end else if ((ap_predicate_op313_write_state4 == 1'b1)) begin
            ddr_write_apply_3_addr_9_fu_538 <= ddr_write_apply_3_addr_21_fu_1923_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op330_write_state4 == 1'b1)) begin
            ddr_write_apply_3_num_2_fu_526 <= ddr_write_apply_3_num_4_fu_2094_p3;
        end else if ((ap_predicate_op313_write_state4 == 1'b1)) begin
            ddr_write_apply_3_num_2_fu_526 <= ddr_write_apply_3_num_26_fu_1990_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op330_write_state4 == 1'b1)) begin
            ddr_write_apply_3_num_5_fu_522 <= ddr_write_apply_3_num_6_fu_2102_p3;
        end else if ((ap_predicate_op313_write_state4 == 1'b1)) begin
            ddr_write_apply_3_num_5_fu_522 <= ddr_write_apply_3_num_27_fu_1998_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op219_write_state4 == 1'b1)) begin
            tmp_addr_1_fu_518 <= ddr_read_req_3_addr_2_fu_1044_p3;
        end else if ((ap_predicate_op202_write_state4 == 1'b1)) begin
            tmp_addr_1_fu_518 <= ddr_read_req_3_addr_15_fu_1235_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op330_write_state4 == 1'b1)) begin
            tmp_addr_2_fu_546 <= ddr_write_apply_3_addr_5_fu_1708_p3;
        end else if ((ap_predicate_op313_write_state4 == 1'b1)) begin
            tmp_addr_2_fu_546 <= ddr_write_apply_3_addr_18_fu_1899_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op330_write_state4 == 1'b1)) begin
            tmp_addr_3_fu_550 <= ddr_write_apply_3_addr_2_fu_1684_p3;
        end else if ((ap_predicate_op313_write_state4 == 1'b1)) begin
            tmp_addr_3_fu_550 <= ddr_write_apply_3_addr_15_fu_1875_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op219_write_state4 == 1'b1)) begin
            tmp_addr_fu_514 <= ddr_read_req_3_addr_5_fu_1068_p3;
        end else if ((ap_predicate_op202_write_state4 == 1'b1)) begin
            tmp_addr_fu_514 <= ddr_read_req_3_addr_18_fu_1259_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1445)) begin
        if ((tmp_s_fu_815_p2 == 1'd1)) begin
                        tmp_bank_id_2_fu_482[1 : 0] <= tmp_bank_id_7_fu_748_p1[1 : 0];
        end else if ((tmp_s_fu_815_p2 == 1'd0)) begin
                        tmp_bank_id_2_fu_482[1 : 0] <= tmp_end_bank_id_2_fu_801_p1[1 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_487)) begin
        if ((tmp_11_fu_932_p2 == 1'd1)) begin
                        tmp_bank_id_fu_474[1 : 0] <= tmp_bank_id_11_fu_865_p1[1 : 0];
        end else if ((tmp_11_fu_932_p2 == 1'd0)) begin
                        tmp_bank_id_fu_474[1 : 0] <= tmp_end_bank_id_6_fu_918_p1[1 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op219_write_state4 == 1'b1)) begin
            tmp_num_1_fu_502 <= ddr_read_req_3_num_fu_1419_p3;
        end else if ((ap_predicate_op202_write_state4 == 1'b1)) begin
            tmp_num_1_fu_502 <= ddr_read_req_3_num_21_fu_1310_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op330_write_state4 == 1'b1)) begin
            tmp_num_2_fu_530 <= ddr_write_apply_3_num_1_fu_2079_p3;
        end else if ((ap_predicate_op313_write_state4 == 1'b1)) begin
            tmp_num_2_fu_530 <= ddr_write_apply_3_num_24_fu_1974_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op330_write_state4 == 1'b1)) begin
            tmp_num_3_fu_534 <= ddr_write_apply_3_num_fu_2064_p3;
        end else if ((ap_predicate_op313_write_state4 == 1'b1)) begin
            tmp_num_3_fu_534 <= ddr_write_apply_3_num_21_fu_1950_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op219_write_state4 == 1'b1)) begin
            tmp_num_fu_498 <= ddr_read_req_3_num_1_fu_1434_p3;
        end else if ((ap_predicate_op202_write_state4 == 1'b1)) begin
            tmp_num_fu_498 <= ddr_read_req_3_num_24_fu_1334_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_empty_n_4_reg_2475 <= empty_n_4_reg_2475;
        ap_reg_pp0_iter1_empty_n_5_reg_2503 <= empty_n_5_reg_2503;
        ap_reg_pp0_iter1_tmp_14_reg_2525 <= tmp_14_reg_2525;
        ap_reg_pp0_iter1_tmp_8_reg_2497 <= tmp_8_reg_2497;
        ap_reg_pp0_iter1_tmp_num_6_reg_2480 <= tmp_num_6_reg_2480;
        ap_reg_pp0_iter1_tmp_num_7_reg_2508 <= tmp_num_7_reg_2508;
        empty_n_4_reg_2475 <= empty_n_nbread_fu_554_p3_0;
        empty_n_5_reg_2503 <= empty_n_1_nbread_fu_562_p3_0;
        read_bank_id_reg_2531 <= {{tmp_addr_6_reg_2490[13:12]}};
        read_end_bank_id_reg_2549 <= {{end_addr_V_fu_785_p2[13:12]}};
        tmp_14_reg_2525 <= tmp_14_fu_735_p1;
        tmp_1_reg_2544 <= {{tmp_addr_6_reg_2490[63:14]}};
        tmp_2_reg_2561 <= {{end_addr_V_fu_785_p2[35:14]}};
        tmp_8_reg_2497 <= tmp_8_fu_719_p1;
        tmp_addr_6_reg_2490 <= after_delay_unified_dram_read_req_V_addr_dout;
        tmp_addr_7_reg_2518 <= after_throttle_unified_dram_write_req_apply_V_addr_dout;
        tmp_bank_id_7_reg_2538[1 : 0] <= tmp_bank_id_7_fu_748_p1[1 : 0];
        tmp_end_bank_id_2_reg_2556[1 : 0] <= tmp_end_bank_id_2_fu_801_p1[1 : 0];
        tmp_num_6_reg_2480 <= after_delay_unified_dram_read_req_V_num_dout;
        tmp_num_7_reg_2508 <= after_throttle_unified_dram_write_req_apply_V_num_dout;
        tmp_s_reg_2566 <= tmp_s_fu_815_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        brmerge1_reg_2623 <= brmerge1_fu_1558_p2;
        brmerge2_reg_2627 <= brmerge2_fu_1582_p2;
        brmerge3_reg_2631 <= brmerge3_fu_1606_p2;
        brmerge4_reg_2635 <= brmerge4_fu_2179_p2;
        brmerge5_reg_2639 <= brmerge5_fu_2203_p2;
        brmerge6_reg_2643 <= brmerge6_fu_2227_p2;
        brmerge7_reg_2647 <= brmerge7_fu_2251_p2;
        brmerge_reg_2619 <= brmerge_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_4_reg_2475 == 1'd1) & (tmp_s_fu_815_p2 == 1'd0))) begin
        ddr_read_req_0_num_1_reg_2570 <= {{r_V_fu_830_p2[11:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_5_reg_2503 == 1'd1) & (tmp_11_fu_932_p2 == 1'd0))) begin
        ddr_write_apply_0_num_1_reg_2614 <= {{r_V_1_fu_947_p2[11:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_5_reg_2503 == 1'd1))) begin
        tmp_10_reg_2605 <= {{end_addr_V_1_fu_902_p2[35:14]}};
        tmp_11_reg_2610 <= tmp_11_fu_932_p2;
        tmp_5_reg_2588 <= {{tmp_addr_7_reg_2518[63:14]}};
        tmp_bank_id_11_reg_2582[1 : 0] <= tmp_bank_id_11_fu_865_p1[1 : 0];
        tmp_end_bank_id_6_reg_2600[1 : 0] <= tmp_end_bank_id_6_fu_918_p1[1 : 0];
        write_bank_id_reg_2575 <= {{tmp_addr_7_reg_2518[13:12]}};
        write_end_bank_id_reg_2593 <= {{end_addr_V_1_fu_902_p2[13:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_5_reg_2503 == 1'd1))) begin
        tmp_bank_id_1_fu_478[1 : 0] <= tmp_bank_id_11_fu_865_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_bank_id_3_fu_486[1 : 0] <= tmp_bank_id_7_fu_748_p1[1 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((after_delay_unified_dram_read_req_V_num_empty_n & after_delay_unified_dram_read_req_V_addr_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        after_delay_unified_dram_read_req_V_num0_update = 1'b1;
    end else begin
        after_delay_unified_dram_read_req_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((after_throttle_unified_dram_write_req_apply_V_num_empty_n & after_throttle_unified_dram_write_req_apply_V_addr_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        after_throttle_unified_dram_write_req_apply_V_num0_update = 1'b1;
    end else begin
        after_throttle_unified_dram_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge_reg_2619 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramA_read_req_V_addr_blk_n = dramA_read_req_V_addr_full_n;
    end else begin
        dramA_read_req_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge_reg_2619 == 1'd0))) begin
        dramA_read_req_V_num1_update = 1'b1;
    end else begin
        dramA_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge_reg_2619 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramA_read_req_V_num_blk_n = dramA_read_req_V_num_full_n;
    end else begin
        dramA_read_req_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge4_reg_2635 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramA_write_req_apply_V_addr_blk_n = dramA_write_req_apply_V_addr_full_n;
    end else begin
        dramA_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge4_reg_2635 == 1'd0))) begin
        dramA_write_req_apply_V_num1_update = 1'b1;
    end else begin
        dramA_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge4_reg_2635 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramA_write_req_apply_V_num_blk_n = dramA_write_req_apply_V_num_full_n;
    end else begin
        dramA_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge1_reg_2623 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramB_read_req_V_addr_blk_n = dramB_read_req_V_addr_full_n;
    end else begin
        dramB_read_req_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge1_reg_2623 == 1'd0))) begin
        dramB_read_req_V_num1_update = 1'b1;
    end else begin
        dramB_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge1_reg_2623 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramB_read_req_V_num_blk_n = dramB_read_req_V_num_full_n;
    end else begin
        dramB_read_req_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge5_reg_2639 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramB_write_req_apply_V_addr_blk_n = dramB_write_req_apply_V_addr_full_n;
    end else begin
        dramB_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge5_reg_2639 == 1'd0))) begin
        dramB_write_req_apply_V_num1_update = 1'b1;
    end else begin
        dramB_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge5_reg_2639 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramB_write_req_apply_V_num_blk_n = dramB_write_req_apply_V_num_full_n;
    end else begin
        dramB_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge2_reg_2627 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramC_read_req_V_addr_blk_n = dramC_read_req_V_addr_full_n;
    end else begin
        dramC_read_req_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge2_reg_2627 == 1'd0))) begin
        dramC_read_req_V_num1_update = 1'b1;
    end else begin
        dramC_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge2_reg_2627 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramC_read_req_V_num_blk_n = dramC_read_req_V_num_full_n;
    end else begin
        dramC_read_req_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge6_reg_2643 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramC_write_req_apply_V_addr_blk_n = dramC_write_req_apply_V_addr_full_n;
    end else begin
        dramC_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge6_reg_2643 == 1'd0))) begin
        dramC_write_req_apply_V_num1_update = 1'b1;
    end else begin
        dramC_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge6_reg_2643 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramC_write_req_apply_V_num_blk_n = dramC_write_req_apply_V_num_full_n;
    end else begin
        dramC_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge3_reg_2631 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramD_read_req_V_addr_blk_n = dramD_read_req_V_addr_full_n;
    end else begin
        dramD_read_req_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge3_reg_2631 == 1'd0))) begin
        dramD_read_req_V_num1_update = 1'b1;
    end else begin
        dramD_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge3_reg_2631 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramD_read_req_V_num_blk_n = dramD_read_req_V_num_full_n;
    end else begin
        dramD_read_req_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge7_reg_2647 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramD_write_req_apply_V_addr_blk_n = dramD_write_req_apply_V_addr_full_n;
    end else begin
        dramD_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge7_reg_2647 == 1'd0))) begin
        dramD_write_req_apply_V_num1_update = 1'b1;
    end else begin
        dramD_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (brmerge7_reg_2647 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        dramD_write_req_apply_V_num_blk_n = dramD_write_req_apply_V_num_full_n;
    end else begin
        dramD_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op219_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op202_write_state4 == 1'b1)))) begin
        unified_dram_dispatcher_read_context_V_bank_id1_update = 1'b1;
    end else begin
        unified_dram_dispatcher_read_context_V_bank_id1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_empty_n_4_reg_2475 == 1'd1) & (tmp_s_reg_2566 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_s_reg_2566 == 1'd1) & (ap_reg_pp0_iter1_empty_n_4_reg_2475 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        unified_dram_dispatcher_read_context_V_bank_id_blk_n = unified_dram_dispatcher_read_context_V_bank_id_full_n;
    end else begin
        unified_dram_dispatcher_read_context_V_bank_id_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_empty_n_4_reg_2475 == 1'd1) & (tmp_s_reg_2566 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_s_reg_2566 == 1'd1) & (ap_reg_pp0_iter1_empty_n_4_reg_2475 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        unified_dram_dispatcher_read_context_V_cmd_num_blk_n = unified_dram_dispatcher_read_context_V_cmd_num_full_n;
    end else begin
        unified_dram_dispatcher_read_context_V_cmd_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_empty_n_4_reg_2475 == 1'd1) & (tmp_s_reg_2566 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_s_reg_2566 == 1'd1) & (ap_reg_pp0_iter1_empty_n_4_reg_2475 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        unified_dram_dispatcher_read_context_V_end_bank_id_blk_n = unified_dram_dispatcher_read_context_V_end_bank_id_full_n;
    end else begin
        unified_dram_dispatcher_read_context_V_end_bank_id_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op219_write_state4 == 1'b1)) begin
            unified_dram_dispatcher_read_context_V_end_bank_id_din = tmp_bank_id_7_reg_2538;
        end else if ((ap_predicate_op202_write_state4 == 1'b1)) begin
            unified_dram_dispatcher_read_context_V_end_bank_id_din = tmp_end_bank_id_2_reg_2556;
        end else begin
            unified_dram_dispatcher_read_context_V_end_bank_id_din = 'bx;
        end
    end else begin
        unified_dram_dispatcher_read_context_V_end_bank_id_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op330_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op313_write_state4 == 1'b1)))) begin
        unified_dram_dispatcher_write_context_V_bank_id1_update = 1'b1;
    end else begin
        unified_dram_dispatcher_write_context_V_bank_id1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_empty_n_5_reg_2503 == 1'd1) & (tmp_11_reg_2610 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_11_reg_2610 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_2503 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        unified_dram_dispatcher_write_context_V_bank_id_blk_n = unified_dram_dispatcher_write_context_V_bank_id_full_n;
    end else begin
        unified_dram_dispatcher_write_context_V_bank_id_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_empty_n_5_reg_2503 == 1'd1) & (tmp_11_reg_2610 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_11_reg_2610 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_2503 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        unified_dram_dispatcher_write_context_V_before_boundry_num_blk_n = unified_dram_dispatcher_write_context_V_before_boundry_num_full_n;
    end else begin
        unified_dram_dispatcher_write_context_V_before_boundry_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op330_write_state4 == 1'b1)) begin
            unified_dram_dispatcher_write_context_V_before_boundry_num_din = before_boundry_len_fu_1637_p1;
        end else if ((ap_predicate_op313_write_state4 == 1'b1)) begin
            unified_dram_dispatcher_write_context_V_before_boundry_num_din = tmp_before_boundry_num_fu_2006_p1;
        end else begin
            unified_dram_dispatcher_write_context_V_before_boundry_num_din = 'bx;
        end
    end else begin
        unified_dram_dispatcher_write_context_V_before_boundry_num_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_empty_n_5_reg_2503 == 1'd1) & (tmp_11_reg_2610 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_11_reg_2610 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_2503 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        unified_dram_dispatcher_write_context_V_cmd_num_blk_n = unified_dram_dispatcher_write_context_V_cmd_num_full_n;
    end else begin
        unified_dram_dispatcher_write_context_V_cmd_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_empty_n_5_reg_2503 == 1'd1) & (tmp_11_reg_2610 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_11_reg_2610 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_2503 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        unified_dram_dispatcher_write_context_V_end_bank_id_blk_n = unified_dram_dispatcher_write_context_V_end_bank_id_full_n;
    end else begin
        unified_dram_dispatcher_write_context_V_end_bank_id_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op330_write_state4 == 1'b1)) begin
            unified_dram_dispatcher_write_context_V_end_bank_id_din = tmp_bank_id_11_reg_2582;
        end else if ((ap_predicate_op313_write_state4 == 1'b1)) begin
            unified_dram_dispatcher_write_context_V_end_bank_id_din = tmp_end_bank_id_6_reg_2600;
        end else begin
            unified_dram_dispatcher_write_context_V_end_bank_id_din = 'bx;
        end
    end else begin
        unified_dram_dispatcher_write_context_V_end_bank_id_din = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign after_delay_unified_dram_read_req_V_addr_read = after_delay_unified_dram_read_req_V_num0_update;

assign after_delay_unified_dram_read_req_V_num_read = after_delay_unified_dram_read_req_V_num0_update;

assign after_throttle_unified_dram_write_req_apply_V_addr_read = after_throttle_unified_dram_write_req_apply_V_num0_update;

assign after_throttle_unified_dram_write_req_apply_V_num_read = after_throttle_unified_dram_write_req_apply_V_num0_update;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((unified_dram_dispatcher_write_context_V_bank_id1_status == 1'b0) & (ap_predicate_op330_write_state4 == 1'b1)) | ((unified_dram_dispatcher_write_context_V_bank_id1_status == 1'b0) & (ap_predicate_op313_write_state4 == 1'b1)) | ((unified_dram_dispatcher_read_context_V_bank_id1_status == 1'b0) & (ap_predicate_op219_write_state4 == 1'b1)) | ((unified_dram_dispatcher_read_context_V_bank_id1_status == 1'b0) & (ap_predicate_op202_write_state4 == 1'b1)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((dramD_write_req_apply_V_num1_status == 1'b0) & (brmerge7_reg_2647 == 1'd0)) | ((dramD_read_req_V_num1_status == 1'b0) & (brmerge3_reg_2631 == 1'd0)) | ((dramC_write_req_apply_V_num1_status == 1'b0) & (brmerge6_reg_2643 == 1'd0)) | ((dramC_read_req_V_num1_status == 1'b0) & (brmerge2_reg_2627 == 1'd0)) | ((dramB_write_req_apply_V_num1_status == 1'b0) & (brmerge5_reg_2639 == 1'd0)) | ((dramB_read_req_V_num1_status == 1'b0) & (brmerge1_reg_2623 == 1'd0)) | ((dramA_write_req_apply_V_num1_status == 1'b0) & (brmerge4_reg_2635 == 1'd0)) | ((dramA_read_req_V_num1_status == 1'b0) & (brmerge_reg_2619 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((unified_dram_dispatcher_write_context_V_bank_id1_status == 1'b0) & (ap_predicate_op330_write_state4 == 1'b1)) | ((unified_dram_dispatcher_write_context_V_bank_id1_status == 1'b0) & (ap_predicate_op313_write_state4 == 1'b1)) | ((unified_dram_dispatcher_read_context_V_bank_id1_status == 1'b0) & (ap_predicate_op219_write_state4 == 1'b1)) | ((unified_dram_dispatcher_read_context_V_bank_id1_status == 1'b0) & (ap_predicate_op202_write_state4 == 1'b1)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((dramD_write_req_apply_V_num1_status == 1'b0) & (brmerge7_reg_2647 == 1'd0)) | ((dramD_read_req_V_num1_status == 1'b0) & (brmerge3_reg_2631 == 1'd0)) | ((dramC_write_req_apply_V_num1_status == 1'b0) & (brmerge6_reg_2643 == 1'd0)) | ((dramC_read_req_V_num1_status == 1'b0) & (brmerge2_reg_2627 == 1'd0)) | ((dramB_write_req_apply_V_num1_status == 1'b0) & (brmerge5_reg_2639 == 1'd0)) | ((dramB_read_req_V_num1_status == 1'b0) & (brmerge1_reg_2623 == 1'd0)) | ((dramA_write_req_apply_V_num1_status == 1'b0) & (brmerge4_reg_2635 == 1'd0)) | ((dramA_read_req_V_num1_status == 1'b0) & (brmerge_reg_2619 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((unified_dram_dispatcher_write_context_V_bank_id1_status == 1'b0) & (ap_predicate_op330_write_state4 == 1'b1)) | ((unified_dram_dispatcher_write_context_V_bank_id1_status == 1'b0) & (ap_predicate_op313_write_state4 == 1'b1)) | ((unified_dram_dispatcher_read_context_V_bank_id1_status == 1'b0) & (ap_predicate_op219_write_state4 == 1'b1)) | ((unified_dram_dispatcher_read_context_V_bank_id1_status == 1'b0) & (ap_predicate_op202_write_state4 == 1'b1)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((dramD_write_req_apply_V_num1_status == 1'b0) & (brmerge7_reg_2647 == 1'd0)) | ((dramD_read_req_V_num1_status == 1'b0) & (brmerge3_reg_2631 == 1'd0)) | ((dramC_write_req_apply_V_num1_status == 1'b0) & (brmerge6_reg_2643 == 1'd0)) | ((dramC_read_req_V_num1_status == 1'b0) & (brmerge2_reg_2627 == 1'd0)) | ((dramB_write_req_apply_V_num1_status == 1'b0) & (brmerge5_reg_2639 == 1'd0)) | ((dramB_read_req_V_num1_status == 1'b0) & (brmerge1_reg_2623 == 1'd0)) | ((dramA_write_req_apply_V_num1_status == 1'b0) & (brmerge4_reg_2635 == 1'd0)) | ((dramA_read_req_V_num1_status == 1'b0) & (brmerge_reg_2619 == 1'd0)))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((unified_dram_dispatcher_write_context_V_bank_id1_status == 1'b0) & (ap_predicate_op330_write_state4 == 1'b1)) | ((unified_dram_dispatcher_write_context_V_bank_id1_status == 1'b0) & (ap_predicate_op313_write_state4 == 1'b1)) | ((unified_dram_dispatcher_read_context_V_bank_id1_status == 1'b0) & (ap_predicate_op219_write_state4 == 1'b1)) | ((unified_dram_dispatcher_read_context_V_bank_id1_status == 1'b0) & (ap_predicate_op202_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = (((dramD_write_req_apply_V_num1_status == 1'b0) & (brmerge7_reg_2647 == 1'd0)) | ((dramD_read_req_V_num1_status == 1'b0) & (brmerge3_reg_2631 == 1'd0)) | ((dramC_write_req_apply_V_num1_status == 1'b0) & (brmerge6_reg_2643 == 1'd0)) | ((dramC_read_req_V_num1_status == 1'b0) & (brmerge2_reg_2627 == 1'd0)) | ((dramB_write_req_apply_V_num1_status == 1'b0) & (brmerge5_reg_2639 == 1'd0)) | ((dramB_read_req_V_num1_status == 1'b0) & (brmerge1_reg_2623 == 1'd0)) | ((dramA_write_req_apply_V_num1_status == 1'b0) & (brmerge4_reg_2635 == 1'd0)) | ((dramA_read_req_V_num1_status == 1'b0) & (brmerge_reg_2619 == 1'd0)));
end

always @ (*) begin
    ap_condition_1445 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_4_reg_2475 == 1'd1));
end

always @ (*) begin
    ap_condition_370 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_487 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_5_reg_2503 == 1'd1));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_has_read_req1_reg_679 = 'bx;

assign ap_phi_reg_pp0_iter0_has_write_req1_reg_693 = 'bx;

always @ (*) begin
    ap_predicate_op202_write_state4 = ((ap_reg_pp0_iter1_empty_n_4_reg_2475 == 1'd1) & (tmp_s_reg_2566 == 1'd0));
end

always @ (*) begin
    ap_predicate_op219_write_state4 = ((tmp_s_reg_2566 == 1'd1) & (ap_reg_pp0_iter1_empty_n_4_reg_2475 == 1'd1));
end

always @ (*) begin
    ap_predicate_op313_write_state4 = ((ap_reg_pp0_iter1_empty_n_5_reg_2503 == 1'd1) & (tmp_11_reg_2610 == 1'd0));
end

always @ (*) begin
    ap_predicate_op330_write_state4 = ((tmp_11_reg_2610 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_2503 == 1'd1));
end

assign ap_ready = 1'b0;

assign before_boundry_len_fu_1637_p1 = ap_reg_pp0_iter1_tmp_num_7_reg_2508;

assign brmerge1_fu_1558_p2 = (or_cond286_not_fu_1552_p2 | has_read_req_0_not_fu_1528_p2);

assign brmerge2_fu_1582_p2 = (or_cond289_not_fu_1576_p2 | has_read_req_0_not_fu_1528_p2);

assign brmerge3_fu_1606_p2 = (or_cond292_not_fu_1600_p2 | has_read_req_0_not_fu_1528_p2);

assign brmerge4_fu_2179_p2 = (or_cond295_not_fu_2167_p2 | has_write_req_0_not_fu_2173_p2);

assign brmerge5_fu_2203_p2 = (or_cond297_not_fu_2197_p2 | has_write_req_0_not_fu_2173_p2);

assign brmerge6_fu_2227_p2 = (or_cond300_not_fu_2221_p2 | has_write_req_0_not_fu_2173_p2);

assign brmerge7_fu_2251_p2 = (or_cond303_not_fu_2245_p2 | has_write_req_0_not_fu_2173_p2);

assign brmerge_fu_1534_p2 = (or_cond_not_fu_1522_p2 | has_read_req_0_not_fu_1528_p2);

assign ddr_read_req_0_addr_1_cast_fu_1009_p1 = ddr_read_req_0_addr_1_fu_1002_p3;

assign ddr_read_req_0_addr_1_fu_1002_p3 = {{tmp_2_reg_2561}, {12'd0}};

assign ddr_read_req_0_addr_cast_fu_994_p1 = ddr_read_req_0_addr_fu_988_p3;

assign ddr_read_req_0_addr_fu_988_p3 = {{tmp_1_reg_2544}, {ap_reg_pp0_iter1_tmp_8_reg_2497}};

assign ddr_read_req_0_num_2_cast_fu_1291_p1 = ddr_read_req_0_num_1_reg_2570;

assign ddr_read_req_0_num_fu_1128_p1 = tmp_4_fu_1118_p4;

assign ddr_read_req_3_addr_11_fu_1092_p3 = ((sel_tmp4_fu_1039_p2[0:0] === 1'b1) ? ddr_read_req_0_addr_cast_fu_994_p1 : ddr_read_req_3_addr_9_fu_506);

assign ddr_read_req_3_addr_13_fu_1209_p3 = ((sel_tmp1_fu_1204_p2[0:0] === 1'b1) ? ddr_read_req_3_addr_2_fu_1044_p3 : ddr_read_req_0_addr_1_cast_fu_1009_p1);

assign ddr_read_req_3_addr_14_fu_1222_p3 = ((sel_tmp3_fu_1217_p2[0:0] === 1'b1) ? ddr_read_req_3_addr_2_fu_1044_p3 : ddr_read_req_3_addr_13_fu_1209_p3);

assign ddr_read_req_3_addr_15_fu_1235_p3 = ((sel_tmp5_fu_1230_p2[0:0] === 1'b1) ? ddr_read_req_3_addr_2_fu_1044_p3 : ddr_read_req_3_addr_14_fu_1222_p3);

assign ddr_read_req_3_addr_16_fu_1243_p3 = ((sel_tmp1_fu_1204_p2[0:0] === 1'b1) ? ddr_read_req_0_addr_1_cast_fu_1009_p1 : ddr_read_req_3_addr_5_fu_1068_p3);

assign ddr_read_req_3_addr_17_fu_1251_p3 = ((sel_tmp3_fu_1217_p2[0:0] === 1'b1) ? ddr_read_req_3_addr_5_fu_1068_p3 : ddr_read_req_3_addr_16_fu_1243_p3);

assign ddr_read_req_3_addr_18_fu_1259_p3 = ((sel_tmp5_fu_1230_p2[0:0] === 1'b1) ? ddr_read_req_3_addr_5_fu_1068_p3 : ddr_read_req_3_addr_17_fu_1251_p3);

assign ddr_read_req_3_addr_19_fu_1267_p3 = ((sel_tmp3_fu_1217_p2[0:0] === 1'b1) ? ddr_read_req_0_addr_1_cast_fu_1009_p1 : ddr_read_req_3_addr_8_fu_1084_p3);

assign ddr_read_req_3_addr_1_fu_1031_p3 = ((sel_tmp2_fu_1026_p2[0:0] === 1'b1) ? tmp_addr_1_fu_518 : ddr_read_req_3_addr_fu_1018_p3);

assign ddr_read_req_3_addr_20_fu_1275_p3 = ((sel_tmp5_fu_1230_p2[0:0] === 1'b1) ? ddr_read_req_3_addr_8_fu_1084_p3 : ddr_read_req_3_addr_19_fu_1267_p3);

assign ddr_read_req_3_addr_21_fu_1283_p3 = ((sel_tmp5_fu_1230_p2[0:0] === 1'b1) ? ddr_read_req_0_addr_1_cast_fu_1009_p1 : ddr_read_req_3_addr_11_fu_1092_p3);

assign ddr_read_req_3_addr_2_fu_1044_p3 = ((sel_tmp4_fu_1039_p2[0:0] === 1'b1) ? tmp_addr_1_fu_518 : ddr_read_req_3_addr_1_fu_1031_p3);

assign ddr_read_req_3_addr_3_fu_1052_p3 = ((sel_tmp_fu_1013_p2[0:0] === 1'b1) ? ddr_read_req_0_addr_cast_fu_994_p1 : tmp_addr_fu_514);

assign ddr_read_req_3_addr_4_fu_1060_p3 = ((sel_tmp2_fu_1026_p2[0:0] === 1'b1) ? tmp_addr_fu_514 : ddr_read_req_3_addr_3_fu_1052_p3);

assign ddr_read_req_3_addr_5_fu_1068_p3 = ((sel_tmp4_fu_1039_p2[0:0] === 1'b1) ? tmp_addr_fu_514 : ddr_read_req_3_addr_4_fu_1060_p3);

assign ddr_read_req_3_addr_7_fu_1076_p3 = ((sel_tmp2_fu_1026_p2[0:0] === 1'b1) ? ddr_read_req_0_addr_cast_fu_994_p1 : ddr_read_req_3_addr_6_fu_510);

assign ddr_read_req_3_addr_8_fu_1084_p3 = ((sel_tmp4_fu_1039_p2[0:0] === 1'b1) ? ddr_read_req_3_addr_6_fu_510 : ddr_read_req_3_addr_7_fu_1076_p3);

assign ddr_read_req_3_addr_fu_1018_p3 = ((sel_tmp_fu_1013_p2[0:0] === 1'b1) ? tmp_addr_1_fu_518 : ddr_read_req_0_addr_cast_fu_994_p1);

assign ddr_read_req_3_num_11_fu_1148_p3 = ((sel_tmp4_fu_1039_p2[0:0] === 1'b1) ? tmp_num_1_fu_502 : ddr_read_req_3_num_9_fu_1140_p3);

assign ddr_read_req_3_num_12_fu_1156_p3 = ((sel_tmp_fu_1013_p2[0:0] === 1'b1) ? ddr_read_req_0_num_fu_1128_p1 : tmp_num_fu_498);

assign ddr_read_req_3_num_13_fu_1164_p3 = ((sel_tmp2_fu_1026_p2[0:0] === 1'b1) ? tmp_num_fu_498 : ddr_read_req_3_num_12_fu_1156_p3);

assign ddr_read_req_3_num_14_fu_1172_p3 = ((sel_tmp4_fu_1039_p2[0:0] === 1'b1) ? tmp_num_fu_498 : ddr_read_req_3_num_13_fu_1164_p3);

assign ddr_read_req_3_num_15_fu_1180_p3 = ((sel_tmp2_fu_1026_p2[0:0] === 1'b1) ? ddr_read_req_0_num_fu_1128_p1 : ddr_read_req_3_num_2_fu_494);

assign ddr_read_req_3_num_16_fu_1188_p3 = ((sel_tmp4_fu_1039_p2[0:0] === 1'b1) ? ddr_read_req_3_num_2_fu_494 : ddr_read_req_3_num_15_fu_1180_p3);

assign ddr_read_req_3_num_17_fu_1196_p3 = ((sel_tmp4_fu_1039_p2[0:0] === 1'b1) ? ddr_read_req_0_num_fu_1128_p1 : ddr_read_req_3_num_5_fu_490);

assign ddr_read_req_3_num_19_fu_1294_p3 = ((sel_tmp1_fu_1204_p2[0:0] === 1'b1) ? ddr_read_req_3_num_11_fu_1148_p3 : ddr_read_req_0_num_2_cast_fu_1291_p1);

assign ddr_read_req_3_num_1_fu_1434_p3 = ((or_cond_fu_1406_p2[0:0] === 1'b1) ? tmp_num_fu_498 : newSel2_fu_1427_p3);

assign ddr_read_req_3_num_20_fu_1302_p3 = ((sel_tmp3_fu_1217_p2[0:0] === 1'b1) ? ddr_read_req_3_num_11_fu_1148_p3 : ddr_read_req_3_num_19_fu_1294_p3);

assign ddr_read_req_3_num_21_fu_1310_p3 = ((sel_tmp5_fu_1230_p2[0:0] === 1'b1) ? ddr_read_req_3_num_11_fu_1148_p3 : ddr_read_req_3_num_20_fu_1302_p3);

assign ddr_read_req_3_num_22_fu_1318_p3 = ((sel_tmp1_fu_1204_p2[0:0] === 1'b1) ? ddr_read_req_0_num_2_cast_fu_1291_p1 : ddr_read_req_3_num_14_fu_1172_p3);

assign ddr_read_req_3_num_23_fu_1326_p3 = ((sel_tmp3_fu_1217_p2[0:0] === 1'b1) ? ddr_read_req_3_num_14_fu_1172_p3 : ddr_read_req_3_num_22_fu_1318_p3);

assign ddr_read_req_3_num_24_fu_1334_p3 = ((sel_tmp5_fu_1230_p2[0:0] === 1'b1) ? ddr_read_req_3_num_14_fu_1172_p3 : ddr_read_req_3_num_23_fu_1326_p3);

assign ddr_read_req_3_num_25_fu_1342_p3 = ((sel_tmp3_fu_1217_p2[0:0] === 1'b1) ? ddr_read_req_0_num_2_cast_fu_1291_p1 : ddr_read_req_3_num_16_fu_1188_p3);

assign ddr_read_req_3_num_26_fu_1350_p3 = ((sel_tmp5_fu_1230_p2[0:0] === 1'b1) ? ddr_read_req_3_num_16_fu_1188_p3 : ddr_read_req_3_num_25_fu_1342_p3);

assign ddr_read_req_3_num_27_fu_1358_p3 = ((sel_tmp5_fu_1230_p2[0:0] === 1'b1) ? ddr_read_req_0_num_2_cast_fu_1291_p1 : ddr_read_req_3_num_17_fu_1196_p3);

assign ddr_read_req_3_num_3_fu_1442_p3 = ((sel_tmp2_fu_1026_p2[0:0] === 1'b1) ? ap_reg_pp0_iter1_tmp_num_6_reg_2480 : ddr_read_req_3_num_2_fu_494);

assign ddr_read_req_3_num_4_fu_1449_p3 = ((sel_tmp4_fu_1039_p2[0:0] === 1'b1) ? ddr_read_req_3_num_2_fu_494 : ddr_read_req_3_num_3_fu_1442_p3);

assign ddr_read_req_3_num_6_fu_1457_p3 = ((sel_tmp4_fu_1039_p2[0:0] === 1'b1) ? ap_reg_pp0_iter1_tmp_num_6_reg_2480 : ddr_read_req_3_num_5_fu_490);

assign ddr_read_req_3_num_8_fu_1132_p3 = ((sel_tmp_fu_1013_p2[0:0] === 1'b1) ? tmp_num_1_fu_502 : ddr_read_req_0_num_fu_1128_p1);

assign ddr_read_req_3_num_9_fu_1140_p3 = ((sel_tmp2_fu_1026_p2[0:0] === 1'b1) ? tmp_num_1_fu_502 : ddr_read_req_3_num_8_fu_1132_p3);

assign ddr_read_req_3_num_fu_1419_p3 = ((or_cond_fu_1406_p2[0:0] === 1'b1) ? tmp_num_1_fu_502 : newSel_fu_1412_p3);

assign ddr_write_apply_0_addr_1_cast_fu_1649_p1 = ddr_write_apply_0_addr_1_fu_1642_p3;

assign ddr_write_apply_0_addr_1_fu_1642_p3 = {{tmp_10_reg_2605}, {12'd0}};

assign ddr_write_apply_0_addr_cast_fu_1633_p1 = ddr_write_apply_0_addr_fu_1627_p3;

assign ddr_write_apply_0_addr_fu_1627_p3 = {{tmp_5_reg_2588}, {ap_reg_pp0_iter1_tmp_14_reg_2525}};

assign ddr_write_apply_0_num_2_cast_fu_1931_p1 = ddr_write_apply_0_num_1_reg_2614;

assign ddr_write_apply_0_num_fu_1768_p1 = tmp_13_fu_1758_p4;

assign ddr_write_apply_3_addr_11_fu_1732_p3 = ((sel_tmp8_fu_1679_p2[0:0] === 1'b1) ? ddr_write_apply_0_addr_cast_fu_1633_p1 : ddr_write_apply_3_addr_9_fu_538);

assign ddr_write_apply_3_addr_13_fu_1849_p3 = ((sel_tmp9_fu_1844_p2[0:0] === 1'b1) ? ddr_write_apply_3_addr_2_fu_1684_p3 : ddr_write_apply_0_addr_1_cast_fu_1649_p1);

assign ddr_write_apply_3_addr_14_fu_1862_p3 = ((sel_tmp10_fu_1857_p2[0:0] === 1'b1) ? ddr_write_apply_3_addr_2_fu_1684_p3 : ddr_write_apply_3_addr_13_fu_1849_p3);

assign ddr_write_apply_3_addr_15_fu_1875_p3 = ((sel_tmp11_fu_1870_p2[0:0] === 1'b1) ? ddr_write_apply_3_addr_2_fu_1684_p3 : ddr_write_apply_3_addr_14_fu_1862_p3);

assign ddr_write_apply_3_addr_16_fu_1883_p3 = ((sel_tmp9_fu_1844_p2[0:0] === 1'b1) ? ddr_write_apply_0_addr_1_cast_fu_1649_p1 : ddr_write_apply_3_addr_5_fu_1708_p3);

assign ddr_write_apply_3_addr_17_fu_1891_p3 = ((sel_tmp10_fu_1857_p2[0:0] === 1'b1) ? ddr_write_apply_3_addr_5_fu_1708_p3 : ddr_write_apply_3_addr_16_fu_1883_p3);

assign ddr_write_apply_3_addr_18_fu_1899_p3 = ((sel_tmp11_fu_1870_p2[0:0] === 1'b1) ? ddr_write_apply_3_addr_5_fu_1708_p3 : ddr_write_apply_3_addr_17_fu_1891_p3);

assign ddr_write_apply_3_addr_19_fu_1907_p3 = ((sel_tmp10_fu_1857_p2[0:0] === 1'b1) ? ddr_write_apply_0_addr_1_cast_fu_1649_p1 : ddr_write_apply_3_addr_8_fu_1724_p3);

assign ddr_write_apply_3_addr_1_fu_1671_p3 = ((sel_tmp7_fu_1666_p2[0:0] === 1'b1) ? tmp_addr_3_fu_550 : ddr_write_apply_3_addr_fu_1658_p3);

assign ddr_write_apply_3_addr_20_fu_1915_p3 = ((sel_tmp11_fu_1870_p2[0:0] === 1'b1) ? ddr_write_apply_3_addr_8_fu_1724_p3 : ddr_write_apply_3_addr_19_fu_1907_p3);

assign ddr_write_apply_3_addr_21_fu_1923_p3 = ((sel_tmp11_fu_1870_p2[0:0] === 1'b1) ? ddr_write_apply_0_addr_1_cast_fu_1649_p1 : ddr_write_apply_3_addr_11_fu_1732_p3);

assign ddr_write_apply_3_addr_2_fu_1684_p3 = ((sel_tmp8_fu_1679_p2[0:0] === 1'b1) ? tmp_addr_3_fu_550 : ddr_write_apply_3_addr_1_fu_1671_p3);

assign ddr_write_apply_3_addr_3_fu_1692_p3 = ((sel_tmp6_fu_1653_p2[0:0] === 1'b1) ? ddr_write_apply_0_addr_cast_fu_1633_p1 : tmp_addr_2_fu_546);

assign ddr_write_apply_3_addr_4_fu_1700_p3 = ((sel_tmp7_fu_1666_p2[0:0] === 1'b1) ? tmp_addr_2_fu_546 : ddr_write_apply_3_addr_3_fu_1692_p3);

assign ddr_write_apply_3_addr_5_fu_1708_p3 = ((sel_tmp8_fu_1679_p2[0:0] === 1'b1) ? tmp_addr_2_fu_546 : ddr_write_apply_3_addr_4_fu_1700_p3);

assign ddr_write_apply_3_addr_7_fu_1716_p3 = ((sel_tmp7_fu_1666_p2[0:0] === 1'b1) ? ddr_write_apply_0_addr_cast_fu_1633_p1 : ddr_write_apply_3_addr_6_fu_542);

assign ddr_write_apply_3_addr_8_fu_1724_p3 = ((sel_tmp8_fu_1679_p2[0:0] === 1'b1) ? ddr_write_apply_3_addr_6_fu_542 : ddr_write_apply_3_addr_7_fu_1716_p3);

assign ddr_write_apply_3_addr_fu_1658_p3 = ((sel_tmp6_fu_1653_p2[0:0] === 1'b1) ? tmp_addr_3_fu_550 : ddr_write_apply_0_addr_cast_fu_1633_p1);

assign ddr_write_apply_3_num_11_fu_1788_p3 = ((sel_tmp8_fu_1679_p2[0:0] === 1'b1) ? tmp_num_3_fu_534 : ddr_write_apply_3_num_9_fu_1780_p3);

assign ddr_write_apply_3_num_12_fu_1796_p3 = ((sel_tmp6_fu_1653_p2[0:0] === 1'b1) ? ddr_write_apply_0_num_fu_1768_p1 : tmp_num_2_fu_530);

assign ddr_write_apply_3_num_13_fu_1804_p3 = ((sel_tmp7_fu_1666_p2[0:0] === 1'b1) ? tmp_num_2_fu_530 : ddr_write_apply_3_num_12_fu_1796_p3);

assign ddr_write_apply_3_num_14_fu_1812_p3 = ((sel_tmp8_fu_1679_p2[0:0] === 1'b1) ? tmp_num_2_fu_530 : ddr_write_apply_3_num_13_fu_1804_p3);

assign ddr_write_apply_3_num_15_fu_1820_p3 = ((sel_tmp7_fu_1666_p2[0:0] === 1'b1) ? ddr_write_apply_0_num_fu_1768_p1 : ddr_write_apply_3_num_2_fu_526);

assign ddr_write_apply_3_num_16_fu_1828_p3 = ((sel_tmp8_fu_1679_p2[0:0] === 1'b1) ? ddr_write_apply_3_num_2_fu_526 : ddr_write_apply_3_num_15_fu_1820_p3);

assign ddr_write_apply_3_num_17_fu_1836_p3 = ((sel_tmp8_fu_1679_p2[0:0] === 1'b1) ? ddr_write_apply_0_num_fu_1768_p1 : ddr_write_apply_3_num_5_fu_522);

assign ddr_write_apply_3_num_19_fu_1934_p3 = ((sel_tmp9_fu_1844_p2[0:0] === 1'b1) ? ddr_write_apply_3_num_11_fu_1788_p3 : ddr_write_apply_0_num_2_cast_fu_1931_p1);

assign ddr_write_apply_3_num_1_fu_2079_p3 = ((or_cond2_fu_2051_p2[0:0] === 1'b1) ? tmp_num_2_fu_530 : newSel6_fu_2072_p3);

assign ddr_write_apply_3_num_20_fu_1942_p3 = ((sel_tmp10_fu_1857_p2[0:0] === 1'b1) ? ddr_write_apply_3_num_11_fu_1788_p3 : ddr_write_apply_3_num_19_fu_1934_p3);

assign ddr_write_apply_3_num_21_fu_1950_p3 = ((sel_tmp11_fu_1870_p2[0:0] === 1'b1) ? ddr_write_apply_3_num_11_fu_1788_p3 : ddr_write_apply_3_num_20_fu_1942_p3);

assign ddr_write_apply_3_num_22_fu_1958_p3 = ((sel_tmp9_fu_1844_p2[0:0] === 1'b1) ? ddr_write_apply_0_num_2_cast_fu_1931_p1 : ddr_write_apply_3_num_14_fu_1812_p3);

assign ddr_write_apply_3_num_23_fu_1966_p3 = ((sel_tmp10_fu_1857_p2[0:0] === 1'b1) ? ddr_write_apply_3_num_14_fu_1812_p3 : ddr_write_apply_3_num_22_fu_1958_p3);

assign ddr_write_apply_3_num_24_fu_1974_p3 = ((sel_tmp11_fu_1870_p2[0:0] === 1'b1) ? ddr_write_apply_3_num_14_fu_1812_p3 : ddr_write_apply_3_num_23_fu_1966_p3);

assign ddr_write_apply_3_num_25_fu_1982_p3 = ((sel_tmp10_fu_1857_p2[0:0] === 1'b1) ? ddr_write_apply_0_num_2_cast_fu_1931_p1 : ddr_write_apply_3_num_16_fu_1828_p3);

assign ddr_write_apply_3_num_26_fu_1990_p3 = ((sel_tmp11_fu_1870_p2[0:0] === 1'b1) ? ddr_write_apply_3_num_16_fu_1828_p3 : ddr_write_apply_3_num_25_fu_1982_p3);

assign ddr_write_apply_3_num_27_fu_1998_p3 = ((sel_tmp11_fu_1870_p2[0:0] === 1'b1) ? ddr_write_apply_0_num_2_cast_fu_1931_p1 : ddr_write_apply_3_num_17_fu_1836_p3);

assign ddr_write_apply_3_num_3_fu_2087_p3 = ((sel_tmp7_fu_1666_p2[0:0] === 1'b1) ? ap_reg_pp0_iter1_tmp_num_7_reg_2508 : ddr_write_apply_3_num_2_fu_526);

assign ddr_write_apply_3_num_4_fu_2094_p3 = ((sel_tmp8_fu_1679_p2[0:0] === 1'b1) ? ddr_write_apply_3_num_2_fu_526 : ddr_write_apply_3_num_3_fu_2087_p3);

assign ddr_write_apply_3_num_6_fu_2102_p3 = ((sel_tmp8_fu_1679_p2[0:0] === 1'b1) ? ap_reg_pp0_iter1_tmp_num_7_reg_2508 : ddr_write_apply_3_num_5_fu_522);

assign ddr_write_apply_3_num_8_fu_1772_p3 = ((sel_tmp6_fu_1653_p2[0:0] === 1'b1) ? tmp_num_3_fu_534 : ddr_write_apply_0_num_fu_1768_p1);

assign ddr_write_apply_3_num_9_fu_1780_p3 = ((sel_tmp7_fu_1666_p2[0:0] === 1'b1) ? tmp_num_3_fu_534 : ddr_write_apply_3_num_8_fu_1772_p3);

assign ddr_write_apply_3_num_fu_2064_p3 = ((or_cond2_fu_2051_p2[0:0] === 1'b1) ? tmp_num_3_fu_534 : newSel4_fu_2057_p3);

assign dramA_read_req_V_addr_din = ddr_read_req_3_addr_9_fu_506;

assign dramA_read_req_V_addr_write = dramA_read_req_V_num1_update;

assign dramA_read_req_V_num1_status = (dramA_read_req_V_num_full_n & dramA_read_req_V_addr_full_n);

assign dramA_read_req_V_num_din = ddr_read_req_3_num_5_fu_490;

assign dramA_read_req_V_num_write = dramA_read_req_V_num1_update;

assign dramA_write_req_apply_V_addr_din = ddr_write_apply_3_addr_9_fu_538;

assign dramA_write_req_apply_V_addr_write = dramA_write_req_apply_V_num1_update;

assign dramA_write_req_apply_V_num1_status = (dramA_write_req_apply_V_num_full_n & dramA_write_req_apply_V_addr_full_n);

assign dramA_write_req_apply_V_num_din = ddr_write_apply_3_num_5_fu_522;

assign dramA_write_req_apply_V_num_write = dramA_write_req_apply_V_num1_update;

assign dramB_read_req_V_addr_din = ddr_read_req_3_addr_6_fu_510;

assign dramB_read_req_V_addr_write = dramB_read_req_V_num1_update;

assign dramB_read_req_V_num1_status = (dramB_read_req_V_num_full_n & dramB_read_req_V_addr_full_n);

assign dramB_read_req_V_num_din = ddr_read_req_3_num_2_fu_494;

assign dramB_read_req_V_num_write = dramB_read_req_V_num1_update;

assign dramB_write_req_apply_V_addr_din = ddr_write_apply_3_addr_6_fu_542;

assign dramB_write_req_apply_V_addr_write = dramB_write_req_apply_V_num1_update;

assign dramB_write_req_apply_V_num1_status = (dramB_write_req_apply_V_num_full_n & dramB_write_req_apply_V_addr_full_n);

assign dramB_write_req_apply_V_num_din = ddr_write_apply_3_num_2_fu_526;

assign dramB_write_req_apply_V_num_write = dramB_write_req_apply_V_num1_update;

assign dramC_read_req_V_addr_din = tmp_addr_fu_514;

assign dramC_read_req_V_addr_write = dramC_read_req_V_num1_update;

assign dramC_read_req_V_num1_status = (dramC_read_req_V_num_full_n & dramC_read_req_V_addr_full_n);

assign dramC_read_req_V_num_din = tmp_num_fu_498;

assign dramC_read_req_V_num_write = dramC_read_req_V_num1_update;

assign dramC_write_req_apply_V_addr_din = tmp_addr_2_fu_546;

assign dramC_write_req_apply_V_addr_write = dramC_write_req_apply_V_num1_update;

assign dramC_write_req_apply_V_num1_status = (dramC_write_req_apply_V_num_full_n & dramC_write_req_apply_V_addr_full_n);

assign dramC_write_req_apply_V_num_din = tmp_num_2_fu_530;

assign dramC_write_req_apply_V_num_write = dramC_write_req_apply_V_num1_update;

assign dramD_read_req_V_addr_din = tmp_addr_1_fu_518;

assign dramD_read_req_V_addr_write = dramD_read_req_V_num1_update;

assign dramD_read_req_V_num1_status = (dramD_read_req_V_num_full_n & dramD_read_req_V_addr_full_n);

assign dramD_read_req_V_num_din = tmp_num_1_fu_502;

assign dramD_read_req_V_num_write = dramD_read_req_V_num1_update;

assign dramD_write_req_apply_V_addr_din = tmp_addr_3_fu_550;

assign dramD_write_req_apply_V_addr_write = dramD_write_req_apply_V_num1_update;

assign dramD_write_req_apply_V_num1_status = (dramD_write_req_apply_V_num_full_n & dramD_write_req_apply_V_addr_full_n);

assign dramD_write_req_apply_V_num_din = tmp_num_3_fu_534;

assign dramD_write_req_apply_V_num_write = dramD_write_req_apply_V_num1_update;

assign empty_n_1_nbread_fu_562_p3_0 = (after_throttle_unified_dram_write_req_apply_V_num_empty_n & after_throttle_unified_dram_write_req_apply_V_addr_empty_n);

assign empty_n_4_fu_707_p1 = empty_n_nbread_fu_554_p3_0;

assign empty_n_5_fu_723_p1 = empty_n_1_nbread_fu_562_p3_0;

assign empty_n_nbread_fu_554_p3_0 = (after_delay_unified_dram_read_req_V_num_empty_n & after_delay_unified_dram_read_req_V_addr_empty_n);

assign end_addr_V_1_fu_902_p2 = ($signed(tmp_15_fu_885_p1) + $signed(tmp242_cast_fu_898_p1));

assign end_addr_V_fu_785_p2 = ($signed(tmp_9_fu_768_p1) + $signed(tmp241_cast_fu_781_p1));

assign has_read_req_0_not_fu_1528_p2 = (ap_phi_reg_pp0_iter2_has_read_req1_reg_679 ^ 1'd1);

assign has_write_req_0_not_fu_2173_p2 = (ap_phi_reg_pp0_iter2_has_write_req1_reg_693 ^ 1'd1);

assign lhs_V_2_cast_fu_943_p1 = end_addr_V_1_fu_902_p2;

assign lhs_V_cast_fu_826_p1 = end_addr_V_fu_785_p2;

assign newSel2_fu_1427_p3 = ((sel_tmp_fu_1013_p2[0:0] === 1'b1) ? ap_reg_pp0_iter1_tmp_num_6_reg_2480 : tmp_num_fu_498);

assign newSel4_fu_2057_p3 = ((sel_tmp6_fu_1653_p2[0:0] === 1'b1) ? tmp_num_3_fu_534 : ap_reg_pp0_iter1_tmp_num_7_reg_2508);

assign newSel6_fu_2072_p3 = ((sel_tmp6_fu_1653_p2[0:0] === 1'b1) ? ap_reg_pp0_iter1_tmp_num_7_reg_2508 : tmp_num_2_fu_530);

assign newSel_fu_1412_p3 = ((sel_tmp_fu_1013_p2[0:0] === 1'b1) ? tmp_num_1_fu_502 : ap_reg_pp0_iter1_tmp_num_6_reg_2480);

assign notlhs1_fu_1540_p2 = ((tmp_bank_id_3_fu_486 != 8'd1) ? 1'b1 : 1'b0);

assign notlhs2_fu_1564_p2 = ((tmp_bank_id_3_fu_486 != 8'd2) ? 1'b1 : 1'b0);

assign notlhs3_fu_1588_p2 = ((tmp_bank_id_3_fu_486 != 8'd3) ? 1'b1 : 1'b0);

assign notlhs4_fu_2155_p2 = ((tmp_bank_id_1_fu_478 != 8'd0) ? 1'b1 : 1'b0);

assign notlhs5_fu_2185_p2 = ((tmp_bank_id_1_fu_478 != 8'd1) ? 1'b1 : 1'b0);

assign notlhs6_fu_2209_p2 = ((tmp_bank_id_1_fu_478 != 8'd2) ? 1'b1 : 1'b0);

assign notlhs7_fu_2233_p2 = ((tmp_bank_id_1_fu_478 != 8'd3) ? 1'b1 : 1'b0);

assign notlhs_fu_1510_p2 = ((tmp_bank_id_3_fu_486 != 8'd0) ? 1'b1 : 1'b0);

assign notrhs1_fu_1546_p2 = ((tmp_bank_id_2_fu_482 != 8'd1) ? 1'b1 : 1'b0);

assign notrhs2_fu_1570_p2 = ((tmp_bank_id_2_fu_482 != 8'd2) ? 1'b1 : 1'b0);

assign notrhs3_fu_1594_p2 = ((tmp_bank_id_2_fu_482 != 8'd3) ? 1'b1 : 1'b0);

assign notrhs4_fu_2161_p2 = ((tmp_bank_id_fu_474 != 8'd0) ? 1'b1 : 1'b0);

assign notrhs5_fu_2191_p2 = ((tmp_bank_id_fu_474 != 8'd1) ? 1'b1 : 1'b0);

assign notrhs6_fu_2215_p2 = ((tmp_bank_id_fu_474 != 8'd2) ? 1'b1 : 1'b0);

assign notrhs7_fu_2239_p2 = ((tmp_bank_id_fu_474 != 8'd3) ? 1'b1 : 1'b0);

assign notrhs_fu_1516_p2 = ((tmp_bank_id_2_fu_482 != 8'd0) ? 1'b1 : 1'b0);

assign or_cond286_not_fu_1552_p2 = (notrhs1_fu_1546_p2 & notlhs1_fu_1540_p2);

assign or_cond289_not_fu_1576_p2 = (notrhs2_fu_1570_p2 & notlhs2_fu_1564_p2);

assign or_cond292_not_fu_1600_p2 = (notrhs3_fu_1594_p2 & notlhs3_fu_1588_p2);

assign or_cond295_not_fu_2167_p2 = (notrhs4_fu_2161_p2 & notlhs4_fu_2155_p2);

assign or_cond297_not_fu_2197_p2 = (notrhs5_fu_2191_p2 & notlhs5_fu_2185_p2);

assign or_cond2_fu_2051_p2 = (sel_tmp8_fu_1679_p2 | sel_tmp7_fu_1666_p2);

assign or_cond300_not_fu_2221_p2 = (notrhs6_fu_2215_p2 & notlhs6_fu_2209_p2);

assign or_cond303_not_fu_2245_p2 = (notrhs7_fu_2239_p2 & notlhs7_fu_2233_p2);

assign or_cond_fu_1406_p2 = (sel_tmp4_fu_1039_p2 | sel_tmp2_fu_1026_p2);

assign or_cond_not_fu_1522_p2 = (notrhs_fu_1516_p2 & notlhs_fu_1510_p2);

assign r_V_1_fu_947_p2 = (lhs_V_2_cast_fu_943_p1 + 37'd1);

assign r_V_fu_830_p2 = (lhs_V_cast_fu_826_p1 + 37'd1);

assign read_bank_id_fu_739_p4 = {{tmp_addr_6_reg_2490[13:12]}};

assign read_end_bank_id_fu_791_p4 = {{end_addr_V_fu_785_p2[13:12]}};

assign sel_tmp10_fu_1857_p2 = ((write_end_bank_id_reg_2593 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp11_fu_1870_p2 = ((write_end_bank_id_reg_2593 == 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp1_fu_1204_p2 = ((read_end_bank_id_reg_2549 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp2_fu_1026_p2 = ((read_bank_id_reg_2531 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_1217_p2 = ((read_end_bank_id_reg_2549 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp4_fu_1039_p2 = ((read_bank_id_reg_2531 == 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp5_fu_1230_p2 = ((read_end_bank_id_reg_2549 == 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp6_fu_1653_p2 = ((write_bank_id_reg_2575 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp7_fu_1666_p2 = ((write_bank_id_reg_2575 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp8_fu_1679_p2 = ((write_bank_id_reg_2575 == 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp9_fu_1844_p2 = ((write_end_bank_id_reg_2593 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp_fu_1013_p2 = ((read_bank_id_reg_2531 == 2'd2) ? 1'b1 : 1'b0);

assign tmp241_cast_fu_781_p1 = $signed(tmp3_fu_775_p2);

assign tmp242_cast_fu_898_p1 = $signed(tmp6_fu_892_p2);

assign tmp3_fu_775_p2 = ($signed(15'd32767) + $signed(tmp_9_cast_fu_771_p1));

assign tmp6_fu_892_p2 = ($signed(15'd32767) + $signed(tmp_22_cast_fu_888_p1));

assign tmp_11_fu_932_p2 = ((write_bank_id_fu_856_p4 == write_end_bank_id_fu_908_p4) ? 1'b1 : 1'b0);

assign tmp_12_fu_1752_p2 = ($signed(13'd4096) - $signed(tmp_19_cast_fu_1624_p1));

assign tmp_13_fu_1758_p4 = {{tmp_12_fu_1752_p2[12:6]}};

assign tmp_14_fu_735_p1 = after_throttle_unified_dram_write_req_apply_V_addr_dout[11:0];

assign tmp_15_fu_885_p1 = tmp_addr_7_reg_2518[35:0];

assign tmp_19_cast_fu_1624_p1 = ap_reg_pp0_iter1_tmp_14_reg_2525;

assign tmp_22_cast_fu_888_p1 = tmp_6_fu_878_p3;

assign tmp_3_fu_1112_p2 = ($signed(13'd4096) - $signed(tmp_5_cast_fu_985_p1));

assign tmp_4_fu_1118_p4 = {{tmp_3_fu_1112_p2[12:6]}};

assign tmp_5_cast_fu_985_p1 = ap_reg_pp0_iter1_tmp_8_reg_2497;

assign tmp_6_fu_878_p3 = {{tmp_num_7_reg_2508}, {6'd0}};

assign tmp_7_fu_761_p3 = {{tmp_num_6_reg_2480}, {6'd0}};

assign tmp_8_fu_719_p1 = after_delay_unified_dram_read_req_V_addr_dout[11:0];

assign tmp_9_cast_fu_771_p1 = tmp_7_fu_761_p3;

assign tmp_9_fu_768_p1 = tmp_addr_6_reg_2490[35:0];

assign tmp_bank_id_11_fu_865_p1 = write_bank_id_fu_856_p4;

assign tmp_bank_id_7_fu_748_p1 = read_bank_id_fu_739_p4;

assign tmp_before_boundry_num_fu_2006_p1 = tmp_13_fu_1758_p4;

assign tmp_end_bank_id_2_fu_801_p1 = read_end_bank_id_fu_791_p4;

assign tmp_end_bank_id_6_fu_918_p1 = write_end_bank_id_fu_908_p4;

assign tmp_s_fu_815_p2 = ((read_bank_id_fu_739_p4 == read_end_bank_id_fu_791_p4) ? 1'b1 : 1'b0);

assign unified_dram_dispatcher_read_context_V_bank_id1_status = (unified_dram_dispatcher_read_context_V_end_bank_id_full_n & unified_dram_dispatcher_read_context_V_cmd_num_full_n & unified_dram_dispatcher_read_context_V_bank_id_full_n);

assign unified_dram_dispatcher_read_context_V_bank_id_din = tmp_bank_id_7_reg_2538;

assign unified_dram_dispatcher_read_context_V_bank_id_write = unified_dram_dispatcher_read_context_V_bank_id1_update;

assign unified_dram_dispatcher_read_context_V_cmd_num_din = ap_reg_pp0_iter1_tmp_num_6_reg_2480;

assign unified_dram_dispatcher_read_context_V_cmd_num_write = unified_dram_dispatcher_read_context_V_bank_id1_update;

assign unified_dram_dispatcher_read_context_V_end_bank_id_write = unified_dram_dispatcher_read_context_V_bank_id1_update;

assign unified_dram_dispatcher_write_context_V_bank_id1_status = (unified_dram_dispatcher_write_context_V_end_bank_id_full_n & unified_dram_dispatcher_write_context_V_cmd_num_full_n & unified_dram_dispatcher_write_context_V_before_boundry_num_full_n & unified_dram_dispatcher_write_context_V_bank_id_full_n);

assign unified_dram_dispatcher_write_context_V_bank_id_din = tmp_bank_id_11_reg_2582;

assign unified_dram_dispatcher_write_context_V_bank_id_write = unified_dram_dispatcher_write_context_V_bank_id1_update;

assign unified_dram_dispatcher_write_context_V_before_boundry_num_write = unified_dram_dispatcher_write_context_V_bank_id1_update;

assign unified_dram_dispatcher_write_context_V_cmd_num_din = ap_reg_pp0_iter1_tmp_num_7_reg_2508;

assign unified_dram_dispatcher_write_context_V_cmd_num_write = unified_dram_dispatcher_write_context_V_bank_id1_update;

assign unified_dram_dispatcher_write_context_V_end_bank_id_write = unified_dram_dispatcher_write_context_V_bank_id1_update;

assign write_bank_id_fu_856_p4 = {{tmp_addr_7_reg_2518[13:12]}};

assign write_end_bank_id_fu_908_p4 = {{end_addr_V_1_fu_902_p2[13:12]}};

always @ (posedge ap_clk) begin
    tmp_bank_id_7_reg_2538[7:2] <= 6'b000000;
    tmp_end_bank_id_2_reg_2556[7:2] <= 6'b000000;
    tmp_bank_id_11_reg_2582[7:2] <= 6'b000000;
    tmp_end_bank_id_6_reg_2600[7:2] <= 6'b000000;
    tmp_bank_id_fu_474[7:2] <= 6'b000000;
    tmp_bank_id_1_fu_478[7:2] <= 6'b000000;
    tmp_bank_id_2_fu_482[7:2] <= 6'b000000;
    tmp_bank_id_3_fu_486[7:2] <= 6'b000000;
end

endmodule //pipe0_dram_dispatcher
