// Seed: 2052589273
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input tri id_2,
    input supply0 id_3#(.id_18(1)),
    output wand id_4,
    output tri1 id_5,
    input wire id_6,
    input wor id_7
    , id_19,
    input supply0 id_8,
    output uwire id_9,
    output tri0 id_10,
    input wire id_11,
    input tri0 id_12,
    input uwire id_13,
    output tri id_14,
    input tri0 id_15,
    input wire id_16
);
  logic id_20 = -1'd0;
  wire  id_21;
  assign id_5 = 1;
  logic id_22;
  assign module_1.id_2 = 0;
  logic id_23, id_24;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input wor id_2,
    input tri id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6
);
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_1,
      id_0,
      id_0,
      id_5,
      id_6,
      id_3,
      id_0,
      id_0,
      id_5,
      id_5,
      id_3,
      id_0,
      id_2,
      id_3
  );
endmodule
