Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: system.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/test/constants.vhd" in Library work.
Architecture constants of Entity constants is up to date.
Compiling vhdl file "F:/test/real2bit.vhd" in Library work.
Architecture real2bit of Entity real2bit is up to date.
Compiling vhdl file "F:/test/register.vhd" in Library work.
Architecture behavioral of Entity register_t is up to date.
Compiling vhdl file "F:/test/data_gen.vhd" in Library work.
Architecture behavioral of Entity data_gen is up to date.
Compiling vhdl file "F:/test/bpsk.vhd" in Library work.
Architecture behavioral of Entity bpsk is up to date.
Compiling vhdl file "F:/test/com_dac.vhd" in Library work.
Architecture behavioral of Entity com_dac is up to date.
Compiling vhdl file "F:/test/system.vhd" in Library work.
Architecture behavioral of Entity system is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <data_gen> in library <work> (architecture <behavioral>) with generics.
	Nreg = 4

Analyzing hierarchy for entity <bpsk> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <com_dac> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <register_t> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/test/system.vhd" line 66: Unconnected output port 'sync' of component 'data_gen'.
WARNING:Xst:753 - "F:/test/system.vhd" line 67: Unconnected output port 'clk_bpsk' of component 'bpsk'.
WARNING:Xst:753 - "F:/test/system.vhd" line 71: Unconnected output port 'count_out' of component 'com_dac'.
Entity <system> analyzed. Unit <system> generated.

Analyzing generic Entity <data_gen> in library <work> (Architecture <behavioral>).
	Nreg = 4
Entity <data_gen> analyzed. Unit <data_gen> generated.

Analyzing Entity <register_t> in library <work> (Architecture <behavioral>).
Entity <register_t> analyzed. Unit <register_t> generated.

Analyzing Entity <bpsk> in library <work> (Architecture <behavioral>).
Entity <bpsk> analyzed. Unit <bpsk> generated.

Analyzing Entity <com_dac> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <memory_dac<23>> in unit <com_dac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <memory_dac<22>> in unit <com_dac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <memory_dac<19>> in unit <com_dac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <memory_dac<18>> in unit <com_dac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <memory_dac<17>> in unit <com_dac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <memory_dac<16>> in unit <com_dac> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <com_dac> analyzed. Unit <com_dac> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bpsk>.
    Related source file is "F:/test/bpsk.vhd".
    Found 32x12-bit ROM for signal <value$rom0000> created at line 15.
    Found 32x12-bit ROM for signal <value$rom0001> created at line 15.
    Found 1-bit register for signal <clk_data>.
    Found 1-bit register for signal <clk_bpsk_s>.
    Found 11-bit up counter for signal <count>.
    Found 5-bit up counter for signal <pointer>.
    Found 12-bit adder for signal <value$addsub0000> created at line 70.
    Summary:
	inferred   2 ROM(s).
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <bpsk> synthesized.


Synthesizing Unit <com_dac>.
    Related source file is "F:/test/com_dac.vhd".
WARNING:Xst:653 - Signal <memory_dac<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <memory_dac<3:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
    Register <memory_dac<21>> equivalent to <memory_dac<20>> has been removed
WARNING:Xst:737 - Found 1-bit latch for signal <memory_dac_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <dac_cs>.
    Found 1-bit register for signal <spi_mosi>.
    Found 8-bit subtractor for signal <$sub0000> created at line 59.
    Found 7-bit adder for signal <add0000$add0000> created at line 49.
    Found 7-bit up counter for signal <count>.
    Found 12-bit register for signal <memory_dac<15:4>>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <com_dac> synthesized.


Synthesizing Unit <register_t>.
    Related source file is "F:/test/register.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <register_t> synthesized.


Synthesizing Unit <data_gen>.
    Related source file is "F:/test/data_gen.vhd".
    Found 1-bit xor2 for signal <sig_xor>.
Unit <data_gen> synthesized.


Synthesizing Unit <system>.
    Related source file is "F:/test/system.vhd".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x12-bit ROM                                         : 2
# Adders/Subtractors                                   : 3
 12-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 3
 11-bit up counter                                     : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 20
 1-bit register                                        : 20
# Latches                                              : 1
 1-bit latch                                           : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block memory_dac_20.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x12-bit ROM                                         : 2
# Adders/Subtractors                                   : 3
 12-bit adder                                          : 1
 5-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Counters                                             : 3
 11-bit up counter                                     : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Latches                                              : 1
 1-bit latch                                           : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch memory_dac_20 hinder the constant cleaning in the block com_dac.
   You should achieve better results by setting this init to 1.
INFO:Xst:2146 - In block <bpsk>, ROM <Mrom_value_rom0000> <Mrom_value_rom0001> are equivalent, XST will keep only <Mrom_value_rom0000>.

Optimizing unit <system> ...

Optimizing unit <bpsk> ...

Optimizing unit <com_dac> ...
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <com_dac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <com_dac>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block system, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : system.ngr
Top Level Output File Name         : system
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 160
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 10
#      LUT2                        : 9
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 21
#      LUT3_L                      : 2
#      LUT4                        : 38
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MUXCY                       : 21
#      MUXF5                       : 14
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 43
#      FDC                         : 18
#      FDCE                        : 1
#      FDE                         : 13
#      FDP                         : 10
#      LD                          : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                       55  out of   5888     0%  
 Number of Slice Flip Flops:             43  out of  11776     0%  
 Number of 4 input LUTs:                100  out of  11776     0%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    372     1%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                         | Load  |
-----------------------------------+-----------------------------------------------+-------+
Modulador/clk_data                 | NONE(Data_gen0/Data_generator[0].Reg00.Reg0/Q)| 4     |
Modulador/clk_bpsk_s               | NONE(Modulador/pointer_4)                     | 5     |
clk                                | IBUF+BUFG                                     | 33    |
reset                              | IBUF+BUFG                                     | 1     |
-----------------------------------+-----------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 29    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.347ns (Maximum Frequency: 187.021MHz)
   Minimum input arrival time before clock: 4.107ns
   Maximum output required time after clock: 6.111ns
   Maximum combinational path delay: 7.726ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Modulador/clk_data'
  Clock period: 2.634ns (frequency: 379.651MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               2.634ns (Levels of Logic = 1)
  Source:            Data_gen0/Data_generator[3].Regs.Reg/Q (FF)
  Destination:       Data_gen0/Data_generator[0].Reg00.Reg0/Q (FF)
  Source Clock:      Modulador/clk_data rising
  Destination Clock: Modulador/clk_data rising

  Data Path: Data_gen0/Data_generator[3].Regs.Reg/Q to Data_gen0/Data_generator[0].Reg00.Reg0/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             14   0.591   1.143  Data_gen0/Data_generator[3].Regs.Reg/Q (Data_gen0/Data_generator[3].Regs.Reg/Q)
     LUT2:I0->O            1   0.648   0.000  Data_gen0/Mxor_sig_xor_Result1 (Data_gen0/sig_xor)
     FDP:D                     0.252          Data_gen0/Data_generator[0].Reg00.Reg0/Q
    ----------------------------------------
    Total                      2.634ns (1.491ns logic, 1.143ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Modulador/clk_bpsk_s'
  Clock period: 3.645ns (frequency: 274.325MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               3.645ns (Levels of Logic = 2)
  Source:            Modulador/pointer_1 (FF)
  Destination:       Modulador/pointer_4 (FF)
  Source Clock:      Modulador/clk_bpsk_s rising
  Destination Clock: Modulador/clk_bpsk_s rising

  Data Path: Modulador/pointer_1 to Modulador/pointer_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             26   0.591   1.403  Modulador/pointer_1 (Modulador/pointer_1)
     LUT2_L:I0->LO         1   0.648   0.103  Modulador/Mcount_pointer_xor<4>1_SW0 (N36)
     LUT4:I3->O            1   0.648   0.000  Modulador/Mcount_pointer_xor<4>1 (Modulador/Result<4>1)
     FDP:D                     0.252          Modulador/pointer_4
    ----------------------------------------
    Total                      3.645ns (2.139ns logic, 1.506ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.347ns (frequency: 187.021MHz)
  Total number of paths / destination ports: 238 / 34
-------------------------------------------------------------------------
Delay:               5.347ns (Levels of Logic = 3)
  Source:            DAC_interface/count_0 (FF)
  Destination:       DAC_interface/memory_dac_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: DAC_interface/count_0 to DAC_interface/memory_dac_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.591   0.962  DAC_interface/count_0 (DAC_interface/count_0)
     LUT2_D:I1->LO         1   0.643   0.103  DAC_interface/dac_cs_mux00001_SW0 (N87)
     LUT4:I3->O            2   0.648   0.479  DAC_interface/dac_cs_mux00001 (DAC_interface/N11)
     LUT3:I2->O           12   0.648   0.961  DAC_interface/memory_dac_4_and00001 (DAC_interface/memory_dac_4_and0000)
     FDE:CE                    0.312          DAC_interface/memory_dac_4
    ----------------------------------------
    Total                      5.347ns (2.842ns logic, 2.505ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       DAC_interface/memory_dac_15 (FF)
  Destination Clock: clk rising

  Data Path: reset to DAC_interface/memory_dac_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.849   1.342  reset_IBUF (reset_IBUF1)
     LUT3:I1->O           12   0.643   0.961  DAC_interface/memory_dac_4_and00001 (DAC_interface/memory_dac_4_and0000)
     FDE:CE                    0.312          DAC_interface/memory_dac_4
    ----------------------------------------
    Total                      4.107ns (1.804ns logic, 2.303ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.642ns (Levels of Logic = 1)
  Source:            DAC_interface/spi_mosi (FF)
  Destination:       spi_mosi (PAD)
  Source Clock:      clk rising

  Data Path: DAC_interface/spi_mosi to spi_mosi
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  DAC_interface/spi_mosi (DAC_interface/spi_mosi)
     OBUF:I->O                 4.520          spi_mosi_OBUF (spi_mosi)
    ----------------------------------------
    Total                      5.642ns (5.111ns logic, 0.531ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Modulador/clk_data'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.111ns (Levels of Logic = 1)
  Source:            Data_gen0/Data_generator[3].Regs.Reg/Q (FF)
  Destination:       data (PAD)
  Source Clock:      Modulador/clk_data rising

  Data Path: Data_gen0/Data_generator[3].Regs.Reg/Q to data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             14   0.591   1.000  Data_gen0/Data_generator[3].Regs.Reg/Q (Data_gen0/Data_generator[3].Regs.Reg/Q)
     OBUF:I->O                 4.520          data_OBUF (data)
    ----------------------------------------
    Total                      6.111ns (5.111ns logic, 1.000ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.726ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       dac_clr (PAD)

  Data Path: reset to dac_clr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.849   1.262  reset_IBUF (reset_IBUF1)
     INV:I->O              2   0.648   0.447  DAC_interface/dac_clr1_INV_0 (dac_clr_OBUF)
     OBUF:I->O                 4.520          dac_clr_OBUF (dac_clr)
    ----------------------------------------
    Total                      7.726ns (6.017ns logic, 1.709ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.75 secs
 
--> 

Total memory usage is 4515252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    8 (   0 filtered)

