{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517733487153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517733487154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  4 14:38:06 2018 " "Processing started: Sun Feb  4 14:38:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517733487154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1517733487154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc schema -c schema " "Command: quartus_drc schema -c schema" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1517733487154 ""}
{ "Info" "ISTA_SDC_FOUND" "schema.sdc " "Reading SDC File: 'schema.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1517733487484 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1517733487487 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1517733487489 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 2 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 2 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pin_name1~output " "Node  \"pin_name1~output\"" {  } { { "schema.bdf" "" { Schematic "/home/gene/WORK/test3-schema/schema.bdf" { { 144 448 624 160 "pin_name1" "" } } } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test3-schema/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1517733487497 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50 " "Node  \"CLOCK_50\"" {  } { { "schema.bdf" "" { Schematic "/home/gene/WORK/test3-schema/schema.bdf" { { 144 104 272 160 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test3-schema/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1517733487497 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1517733487497 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "2 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 2 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1517733487498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517733487514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  4 14:38:07 2018 " "Processing ended: Sun Feb  4 14:38:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517733487514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517733487514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517733487514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1517733487514 ""}
