
adc_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e98  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017cc  08007fa8  08007fa8  00008fa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009774  08009774  0000b1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009774  08009774  0000a774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800977c  0800977c  0000b1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800977c  0800977c  0000a77c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009780  08009780  0000a780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08009784  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c7c  200001e0  08009964  0000b1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00004004  20000e5c  08009964  0000be5c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010780  00000000  00000000  0000b209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002899  00000000  00000000  0001b989  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c0  00000000  00000000  0001e228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00019bd3  00000000  00000000  0001f2e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00011e88  00000000  00000000  00038ebb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00093689  00000000  00000000  0004ad43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000de3cc  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000d04  00000000  00000000  000de40f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005820  00000000  00000000  000df114  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000e4934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08007f90 	.word	0x08007f90

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08007f90 	.word	0x08007f90

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop
 8000fe4:	0000      	movs	r0, r0
	...

08000fe8 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b0ca      	sub	sp, #296	@ 0x128
 8000fec:	af04      	add	r7, sp, #16
 8000fee:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000ff2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000ff6:	6018      	str	r0, [r3, #0]
	char msg_uart[128];
	char msg_display[128];
	float temp;
	float mV;

	convCompleted = 1;
 8000ff8:	4b7b      	ldr	r3, [pc, #492]	@ (80011e8 <HAL_ADC_ConvCpltCallback+0x200>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	701a      	strb	r2, [r3, #0]

	for(uint8_t i = 0; i < hadc1.Init.NbrOfConversion; i++) {
 8000ffe:	2300      	movs	r3, #0
 8001000:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8001004:	e0dc      	b.n	80011c0 <HAL_ADC_ConvCpltCallback+0x1d8>
		mV = ((float)rawValues[i]) / 4095 * 3300;
 8001006:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800100a:	4a78      	ldr	r2, [pc, #480]	@ (80011ec <HAL_ADC_ConvCpltCallback+0x204>)
 800100c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff fe3f 	bl	8000c94 <__aeabi_ui2f>
 8001016:	4603      	mov	r3, r0
 8001018:	4975      	ldr	r1, [pc, #468]	@ (80011f0 <HAL_ADC_ConvCpltCallback+0x208>)
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff ff46 	bl	8000eac <__aeabi_fdiv>
 8001020:	4603      	mov	r3, r0
 8001022:	4974      	ldr	r1, [pc, #464]	@ (80011f4 <HAL_ADC_ConvCpltCallback+0x20c>)
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fe8d 	bl	8000d44 <__aeabi_fmul>
 800102a:	4603      	mov	r3, r0
 800102c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		//Temperature (in C) = {(V 25 - V SENSE ) / Avg_Slope} + 25.
		//Avg_Slope(1) Average slope 4.0 4.3 4.6 mV/C
		//V25(1) Voltage at 25 C 1.34 1.43 1.52 V
		//https://www.st.com/resource/en/datasheet/stm32f103c8.pdf

		temp = ((1460 - mV) / 4.3) + 25;
 8001030:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 8001034:	4870      	ldr	r0, [pc, #448]	@ (80011f8 <HAL_ADC_ConvCpltCallback+0x210>)
 8001036:	f7ff fd7b 	bl	8000b30 <__aeabi_fsub>
 800103a:	4603      	mov	r3, r0
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff f9f3 	bl	8000428 <__aeabi_f2d>
 8001042:	a367      	add	r3, pc, #412	@ (adr r3, 80011e0 <HAL_ADC_ConvCpltCallback+0x1f8>)
 8001044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001048:	f7ff fb70 	bl	800072c <__aeabi_ddiv>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	4610      	mov	r0, r2
 8001052:	4619      	mov	r1, r3
 8001054:	f04f 0200 	mov.w	r2, #0
 8001058:	4b68      	ldr	r3, [pc, #416]	@ (80011fc <HAL_ADC_ConvCpltCallback+0x214>)
 800105a:	f7ff f887 	bl	800016c <__adddf3>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	4610      	mov	r0, r2
 8001064:	4619      	mov	r1, r3
 8001066:	f7ff fd0f 	bl	8000a88 <__aeabi_d2f>
 800106a:	4603      	mov	r3, r0
 800106c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

		sprintf(msg_uart, "rawValue: %hu\r\n", rawValues[i]);
 8001070:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8001074:	4a5d      	ldr	r2, [pc, #372]	@ (80011ec <HAL_ADC_ConvCpltCallback+0x204>)
 8001076:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800107a:	461a      	mov	r2, r3
 800107c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8001080:	495f      	ldr	r1, [pc, #380]	@ (8001200 <HAL_ADC_ConvCpltCallback+0x218>)
 8001082:	4618      	mov	r0, r3
 8001084:	f004 fe46 	bl	8005d14 <siprintf>
		sprintf(msg_display, "%d", rawValues[i]);
 8001088:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800108c:	4a57      	ldr	r2, [pc, #348]	@ (80011ec <HAL_ADC_ConvCpltCallback+0x204>)
 800108e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001092:	461a      	mov	r2, r3
 8001094:	f107 030c 	add.w	r3, r7, #12
 8001098:	495a      	ldr	r1, [pc, #360]	@ (8001204 <HAL_ADC_ConvCpltCallback+0x21c>)
 800109a:	4618      	mov	r0, r3
 800109c:	f004 fe3a 	bl	8005d14 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) msg_uart, strlen(msg_uart), HAL_MAX_DELAY);
 80010a0:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff f853 	bl	8000150 <strlen>
 80010aa:	4603      	mov	r3, r0
 80010ac:	b29a      	uxth	r2, r3
 80010ae:	f107 018c 	add.w	r1, r7, #140	@ 0x8c
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010b6:	4854      	ldr	r0, [pc, #336]	@ (8001208 <HAL_ADC_ConvCpltCallback+0x220>)
 80010b8:	f003 ff3b 	bl	8004f32 <HAL_UART_Transmit>
		ST7789_WriteString(20, 10, msg_display, Font_16x26, GBLUE, BLACK);
 80010bc:	4b53      	ldr	r3, [pc, #332]	@ (800120c <HAL_ADC_ConvCpltCallback+0x224>)
 80010be:	f107 010c 	add.w	r1, r7, #12
 80010c2:	2200      	movs	r2, #0
 80010c4:	9202      	str	r2, [sp, #8]
 80010c6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80010ca:	9201      	str	r2, [sp, #4]
 80010cc:	685a      	ldr	r2, [r3, #4]
 80010ce:	9200      	str	r2, [sp, #0]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	460a      	mov	r2, r1
 80010d4:	210a      	movs	r1, #10
 80010d6:	2014      	movs	r0, #20
 80010d8:	f000 fd31 	bl	8001b3e <ST7789_WriteString>
		sprintf(msg_uart, "mV: %f\r\n", mV);
 80010dc:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 80010e0:	f7ff f9a2 	bl	8000428 <__aeabi_f2d>
 80010e4:	4602      	mov	r2, r0
 80010e6:	460b      	mov	r3, r1
 80010e8:	f107 008c 	add.w	r0, r7, #140	@ 0x8c
 80010ec:	4948      	ldr	r1, [pc, #288]	@ (8001210 <HAL_ADC_ConvCpltCallback+0x228>)
 80010ee:	f004 fe11 	bl	8005d14 <siprintf>
		sprintf(msg_display, "U: %.4f V", mV/1000.0);
 80010f2:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 80010f6:	f7ff f997 	bl	8000428 <__aeabi_f2d>
 80010fa:	f04f 0200 	mov.w	r2, #0
 80010fe:	4b45      	ldr	r3, [pc, #276]	@ (8001214 <HAL_ADC_ConvCpltCallback+0x22c>)
 8001100:	f7ff fb14 	bl	800072c <__aeabi_ddiv>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	f107 000c 	add.w	r0, r7, #12
 800110c:	4942      	ldr	r1, [pc, #264]	@ (8001218 <HAL_ADC_ConvCpltCallback+0x230>)
 800110e:	f004 fe01 	bl	8005d14 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) msg_uart, strlen(msg_uart), HAL_MAX_DELAY);
 8001112:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff f81a 	bl	8000150 <strlen>
 800111c:	4603      	mov	r3, r0
 800111e:	b29a      	uxth	r2, r3
 8001120:	f107 018c 	add.w	r1, r7, #140	@ 0x8c
 8001124:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001128:	4837      	ldr	r0, [pc, #220]	@ (8001208 <HAL_ADC_ConvCpltCallback+0x220>)
 800112a:	f003 ff02 	bl	8004f32 <HAL_UART_Transmit>
		ST7789_WriteString(20, 40, msg_display, Font_16x26, RED, BLACK);
 800112e:	4b37      	ldr	r3, [pc, #220]	@ (800120c <HAL_ADC_ConvCpltCallback+0x224>)
 8001130:	f107 010c 	add.w	r1, r7, #12
 8001134:	2200      	movs	r2, #0
 8001136:	9202      	str	r2, [sp, #8]
 8001138:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800113c:	9201      	str	r2, [sp, #4]
 800113e:	685a      	ldr	r2, [r3, #4]
 8001140:	9200      	str	r2, [sp, #0]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	460a      	mov	r2, r1
 8001146:	2128      	movs	r1, #40	@ 0x28
 8001148:	2014      	movs	r0, #20
 800114a:	f000 fcf8 	bl	8001b3e <ST7789_WriteString>
		sprintf(msg_uart, "Temperature: %.2f\r\n", temp);
 800114e:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8001152:	f7ff f969 	bl	8000428 <__aeabi_f2d>
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	f107 008c 	add.w	r0, r7, #140	@ 0x8c
 800115e:	492f      	ldr	r1, [pc, #188]	@ (800121c <HAL_ADC_ConvCpltCallback+0x234>)
 8001160:	f004 fdd8 	bl	8005d14 <siprintf>
		sprintf(msg_display, "t: %.2f C", temp);
 8001164:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8001168:	f7ff f95e 	bl	8000428 <__aeabi_f2d>
 800116c:	4602      	mov	r2, r0
 800116e:	460b      	mov	r3, r1
 8001170:	f107 000c 	add.w	r0, r7, #12
 8001174:	492a      	ldr	r1, [pc, #168]	@ (8001220 <HAL_ADC_ConvCpltCallback+0x238>)
 8001176:	f004 fdcd 	bl	8005d14 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) msg_uart, strlen(msg_uart), HAL_MAX_DELAY);
 800117a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800117e:	4618      	mov	r0, r3
 8001180:	f7fe ffe6 	bl	8000150 <strlen>
 8001184:	4603      	mov	r3, r0
 8001186:	b29a      	uxth	r2, r3
 8001188:	f107 018c 	add.w	r1, r7, #140	@ 0x8c
 800118c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001190:	481d      	ldr	r0, [pc, #116]	@ (8001208 <HAL_ADC_ConvCpltCallback+0x220>)
 8001192:	f003 fece 	bl	8004f32 <HAL_UART_Transmit>
		ST7789_WriteString(20, 60, msg_display, Font_16x26, YELLOW, BLACK);
 8001196:	4b1d      	ldr	r3, [pc, #116]	@ (800120c <HAL_ADC_ConvCpltCallback+0x224>)
 8001198:	f107 010c 	add.w	r1, r7, #12
 800119c:	2200      	movs	r2, #0
 800119e:	9202      	str	r2, [sp, #8]
 80011a0:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80011a4:	9201      	str	r2, [sp, #4]
 80011a6:	685a      	ldr	r2, [r3, #4]
 80011a8:	9200      	str	r2, [sp, #0]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	460a      	mov	r2, r1
 80011ae:	213c      	movs	r1, #60	@ 0x3c
 80011b0:	2014      	movs	r0, #20
 80011b2:	f000 fcc4 	bl	8001b3e <ST7789_WriteString>
	for(uint8_t i = 0; i < hadc1.Init.NbrOfConversion; i++) {
 80011b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80011ba:	3301      	adds	r3, #1
 80011bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80011c0:	f897 2117 	ldrb.w	r2, [r7, #279]	@ 0x117
 80011c4:	4b17      	ldr	r3, [pc, #92]	@ (8001224 <HAL_ADC_ConvCpltCallback+0x23c>)
 80011c6:	691b      	ldr	r3, [r3, #16]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	f4ff af1c 	bcc.w	8001006 <HAL_ADC_ConvCpltCallback+0x1e>
	}
	HAL_ADC_Stop_DMA(&hadc1);
 80011ce:	4815      	ldr	r0, [pc, #84]	@ (8001224 <HAL_ADC_ConvCpltCallback+0x23c>)
 80011d0:	f001 f9ca 	bl	8002568 <HAL_ADC_Stop_DMA>
}
 80011d4:	bf00      	nop
 80011d6:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	33333333 	.word	0x33333333
 80011e4:	40113333 	.word	0x40113333
 80011e8:	2000039c 	.word	0x2000039c
 80011ec:	200003a0 	.word	0x200003a0
 80011f0:	457ff000 	.word	0x457ff000
 80011f4:	454e4000 	.word	0x454e4000
 80011f8:	44b68000 	.word	0x44b68000
 80011fc:	40390000 	.word	0x40390000
 8001200:	08007fa8 	.word	0x08007fa8
 8001204:	08007fb8 	.word	0x08007fb8
 8001208:	20000354 	.word	0x20000354
 800120c:	20000000 	.word	0x20000000
 8001210:	08007fbc 	.word	0x08007fbc
 8001214:	408f4000 	.word	0x408f4000
 8001218:	08007fc8 	.word	0x08007fc8
 800121c:	08007fd4 	.word	0x08007fd4
 8001220:	08007fe8 	.word	0x08007fe8
 8001224:	200001fc 	.word	0x200001fc

08001228 <run_adc>:

void run_adc(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
	static uint16_t count = 0;
	count++;
 800122c:	4b0c      	ldr	r3, [pc, #48]	@ (8001260 <run_adc+0x38>)
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	3301      	adds	r3, #1
 8001232:	b29a      	uxth	r2, r3
 8001234:	4b0a      	ldr	r3, [pc, #40]	@ (8001260 <run_adc+0x38>)
 8001236:	801a      	strh	r2, [r3, #0]
	if ((count % 5) == 0){
 8001238:	4b09      	ldr	r3, [pc, #36]	@ (8001260 <run_adc+0x38>)
 800123a:	881a      	ldrh	r2, [r3, #0]
 800123c:	4b09      	ldr	r3, [pc, #36]	@ (8001264 <run_adc+0x3c>)
 800123e:	fba3 1302 	umull	r1, r3, r3, r2
 8001242:	0899      	lsrs	r1, r3, #2
 8001244:	460b      	mov	r3, r1
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	440b      	add	r3, r1
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	b29b      	uxth	r3, r3
 800124e:	2b00      	cmp	r3, #0
 8001250:	d104      	bne.n	800125c <run_adc+0x34>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)rawValues, 3);
 8001252:	2203      	movs	r2, #3
 8001254:	4904      	ldr	r1, [pc, #16]	@ (8001268 <run_adc+0x40>)
 8001256:	4805      	ldr	r0, [pc, #20]	@ (800126c <run_adc+0x44>)
 8001258:	f001 f8a8 	bl	80023ac <HAL_ADC_Start_DMA>
	}
}
 800125c:	bf00      	nop
 800125e:	bd80      	pop	{r7, pc}
 8001260:	200003a6 	.word	0x200003a6
 8001264:	cccccccd 	.word	0xcccccccd
 8001268:	200003a0 	.word	0x200003a0
 800126c:	200001fc 	.word	0x200001fc

08001270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b0c0      	sub	sp, #256	@ 0x100
 8001274:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001276:	f000 ff3b 	bl	80020f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800127a:	f000 f81f 	bl	80012bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800127e:	f000 f9dd 	bl	800163c <MX_GPIO_Init>
  MX_DMA_Init();
 8001282:	f000 f9b5 	bl	80015f0 <MX_DMA_Init>
  MX_SPI1_Init();
 8001286:	f000 f8d1 	bl	800142c <MX_SPI1_Init>
  MX_ADC1_Init();
 800128a:	f000 f873 	bl	8001374 <MX_ADC1_Init>
  MX_TIM1_Init();
 800128e:	f000 f903 	bl	8001498 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001292:	f000 f983 	bl	800159c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	ST7789_Init();
 8001296:	f000 fb11 	bl	80018bc <ST7789_Init>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 800129a:	2201      	movs	r2, #1
 800129c:	2108      	movs	r1, #8
 800129e:	4805      	ldr	r0, [pc, #20]	@ (80012b4 <main+0x44>)
 80012a0:	f002 f876 	bl	8003390 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	HAL_TIM_Base_Start_IT(&htim1);
 80012a4:	4804      	ldr	r0, [pc, #16]	@ (80012b8 <main+0x48>)
 80012a6:	f003 f921 	bl	80044ec <HAL_TIM_Base_Start_IT>
	ST7789_Fill_Color(BLACK);
 80012aa:	2000      	movs	r0, #0
 80012ac:	f000 fbac 	bl	8001a08 <ST7789_Fill_Color>
//		sprintf(msg_uart, "Temperature: %.2f\r\n", temp);
//		sprintf(msg_display, "t: %.2f C", temp);
//		HAL_UART_Transmit(&huart1, (uint8_t*) msg_uart, strlen(msg_uart), HAL_MAX_DELAY);
//		ST7789_WriteString(20, 60, msg_display, Font_16x26, YELLOW, BLACK);
//	}
	while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <main+0x40>
 80012b4:	40010800 	.word	0x40010800
 80012b8:	2000030c 	.word	0x2000030c

080012bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b094      	sub	sp, #80	@ 0x50
 80012c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012c6:	2228      	movs	r2, #40	@ 0x28
 80012c8:	2100      	movs	r1, #0
 80012ca:	4618      	mov	r0, r3
 80012cc:	f004 fd87 	bl	8005dde <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012d0:	f107 0314 	add.w	r3, r7, #20
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012e0:	1d3b      	adds	r3, r7, #4
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
 80012ea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012ec:	2301      	movs	r3, #1
 80012ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012f6:	2300      	movs	r3, #0
 80012f8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012fa:	2301      	movs	r3, #1
 80012fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012fe:	2302      	movs	r3, #2
 8001300:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001302:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001306:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001308:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800130c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800130e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001312:	4618      	mov	r0, r3
 8001314:	f002 f854 	bl	80033c0 <HAL_RCC_OscConfig>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800131e:	f000 f9cb 	bl	80016b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001322:	230f      	movs	r3, #15
 8001324:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001326:	2302      	movs	r3, #2
 8001328:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800132a:	2300      	movs	r3, #0
 800132c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800132e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001332:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001334:	2300      	movs	r3, #0
 8001336:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001338:	f107 0314 	add.w	r3, r7, #20
 800133c:	2102      	movs	r1, #2
 800133e:	4618      	mov	r0, r3
 8001340:	f002 fac0 	bl	80038c4 <HAL_RCC_ClockConfig>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800134a:	f000 f9b5 	bl	80016b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800134e:	2302      	movs	r3, #2
 8001350:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001352:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001356:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001358:	1d3b      	adds	r3, r7, #4
 800135a:	4618      	mov	r0, r3
 800135c:	f002 fc40 	bl	8003be0 <HAL_RCCEx_PeriphCLKConfig>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001366:	f000 f9a7 	bl	80016b8 <Error_Handler>
  }
}
 800136a:	bf00      	nop
 800136c:	3750      	adds	r7, #80	@ 0x50
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
	...

08001374 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800137a:	1d3b      	adds	r3, r7, #4
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001384:	4b26      	ldr	r3, [pc, #152]	@ (8001420 <MX_ADC1_Init+0xac>)
 8001386:	4a27      	ldr	r2, [pc, #156]	@ (8001424 <MX_ADC1_Init+0xb0>)
 8001388:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800138a:	4b25      	ldr	r3, [pc, #148]	@ (8001420 <MX_ADC1_Init+0xac>)
 800138c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001390:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001392:	4b23      	ldr	r3, [pc, #140]	@ (8001420 <MX_ADC1_Init+0xac>)
 8001394:	2201      	movs	r2, #1
 8001396:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001398:	4b21      	ldr	r3, [pc, #132]	@ (8001420 <MX_ADC1_Init+0xac>)
 800139a:	2200      	movs	r2, #0
 800139c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800139e:	4b20      	ldr	r3, [pc, #128]	@ (8001420 <MX_ADC1_Init+0xac>)
 80013a0:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80013a4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001420 <MX_ADC1_Init+0xac>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 80013ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001420 <MX_ADC1_Init+0xac>)
 80013ae:	2203      	movs	r2, #3
 80013b0:	611a      	str	r2, [r3, #16]
  hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80013b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001428 <MX_ADC1_Init+0xb4>)
 80013b4:	2220      	movs	r2, #32
 80013b6:	619a      	str	r2, [r3, #24]

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013b8:	4819      	ldr	r0, [pc, #100]	@ (8001420 <MX_ADC1_Init+0xac>)
 80013ba:	f000 ff1f 	bl	80021fc <HAL_ADC_Init>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_ADC1_Init+0x54>
  {
    Error_Handler();
 80013c4:	f000 f978 	bl	80016b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80013c8:	2310      	movs	r3, #16
 80013ca:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013cc:	2301      	movs	r3, #1
 80013ce:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80013d0:	2307      	movs	r3, #7
 80013d2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013d4:	1d3b      	adds	r3, r7, #4
 80013d6:	4619      	mov	r1, r3
 80013d8:	4811      	ldr	r0, [pc, #68]	@ (8001420 <MX_ADC1_Init+0xac>)
 80013da:	f001 f923 	bl	8002624 <HAL_ADC_ConfigChannel>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80013e4:	f000 f968 	bl	80016b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80013e8:	2302      	movs	r3, #2
 80013ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013ec:	1d3b      	adds	r3, r7, #4
 80013ee:	4619      	mov	r1, r3
 80013f0:	480b      	ldr	r0, [pc, #44]	@ (8001420 <MX_ADC1_Init+0xac>)
 80013f2:	f001 f917 	bl	8002624 <HAL_ADC_ConfigChannel>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80013fc:	f000 f95c 	bl	80016b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001400:	2303      	movs	r3, #3
 8001402:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001404:	1d3b      	adds	r3, r7, #4
 8001406:	4619      	mov	r1, r3
 8001408:	4805      	ldr	r0, [pc, #20]	@ (8001420 <MX_ADC1_Init+0xac>)
 800140a:	f001 f90b 	bl	8002624 <HAL_ADC_ConfigChannel>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 8001414:	f000 f950 	bl	80016b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001418:	bf00      	nop
 800141a:	3710      	adds	r7, #16
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	200001fc 	.word	0x200001fc
 8001424:	40012400 	.word	0x40012400
 8001428:	2000022c 	.word	0x2000022c

0800142c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001430:	4b17      	ldr	r3, [pc, #92]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001432:	4a18      	ldr	r2, [pc, #96]	@ (8001494 <MX_SPI1_Init+0x68>)
 8001434:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001436:	4b16      	ldr	r3, [pc, #88]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001438:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800143c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800143e:	4b14      	ldr	r3, [pc, #80]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001444:	4b12      	ldr	r3, [pc, #72]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001446:	2200      	movs	r2, #0
 8001448:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800144a:	4b11      	ldr	r3, [pc, #68]	@ (8001490 <MX_SPI1_Init+0x64>)
 800144c:	2202      	movs	r2, #2
 800144e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001450:	4b0f      	ldr	r3, [pc, #60]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001452:	2201      	movs	r2, #1
 8001454:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001456:	4b0e      	ldr	r3, [pc, #56]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001458:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800145c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800145e:	4b0c      	ldr	r3, [pc, #48]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001460:	2210      	movs	r2, #16
 8001462:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001464:	4b0a      	ldr	r3, [pc, #40]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001466:	2200      	movs	r2, #0
 8001468:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800146a:	4b09      	ldr	r3, [pc, #36]	@ (8001490 <MX_SPI1_Init+0x64>)
 800146c:	2200      	movs	r2, #0
 800146e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001470:	4b07      	ldr	r3, [pc, #28]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001472:	2200      	movs	r2, #0
 8001474:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001476:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001478:	220a      	movs	r2, #10
 800147a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800147c:	4804      	ldr	r0, [pc, #16]	@ (8001490 <MX_SPI1_Init+0x64>)
 800147e:	f002 fc65 	bl	8003d4c <HAL_SPI_Init>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001488:	f000 f916 	bl	80016b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20000270 	.word	0x20000270
 8001494:	40013000 	.word	0x40013000

08001498 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b092      	sub	sp, #72	@ 0x48
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800149e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]
 80014b8:	615a      	str	r2, [r3, #20]
 80014ba:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014bc:	1d3b      	adds	r3, r7, #4
 80014be:	2220      	movs	r2, #32
 80014c0:	2100      	movs	r1, #0
 80014c2:	4618      	mov	r0, r3
 80014c4:	f004 fc8b 	bl	8005dde <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014c8:	4b32      	ldr	r3, [pc, #200]	@ (8001594 <MX_TIM1_Init+0xfc>)
 80014ca:	4a33      	ldr	r2, [pc, #204]	@ (8001598 <MX_TIM1_Init+0x100>)
 80014cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 719;
 80014ce:	4b31      	ldr	r3, [pc, #196]	@ (8001594 <MX_TIM1_Init+0xfc>)
 80014d0:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80014d4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001594 <MX_TIM1_Init+0xfc>)
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80014dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001594 <MX_TIM1_Init+0xfc>)
 80014de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014e2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001594 <MX_TIM1_Init+0xfc>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001594 <MX_TIM1_Init+0xfc>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014f0:	4b28      	ldr	r3, [pc, #160]	@ (8001594 <MX_TIM1_Init+0xfc>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80014f6:	4827      	ldr	r0, [pc, #156]	@ (8001594 <MX_TIM1_Init+0xfc>)
 80014f8:	f003 f84a 	bl	8004590 <HAL_TIM_OC_Init>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001502:	f000 f8d9 	bl	80016b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001506:	2300      	movs	r3, #0
 8001508:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800150a:	2300      	movs	r3, #0
 800150c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800150e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001512:	4619      	mov	r1, r3
 8001514:	481f      	ldr	r0, [pc, #124]	@ (8001594 <MX_TIM1_Init+0xfc>)
 8001516:	f003 fbfb 	bl	8004d10 <HAL_TIMEx_MasterConfigSynchronization>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8001520:	f000 f8ca 	bl	80016b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001524:	2300      	movs	r3, #0
 8001526:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800152c:	2300      	movs	r3, #0
 800152e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001530:	2300      	movs	r3, #0
 8001532:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001534:	2300      	movs	r3, #0
 8001536:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001538:	2300      	movs	r3, #0
 800153a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800153c:	2300      	movs	r3, #0
 800153e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001540:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001544:	2200      	movs	r2, #0
 8001546:	4619      	mov	r1, r3
 8001548:	4812      	ldr	r0, [pc, #72]	@ (8001594 <MX_TIM1_Init+0xfc>)
 800154a:	f003 f961 	bl	8004810 <HAL_TIM_OC_ConfigChannel>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8001554:	f000 f8b0 	bl	80016b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001558:	2300      	movs	r3, #0
 800155a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800155c:	2300      	movs	r3, #0
 800155e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001560:	2300      	movs	r3, #0
 8001562:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800156c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001570:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001572:	2300      	movs	r3, #0
 8001574:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001576:	1d3b      	adds	r3, r7, #4
 8001578:	4619      	mov	r1, r3
 800157a:	4806      	ldr	r0, [pc, #24]	@ (8001594 <MX_TIM1_Init+0xfc>)
 800157c:	f003 fc26 	bl	8004dcc <HAL_TIMEx_ConfigBreakDeadTime>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 8001586:	f000 f897 	bl	80016b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800158a:	bf00      	nop
 800158c:	3748      	adds	r7, #72	@ 0x48
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	2000030c 	.word	0x2000030c
 8001598:	40012c00 	.word	0x40012c00

0800159c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015a0:	4b11      	ldr	r3, [pc, #68]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015a2:	4a12      	ldr	r2, [pc, #72]	@ (80015ec <MX_USART1_UART_Init+0x50>)
 80015a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015a6:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015ae:	4b0e      	ldr	r3, [pc, #56]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015b4:	4b0c      	ldr	r3, [pc, #48]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015ba:	4b0b      	ldr	r3, [pc, #44]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015bc:	2200      	movs	r2, #0
 80015be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015c0:	4b09      	ldr	r3, [pc, #36]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015c2:	220c      	movs	r2, #12
 80015c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015c6:	4b08      	ldr	r3, [pc, #32]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015cc:	4b06      	ldr	r3, [pc, #24]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015d2:	4805      	ldr	r0, [pc, #20]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015d4:	f003 fc5d 	bl	8004e92 <HAL_UART_Init>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80015de:	f000 f86b 	bl	80016b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	20000354 	.word	0x20000354
 80015ec:	40013800 	.word	0x40013800

080015f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015f6:	4b10      	ldr	r3, [pc, #64]	@ (8001638 <MX_DMA_Init+0x48>)
 80015f8:	695b      	ldr	r3, [r3, #20]
 80015fa:	4a0f      	ldr	r2, [pc, #60]	@ (8001638 <MX_DMA_Init+0x48>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	6153      	str	r3, [r2, #20]
 8001602:	4b0d      	ldr	r3, [pc, #52]	@ (8001638 <MX_DMA_Init+0x48>)
 8001604:	695b      	ldr	r3, [r3, #20]
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800160e:	2200      	movs	r2, #0
 8001610:	2100      	movs	r1, #0
 8001612:	200b      	movs	r0, #11
 8001614:	f001 fad7 	bl	8002bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001618:	200b      	movs	r0, #11
 800161a:	f001 faf0 	bl	8002bfe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800161e:	2200      	movs	r2, #0
 8001620:	2100      	movs	r1, #0
 8001622:	200d      	movs	r0, #13
 8001624:	f001 facf 	bl	8002bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001628:	200d      	movs	r0, #13
 800162a:	f001 fae8 	bl	8002bfe <HAL_NVIC_EnableIRQ>

}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40021000 	.word	0x40021000

0800163c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001642:	f107 0308 	add.w	r3, r7, #8
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]
 800164c:	609a      	str	r2, [r3, #8]
 800164e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001650:	4b17      	ldr	r3, [pc, #92]	@ (80016b0 <MX_GPIO_Init+0x74>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	4a16      	ldr	r2, [pc, #88]	@ (80016b0 <MX_GPIO_Init+0x74>)
 8001656:	f043 0320 	orr.w	r3, r3, #32
 800165a:	6193      	str	r3, [r2, #24]
 800165c:	4b14      	ldr	r3, [pc, #80]	@ (80016b0 <MX_GPIO_Init+0x74>)
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	f003 0320 	and.w	r3, r3, #32
 8001664:	607b      	str	r3, [r7, #4]
 8001666:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001668:	4b11      	ldr	r3, [pc, #68]	@ (80016b0 <MX_GPIO_Init+0x74>)
 800166a:	699b      	ldr	r3, [r3, #24]
 800166c:	4a10      	ldr	r2, [pc, #64]	@ (80016b0 <MX_GPIO_Init+0x74>)
 800166e:	f043 0304 	orr.w	r3, r3, #4
 8001672:	6193      	str	r3, [r2, #24]
 8001674:	4b0e      	ldr	r3, [pc, #56]	@ (80016b0 <MX_GPIO_Init+0x74>)
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	f003 0304 	and.w	r3, r3, #4
 800167c:	603b      	str	r3, [r7, #0]
 800167e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8001680:	2200      	movs	r2, #0
 8001682:	210e      	movs	r1, #14
 8001684:	480b      	ldr	r0, [pc, #44]	@ (80016b4 <MX_GPIO_Init+0x78>)
 8001686:	f001 fe83 	bl	8003390 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800168a:	230e      	movs	r3, #14
 800168c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800168e:	2301      	movs	r3, #1
 8001690:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001692:	2300      	movs	r3, #0
 8001694:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001696:	2302      	movs	r3, #2
 8001698:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800169a:	f107 0308 	add.w	r3, r7, #8
 800169e:	4619      	mov	r1, r3
 80016a0:	4804      	ldr	r0, [pc, #16]	@ (80016b4 <MX_GPIO_Init+0x78>)
 80016a2:	f001 fcf1 	bl	8003088 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016a6:	bf00      	nop
 80016a8:	3718      	adds	r7, #24
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40021000 	.word	0x40021000
 80016b4:	40010800 	.word	0x40010800

080016b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016bc:	b672      	cpsid	i
}
 80016be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <Error_Handler+0x8>

080016c4 <ST7789_WriteCommand>:
 * @brief Write command to ST7789 controller
 * @param cmd -> command to write
 * @return none
 */
static void ST7789_WriteCommand(uint8_t cmd)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 80016ce:	bf00      	nop
	ST7789_DC_Clr();
 80016d0:	2200      	movs	r2, #0
 80016d2:	2104      	movs	r1, #4
 80016d4:	4807      	ldr	r0, [pc, #28]	@ (80016f4 <ST7789_WriteCommand+0x30>)
 80016d6:	f001 fe5b 	bl	8003390 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80016da:	1df9      	adds	r1, r7, #7
 80016dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016e0:	2201      	movs	r2, #1
 80016e2:	4805      	ldr	r0, [pc, #20]	@ (80016f8 <ST7789_WriteCommand+0x34>)
 80016e4:	f002 fbb6 	bl	8003e54 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 80016e8:	bf00      	nop
}
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40010800 	.word	0x40010800
 80016f8:	20000270 	.word	0x20000270

080016fc <ST7789_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
	ST7789_Select();
 8001706:	bf00      	nop
	ST7789_DC_Set();
 8001708:	2201      	movs	r2, #1
 800170a:	2104      	movs	r1, #4
 800170c:	481b      	ldr	r0, [pc, #108]	@ (800177c <ST7789_WriteData+0x80>)
 800170e:	f001 fe3f 	bl	8003390 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once

	while (buff_size > 0) {
 8001712:	e02a      	b.n	800176a <ST7789_WriteData+0x6e>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800171a:	4293      	cmp	r3, r2
 800171c:	bf28      	it	cs
 800171e:	4613      	movcs	r3, r2
 8001720:	81fb      	strh	r3, [r7, #14]
		#ifdef USE_DMA
			if (DMA_MIN_SIZE <= buff_size)
 8001722:	4b17      	ldr	r3, [pc, #92]	@ (8001780 <ST7789_WriteData+0x84>)
 8001724:	881b      	ldrh	r3, [r3, #0]
 8001726:	461a      	mov	r2, r3
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	4293      	cmp	r3, r2
 800172c:	d30e      	bcc.n	800174c <ST7789_WriteData+0x50>
			{
				HAL_SPI_Transmit_DMA(&ST7789_SPI_PORT, buff, chunk_size);
 800172e:	89fb      	ldrh	r3, [r7, #14]
 8001730:	461a      	mov	r2, r3
 8001732:	6879      	ldr	r1, [r7, #4]
 8001734:	4813      	ldr	r0, [pc, #76]	@ (8001784 <ST7789_WriteData+0x88>)
 8001736:	f002 fcd1 	bl	80040dc <HAL_SPI_Transmit_DMA>
				while (ST7789_SPI_PORT.hdmatx->State != HAL_DMA_STATE_READY)
 800173a:	bf00      	nop
 800173c:	4b11      	ldr	r3, [pc, #68]	@ (8001784 <ST7789_WriteData+0x88>)
 800173e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001740:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001744:	b2db      	uxtb	r3, r3
 8001746:	2b01      	cmp	r3, #1
 8001748:	d1f8      	bne.n	800173c <ST7789_WriteData+0x40>
 800174a:	e006      	b.n	800175a <ST7789_WriteData+0x5e>
				{}
			}
			else
				HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 800174c:	89fa      	ldrh	r2, [r7, #14]
 800174e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001752:	6879      	ldr	r1, [r7, #4]
 8001754:	480b      	ldr	r0, [pc, #44]	@ (8001784 <ST7789_WriteData+0x88>)
 8001756:	f002 fb7d 	bl	8003e54 <HAL_SPI_Transmit>
		#else
			HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
		#endif
		buff += chunk_size;
 800175a:	89fb      	ldrh	r3, [r7, #14]
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	4413      	add	r3, r2
 8001760:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 8001762:	89fb      	ldrh	r3, [r7, #14]
 8001764:	683a      	ldr	r2, [r7, #0]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d1d1      	bne.n	8001714 <ST7789_WriteData+0x18>
	}

	ST7789_UnSelect();
 8001770:	bf00      	nop
}
 8001772:	bf00      	nop
 8001774:	3710      	adds	r7, #16
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40010800 	.word	0x40010800
 8001780:	20000008 	.word	0x20000008
 8001784:	20000270 	.word	0x20000270

08001788 <ST7789_WriteSmallData>:
 * @brief Write data to ST7789 controller, simplify for 8bit data.
 * data -> data to write
 * @return none
 */
static void ST7789_WriteSmallData(uint8_t data)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 8001792:	bf00      	nop
	ST7789_DC_Set();
 8001794:	2201      	movs	r2, #1
 8001796:	2104      	movs	r1, #4
 8001798:	4807      	ldr	r0, [pc, #28]	@ (80017b8 <ST7789_WriteSmallData+0x30>)
 800179a:	f001 fdf9 	bl	8003390 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 800179e:	1df9      	adds	r1, r7, #7
 80017a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80017a4:	2201      	movs	r2, #1
 80017a6:	4805      	ldr	r0, [pc, #20]	@ (80017bc <ST7789_WriteSmallData+0x34>)
 80017a8:	f002 fb54 	bl	8003e54 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 80017ac:	bf00      	nop
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40010800 	.word	0x40010800
 80017bc:	20000270 	.word	0x20000270

080017c0 <ST7789_SetRotation>:
 * @brief Set the rotation direction of the display
 * @param m -> rotation parameter(please refer it in st7789.h)
 * @return none
 */
void ST7789_SetRotation(uint8_t m)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 80017ca:	2036      	movs	r0, #54	@ 0x36
 80017cc:	f7ff ff7a 	bl	80016c4 <ST7789_WriteCommand>
	switch (m) {
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	2b03      	cmp	r3, #3
 80017d4:	d81a      	bhi.n	800180c <ST7789_SetRotation+0x4c>
 80017d6:	a201      	add	r2, pc, #4	@ (adr r2, 80017dc <ST7789_SetRotation+0x1c>)
 80017d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017dc:	080017ed 	.word	0x080017ed
 80017e0:	080017f5 	.word	0x080017f5
 80017e4:	080017fd 	.word	0x080017fd
 80017e8:	08001805 	.word	0x08001805
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 80017ec:	20c0      	movs	r0, #192	@ 0xc0
 80017ee:	f7ff ffcb 	bl	8001788 <ST7789_WriteSmallData>
		break;
 80017f2:	e00c      	b.n	800180e <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 80017f4:	20a0      	movs	r0, #160	@ 0xa0
 80017f6:	f7ff ffc7 	bl	8001788 <ST7789_WriteSmallData>
		break;
 80017fa:	e008      	b.n	800180e <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 80017fc:	2000      	movs	r0, #0
 80017fe:	f7ff ffc3 	bl	8001788 <ST7789_WriteSmallData>
		break;
 8001802:	e004      	b.n	800180e <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8001804:	2060      	movs	r0, #96	@ 0x60
 8001806:	f7ff ffbf 	bl	8001788 <ST7789_WriteSmallData>
		break;
 800180a:	e000      	b.n	800180e <ST7789_SetRotation+0x4e>
	default:
		break;
 800180c:	bf00      	nop
	}
}
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop

08001818 <ST7789_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8001818:	b590      	push	{r4, r7, lr}
 800181a:	b087      	sub	sp, #28
 800181c:	af00      	add	r7, sp, #0
 800181e:	4604      	mov	r4, r0
 8001820:	4608      	mov	r0, r1
 8001822:	4611      	mov	r1, r2
 8001824:	461a      	mov	r2, r3
 8001826:	4623      	mov	r3, r4
 8001828:	80fb      	strh	r3, [r7, #6]
 800182a:	4603      	mov	r3, r0
 800182c:	80bb      	strh	r3, [r7, #4]
 800182e:	460b      	mov	r3, r1
 8001830:	807b      	strh	r3, [r7, #2]
 8001832:	4613      	mov	r3, r2
 8001834:	803b      	strh	r3, [r7, #0]
	ST7789_Select();
 8001836:	bf00      	nop
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 8001838:	88fb      	ldrh	r3, [r7, #6]
 800183a:	82fb      	strh	r3, [r7, #22]
 800183c:	887b      	ldrh	r3, [r7, #2]
 800183e:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 8001840:	88bb      	ldrh	r3, [r7, #4]
 8001842:	827b      	strh	r3, [r7, #18]
 8001844:	883b      	ldrh	r3, [r7, #0]
 8001846:	823b      	strh	r3, [r7, #16]
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 8001848:	202a      	movs	r0, #42	@ 0x2a
 800184a:	f7ff ff3b 	bl	80016c4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 800184e:	8afb      	ldrh	r3, [r7, #22]
 8001850:	0a1b      	lsrs	r3, r3, #8
 8001852:	b29b      	uxth	r3, r3
 8001854:	b2db      	uxtb	r3, r3
 8001856:	733b      	strb	r3, [r7, #12]
 8001858:	8afb      	ldrh	r3, [r7, #22]
 800185a:	b2db      	uxtb	r3, r3
 800185c:	737b      	strb	r3, [r7, #13]
 800185e:	8abb      	ldrh	r3, [r7, #20]
 8001860:	0a1b      	lsrs	r3, r3, #8
 8001862:	b29b      	uxth	r3, r3
 8001864:	b2db      	uxtb	r3, r3
 8001866:	73bb      	strb	r3, [r7, #14]
 8001868:	8abb      	ldrh	r3, [r7, #20]
 800186a:	b2db      	uxtb	r3, r3
 800186c:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 800186e:	f107 030c 	add.w	r3, r7, #12
 8001872:	2104      	movs	r1, #4
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff ff41 	bl	80016fc <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 800187a:	202b      	movs	r0, #43	@ 0x2b
 800187c:	f7ff ff22 	bl	80016c4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 8001880:	8a7b      	ldrh	r3, [r7, #18]
 8001882:	0a1b      	lsrs	r3, r3, #8
 8001884:	b29b      	uxth	r3, r3
 8001886:	b2db      	uxtb	r3, r3
 8001888:	723b      	strb	r3, [r7, #8]
 800188a:	8a7b      	ldrh	r3, [r7, #18]
 800188c:	b2db      	uxtb	r3, r3
 800188e:	727b      	strb	r3, [r7, #9]
 8001890:	8a3b      	ldrh	r3, [r7, #16]
 8001892:	0a1b      	lsrs	r3, r3, #8
 8001894:	b29b      	uxth	r3, r3
 8001896:	b2db      	uxtb	r3, r3
 8001898:	72bb      	strb	r3, [r7, #10]
 800189a:	8a3b      	ldrh	r3, [r7, #16]
 800189c:	b2db      	uxtb	r3, r3
 800189e:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 80018a0:	f107 0308 	add.w	r3, r7, #8
 80018a4:	2104      	movs	r1, #4
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff ff28 	bl	80016fc <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 80018ac:	202c      	movs	r0, #44	@ 0x2c
 80018ae:	f7ff ff09 	bl	80016c4 <ST7789_WriteCommand>
	ST7789_UnSelect();
 80018b2:	bf00      	nop
}
 80018b4:	bf00      	nop
 80018b6:	371c      	adds	r7, #28
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd90      	pop	{r4, r7, pc}

080018bc <ST7789_Init>:
 * @brief Initialize ST7789 controller
 * @param none
 * @return none
 */
void ST7789_Init(void)
{
 80018bc:	b590      	push	{r4, r7, lr}
 80018be:	b08b      	sub	sp, #44	@ 0x2c
 80018c0:	af00      	add	r7, sp, #0
	#ifdef USE_DMA
		memset(disp_buf, 0, sizeof(disp_buf));
 80018c2:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 80018c6:	2100      	movs	r1, #0
 80018c8:	484a      	ldr	r0, [pc, #296]	@ (80019f4 <ST7789_Init+0x138>)
 80018ca:	f004 fa88 	bl	8005dde <memset>
	#endif
	HAL_Delay(10);
 80018ce:	200a      	movs	r0, #10
 80018d0:	f000 fc70 	bl	80021b4 <HAL_Delay>
    ST7789_RST_Clr();
 80018d4:	2200      	movs	r2, #0
 80018d6:	2102      	movs	r1, #2
 80018d8:	4847      	ldr	r0, [pc, #284]	@ (80019f8 <ST7789_Init+0x13c>)
 80018da:	f001 fd59 	bl	8003390 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80018de:	200a      	movs	r0, #10
 80018e0:	f000 fc68 	bl	80021b4 <HAL_Delay>
    ST7789_RST_Set();
 80018e4:	2201      	movs	r2, #1
 80018e6:	2102      	movs	r1, #2
 80018e8:	4843      	ldr	r0, [pc, #268]	@ (80019f8 <ST7789_Init+0x13c>)
 80018ea:	f001 fd51 	bl	8003390 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 80018ee:	2014      	movs	r0, #20
 80018f0:	f000 fc60 	bl	80021b4 <HAL_Delay>

    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 80018f4:	203a      	movs	r0, #58	@ 0x3a
 80018f6:	f7ff fee5 	bl	80016c4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 80018fa:	2055      	movs	r0, #85	@ 0x55
 80018fc:	f7ff ff44 	bl	8001788 <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 8001900:	20b2      	movs	r0, #178	@ 0xb2
 8001902:	f7ff fedf 	bl	80016c4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 8001906:	4a3d      	ldr	r2, [pc, #244]	@ (80019fc <ST7789_Init+0x140>)
 8001908:	f107 0320 	add.w	r3, r7, #32
 800190c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001910:	6018      	str	r0, [r3, #0]
 8001912:	3304      	adds	r3, #4
 8001914:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 8001916:	f107 0320 	add.w	r3, r7, #32
 800191a:	2105      	movs	r1, #5
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff feed 	bl	80016fc <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 8001922:	2002      	movs	r0, #2
 8001924:	f7ff ff4c 	bl	80017c0 <ST7789_SetRotation>
	
	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0XB7);				//	Gate Control
 8001928:	20b7      	movs	r0, #183	@ 0xb7
 800192a:	f7ff fecb 	bl	80016c4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 800192e:	2035      	movs	r0, #53	@ 0x35
 8001930:	f7ff ff2a 	bl	8001788 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 8001934:	20bb      	movs	r0, #187	@ 0xbb
 8001936:	f7ff fec5 	bl	80016c4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 800193a:	2019      	movs	r0, #25
 800193c:	f7ff ff24 	bl	8001788 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 8001940:	20c0      	movs	r0, #192	@ 0xc0
 8001942:	f7ff febf 	bl	80016c4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 8001946:	202c      	movs	r0, #44	@ 0x2c
 8001948:	f7ff ff1e 	bl	8001788 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 800194c:	20c2      	movs	r0, #194	@ 0xc2
 800194e:	f7ff feb9 	bl	80016c4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 8001952:	2001      	movs	r0, #1
 8001954:	f7ff ff18 	bl	8001788 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 8001958:	20c3      	movs	r0, #195	@ 0xc3
 800195a:	f7ff feb3 	bl	80016c4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 800195e:	2012      	movs	r0, #18
 8001960:	f7ff ff12 	bl	8001788 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 8001964:	20c4      	movs	r0, #196	@ 0xc4
 8001966:	f7ff fead 	bl	80016c4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 800196a:	2020      	movs	r0, #32
 800196c:	f7ff ff0c 	bl	8001788 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 8001970:	20c6      	movs	r0, #198	@ 0xc6
 8001972:	f7ff fea7 	bl	80016c4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 8001976:	200f      	movs	r0, #15
 8001978:	f7ff ff06 	bl	8001788 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 800197c:	20d0      	movs	r0, #208	@ 0xd0
 800197e:	f7ff fea1 	bl	80016c4 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 8001982:	20a4      	movs	r0, #164	@ 0xa4
 8001984:	f7ff ff00 	bl	8001788 <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 8001988:	20a1      	movs	r0, #161	@ 0xa1
 800198a:	f7ff fefd 	bl	8001788 <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 800198e:	20e0      	movs	r0, #224	@ 0xe0
 8001990:	f7ff fe98 	bl	80016c4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 8001994:	4b1a      	ldr	r3, [pc, #104]	@ (8001a00 <ST7789_Init+0x144>)
 8001996:	f107 0410 	add.w	r4, r7, #16
 800199a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800199c:	c407      	stmia	r4!, {r0, r1, r2}
 800199e:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80019a0:	f107 0310 	add.w	r3, r7, #16
 80019a4:	210e      	movs	r1, #14
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff fea8 	bl	80016fc <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 80019ac:	20e1      	movs	r0, #225	@ 0xe1
 80019ae:	f7ff fe89 	bl	80016c4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 80019b2:	4b14      	ldr	r3, [pc, #80]	@ (8001a04 <ST7789_Init+0x148>)
 80019b4:	463c      	mov	r4, r7
 80019b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019b8:	c407      	stmia	r4!, {r0, r1, r2}
 80019ba:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80019bc:	463b      	mov	r3, r7
 80019be:	210e      	movs	r1, #14
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff fe9b 	bl	80016fc <ST7789_WriteData>
	}
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 80019c6:	2021      	movs	r0, #33	@ 0x21
 80019c8:	f7ff fe7c 	bl	80016c4 <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 80019cc:	2011      	movs	r0, #17
 80019ce:	f7ff fe79 	bl	80016c4 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 80019d2:	2013      	movs	r0, #19
 80019d4:	f7ff fe76 	bl	80016c4 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on	
 80019d8:	2029      	movs	r0, #41	@ 0x29
 80019da:	f7ff fe73 	bl	80016c4 <ST7789_WriteCommand>

	HAL_Delay(50);
 80019de:	2032      	movs	r0, #50	@ 0x32
 80019e0:	f000 fbe8 	bl	80021b4 <HAL_Delay>
	ST7789_Fill_Color(BLACK);				//	Fill with Black.
 80019e4:	2000      	movs	r0, #0
 80019e6:	f000 f80f 	bl	8001a08 <ST7789_Fill_Color>
}
 80019ea:	bf00      	nop
 80019ec:	372c      	adds	r7, #44	@ 0x2c
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd90      	pop	{r4, r7, pc}
 80019f2:	bf00      	nop
 80019f4:	200003a8 	.word	0x200003a8
 80019f8:	40010800 	.word	0x40010800
 80019fc:	08007ff4 	.word	0x08007ff4
 8001a00:	08007ffc 	.word	0x08007ffc
 8001a04:	0800800c 	.word	0x0800800c

08001a08 <ST7789_Fill_Color>:
 * @brief Fill the DisplayWindow with single color
 * @param color -> color to Fill with
 * @return none
 */
void ST7789_Fill_Color(uint16_t color)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 8001a12:	23ef      	movs	r3, #239	@ 0xef
 8001a14:	22ef      	movs	r2, #239	@ 0xef
 8001a16:	2100      	movs	r1, #0
 8001a18:	2000      	movs	r0, #0
 8001a1a:	f7ff fefd 	bl	8001818 <ST7789_SetAddressWindow>
	ST7789_Select();
 8001a1e:	bf00      	nop

	#ifdef USE_DMA
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 8001a20:	2300      	movs	r3, #0
 8001a22:	81fb      	strh	r3, [r7, #14]
 8001a24:	e00e      	b.n	8001a44 <ST7789_Fill_Color+0x3c>
		{
			memset(disp_buf, color, sizeof(disp_buf));
 8001a26:	88fb      	ldrh	r3, [r7, #6]
 8001a28:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4809      	ldr	r0, [pc, #36]	@ (8001a54 <ST7789_Fill_Color+0x4c>)
 8001a30:	f004 f9d5 	bl	8005dde <memset>
			ST7789_WriteData(disp_buf, sizeof(disp_buf));
 8001a34:	f44f 6116 	mov.w	r1, #2400	@ 0x960
 8001a38:	4806      	ldr	r0, [pc, #24]	@ (8001a54 <ST7789_Fill_Color+0x4c>)
 8001a3a:	f7ff fe5f 	bl	80016fc <ST7789_WriteData>
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 8001a3e:	89fb      	ldrh	r3, [r7, #14]
 8001a40:	3301      	adds	r3, #1
 8001a42:	81fb      	strh	r3, [r7, #14]
 8001a44:	89fb      	ldrh	r3, [r7, #14]
 8001a46:	2b2f      	cmp	r3, #47	@ 0x2f
 8001a48:	d9ed      	bls.n	8001a26 <ST7789_Fill_Color+0x1e>
				for (j = 0; j < ST7789_HEIGHT; j++) {
					uint8_t data[] = {color >> 8, color & 0xFF};
					ST7789_WriteData(data, sizeof(data));
				}
	#endif
	ST7789_UnSelect();
 8001a4a:	bf00      	nop
}
 8001a4c:	bf00      	nop
 8001a4e:	3710      	adds	r7, #16
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	200003a8 	.word	0x200003a8

08001a58 <ST7789_WriteChar>:
 * @param color -> color of the char
 * @param bgcolor -> background color of the char
 * @return  none
 */
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001a58:	b082      	sub	sp, #8
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b088      	sub	sp, #32
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a62:	4603      	mov	r3, r0
 8001a64:	80fb      	strh	r3, [r7, #6]
 8001a66:	460b      	mov	r3, r1
 8001a68:	80bb      	strh	r3, [r7, #4]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	70fb      	strb	r3, [r7, #3]
	uint32_t i, b, j;
	ST7789_Select();
 8001a6e:	bf00      	nop
	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8001a70:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a74:	461a      	mov	r2, r3
 8001a76:	88fb      	ldrh	r3, [r7, #6]
 8001a78:	4413      	add	r3, r2
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	3b01      	subs	r3, #1
 8001a7e:	b29a      	uxth	r2, r3
 8001a80:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001a84:	4619      	mov	r1, r3
 8001a86:	88bb      	ldrh	r3, [r7, #4]
 8001a88:	440b      	add	r3, r1
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	88b9      	ldrh	r1, [r7, #4]
 8001a92:	88f8      	ldrh	r0, [r7, #6]
 8001a94:	f7ff fec0 	bl	8001818 <ST7789_SetAddressWindow>

	for (i = 0; i < font.height; i++) {
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61fb      	str	r3, [r7, #28]
 8001a9c:	e041      	b.n	8001b22 <ST7789_WriteChar+0xca>
		b = font.data[(ch - 32) * font.height + i];
 8001a9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001aa0:	78fb      	ldrb	r3, [r7, #3]
 8001aa2:	3b20      	subs	r3, #32
 8001aa4:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 8001aa8:	fb01 f303 	mul.w	r3, r1, r3
 8001aac:	4619      	mov	r1, r3
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	440b      	add	r3, r1
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4413      	add	r3, r2
 8001ab6:	881b      	ldrh	r3, [r3, #0]
 8001ab8:	617b      	str	r3, [r7, #20]
		for (j = 0; j < font.width; j++) {
 8001aba:	2300      	movs	r3, #0
 8001abc:	61bb      	str	r3, [r7, #24]
 8001abe:	e027      	b.n	8001b10 <ST7789_WriteChar+0xb8>
			if ((b << j) & 0x8000) {
 8001ac0:	697a      	ldr	r2, [r7, #20]
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d00e      	beq.n	8001aee <ST7789_WriteChar+0x96>
				uint8_t data[] = {color >> 8, color & 0xFF};
 8001ad0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001ad2:	0a1b      	lsrs	r3, r3, #8
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	743b      	strb	r3, [r7, #16]
 8001ada:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	747b      	strb	r3, [r7, #17]
				ST7789_WriteData(data, sizeof(data));
 8001ae0:	f107 0310 	add.w	r3, r7, #16
 8001ae4:	2102      	movs	r1, #2
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff fe08 	bl	80016fc <ST7789_WriteData>
 8001aec:	e00d      	b.n	8001b0a <ST7789_WriteChar+0xb2>
			}
			else {
				uint8_t data[] = {bgcolor >> 8, bgcolor & 0xFF};
 8001aee:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001af0:	0a1b      	lsrs	r3, r3, #8
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	733b      	strb	r3, [r7, #12]
 8001af8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	737b      	strb	r3, [r7, #13]
				ST7789_WriteData(data, sizeof(data));
 8001afe:	f107 030c 	add.w	r3, r7, #12
 8001b02:	2102      	movs	r1, #2
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff fdf9 	bl	80016fc <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 8001b0a:	69bb      	ldr	r3, [r7, #24]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	61bb      	str	r3, [r7, #24]
 8001b10:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b14:	461a      	mov	r2, r3
 8001b16:	69bb      	ldr	r3, [r7, #24]
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d3d1      	bcc.n	8001ac0 <ST7789_WriteChar+0x68>
	for (i = 0; i < font.height; i++) {
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	61fb      	str	r3, [r7, #28]
 8001b22:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001b26:	461a      	mov	r2, r3
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d3b7      	bcc.n	8001a9e <ST7789_WriteChar+0x46>
			}
		}
	}
	ST7789_UnSelect();
 8001b2e:	bf00      	nop
}
 8001b30:	bf00      	nop
 8001b32:	3720      	adds	r7, #32
 8001b34:	46bd      	mov	sp, r7
 8001b36:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b3a:	b002      	add	sp, #8
 8001b3c:	4770      	bx	lr

08001b3e <ST7789_WriteString>:
 * @param color -> color of the string
 * @param bgcolor -> background color of the string
 * @return  none
 */
void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001b3e:	b082      	sub	sp, #8
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af04      	add	r7, sp, #16
 8001b46:	603a      	str	r2, [r7, #0]
 8001b48:	617b      	str	r3, [r7, #20]
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	80fb      	strh	r3, [r7, #6]
 8001b4e:	460b      	mov	r3, r1
 8001b50:	80bb      	strh	r3, [r7, #4]
	ST7789_Select();
 8001b52:	bf00      	nop
	while (*str) {
 8001b54:	e02d      	b.n	8001bb2 <ST7789_WriteString+0x74>
		if (x + font.width >= ST7789_WIDTH) {
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	7d3a      	ldrb	r2, [r7, #20]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	2bef      	cmp	r3, #239	@ 0xef
 8001b5e:	dd13      	ble.n	8001b88 <ST7789_WriteString+0x4a>
			x = 0;
 8001b60:	2300      	movs	r3, #0
 8001b62:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8001b64:	7d7b      	ldrb	r3, [r7, #21]
 8001b66:	461a      	mov	r2, r3
 8001b68:	88bb      	ldrh	r3, [r7, #4]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) {
 8001b6e:	88bb      	ldrh	r3, [r7, #4]
 8001b70:	7d7a      	ldrb	r2, [r7, #21]
 8001b72:	4413      	add	r3, r2
 8001b74:	2bef      	cmp	r3, #239	@ 0xef
 8001b76:	dc21      	bgt.n	8001bbc <ST7789_WriteString+0x7e>
				break;
			}

			if (*str == ' ') {
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b20      	cmp	r3, #32
 8001b7e:	d103      	bne.n	8001b88 <ST7789_WriteString+0x4a>
				// skip spaces in the beginning of the new line
				str++;
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	3301      	adds	r3, #1
 8001b84:	603b      	str	r3, [r7, #0]
				continue;
 8001b86:	e014      	b.n	8001bb2 <ST7789_WriteString+0x74>
			}
		}
		ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	781a      	ldrb	r2, [r3, #0]
 8001b8c:	88b9      	ldrh	r1, [r7, #4]
 8001b8e:	88f8      	ldrh	r0, [r7, #6]
 8001b90:	8c3b      	ldrh	r3, [r7, #32]
 8001b92:	9302      	str	r3, [sp, #8]
 8001b94:	8bbb      	ldrh	r3, [r7, #28]
 8001b96:	9301      	str	r3, [sp, #4]
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	9300      	str	r3, [sp, #0]
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	f7ff ff5b 	bl	8001a58 <ST7789_WriteChar>
		x += font.width;
 8001ba2:	7d3b      	ldrb	r3, [r7, #20]
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	88fb      	ldrh	r3, [r7, #6]
 8001ba8:	4413      	add	r3, r2
 8001baa:	80fb      	strh	r3, [r7, #6]
		str++;
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	603b      	str	r3, [r7, #0]
	while (*str) {
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d1cd      	bne.n	8001b56 <ST7789_WriteString+0x18>
 8001bba:	e000      	b.n	8001bbe <ST7789_WriteString+0x80>
				break;
 8001bbc:	bf00      	nop
	}
	ST7789_UnSelect();
 8001bbe:	bf00      	nop
}
 8001bc0:	bf00      	nop
 8001bc2:	3708      	adds	r7, #8
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001bca:	b002      	add	sp, #8
 8001bcc:	4770      	bx	lr
	...

08001bd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b085      	sub	sp, #20
 8001bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001bd6:	4b15      	ldr	r3, [pc, #84]	@ (8001c2c <HAL_MspInit+0x5c>)
 8001bd8:	699b      	ldr	r3, [r3, #24]
 8001bda:	4a14      	ldr	r2, [pc, #80]	@ (8001c2c <HAL_MspInit+0x5c>)
 8001bdc:	f043 0301 	orr.w	r3, r3, #1
 8001be0:	6193      	str	r3, [r2, #24]
 8001be2:	4b12      	ldr	r3, [pc, #72]	@ (8001c2c <HAL_MspInit+0x5c>)
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	60bb      	str	r3, [r7, #8]
 8001bec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bee:	4b0f      	ldr	r3, [pc, #60]	@ (8001c2c <HAL_MspInit+0x5c>)
 8001bf0:	69db      	ldr	r3, [r3, #28]
 8001bf2:	4a0e      	ldr	r2, [pc, #56]	@ (8001c2c <HAL_MspInit+0x5c>)
 8001bf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bf8:	61d3      	str	r3, [r2, #28]
 8001bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8001c2c <HAL_MspInit+0x5c>)
 8001bfc:	69db      	ldr	r3, [r3, #28]
 8001bfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c02:	607b      	str	r3, [r7, #4]
 8001c04:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c06:	4b0a      	ldr	r3, [pc, #40]	@ (8001c30 <HAL_MspInit+0x60>)
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	60fb      	str	r3, [r7, #12]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	4a04      	ldr	r2, [pc, #16]	@ (8001c30 <HAL_MspInit+0x60>)
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c22:	bf00      	nop
 8001c24:	3714      	adds	r7, #20
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	40010000 	.word	0x40010000

08001c34 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a1d      	ldr	r2, [pc, #116]	@ (8001cb8 <HAL_ADC_MspInit+0x84>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d133      	bne.n	8001cae <HAL_ADC_MspInit+0x7a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c46:	4b1d      	ldr	r3, [pc, #116]	@ (8001cbc <HAL_ADC_MspInit+0x88>)
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	4a1c      	ldr	r2, [pc, #112]	@ (8001cbc <HAL_ADC_MspInit+0x88>)
 8001c4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c50:	6193      	str	r3, [r2, #24]
 8001c52:	4b1a      	ldr	r3, [pc, #104]	@ (8001cbc <HAL_ADC_MspInit+0x88>)
 8001c54:	699b      	ldr	r3, [r3, #24]
 8001c56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001c5e:	4b18      	ldr	r3, [pc, #96]	@ (8001cc0 <HAL_ADC_MspInit+0x8c>)
 8001c60:	4a18      	ldr	r2, [pc, #96]	@ (8001cc4 <HAL_ADC_MspInit+0x90>)
 8001c62:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c64:	4b16      	ldr	r3, [pc, #88]	@ (8001cc0 <HAL_ADC_MspInit+0x8c>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c6a:	4b15      	ldr	r3, [pc, #84]	@ (8001cc0 <HAL_ADC_MspInit+0x8c>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c70:	4b13      	ldr	r3, [pc, #76]	@ (8001cc0 <HAL_ADC_MspInit+0x8c>)
 8001c72:	2280      	movs	r2, #128	@ 0x80
 8001c74:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c76:	4b12      	ldr	r3, [pc, #72]	@ (8001cc0 <HAL_ADC_MspInit+0x8c>)
 8001c78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c7c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c7e:	4b10      	ldr	r3, [pc, #64]	@ (8001cc0 <HAL_ADC_MspInit+0x8c>)
 8001c80:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c84:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001c86:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc0 <HAL_ADC_MspInit+0x8c>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc0 <HAL_ADC_MspInit+0x8c>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c92:	480b      	ldr	r0, [pc, #44]	@ (8001cc0 <HAL_ADC_MspInit+0x8c>)
 8001c94:	f000 ffce 	bl	8002c34 <HAL_DMA_Init>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8001c9e:	f7ff fd0b 	bl	80016b8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a06      	ldr	r2, [pc, #24]	@ (8001cc0 <HAL_ADC_MspInit+0x8c>)
 8001ca6:	621a      	str	r2, [r3, #32]
 8001ca8:	4a05      	ldr	r2, [pc, #20]	@ (8001cc0 <HAL_ADC_MspInit+0x8c>)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001cae:	bf00      	nop
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40012400 	.word	0x40012400
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	2000022c 	.word	0x2000022c
 8001cc4:	40020008 	.word	0x40020008

08001cc8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b088      	sub	sp, #32
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd0:	f107 0310 	add.w	r3, r7, #16
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a28      	ldr	r2, [pc, #160]	@ (8001d84 <HAL_SPI_MspInit+0xbc>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d149      	bne.n	8001d7c <HAL_SPI_MspInit+0xb4>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ce8:	4b27      	ldr	r3, [pc, #156]	@ (8001d88 <HAL_SPI_MspInit+0xc0>)
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	4a26      	ldr	r2, [pc, #152]	@ (8001d88 <HAL_SPI_MspInit+0xc0>)
 8001cee:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cf2:	6193      	str	r3, [r2, #24]
 8001cf4:	4b24      	ldr	r3, [pc, #144]	@ (8001d88 <HAL_SPI_MspInit+0xc0>)
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d00:	4b21      	ldr	r3, [pc, #132]	@ (8001d88 <HAL_SPI_MspInit+0xc0>)
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	4a20      	ldr	r2, [pc, #128]	@ (8001d88 <HAL_SPI_MspInit+0xc0>)
 8001d06:	f043 0304 	orr.w	r3, r3, #4
 8001d0a:	6193      	str	r3, [r2, #24]
 8001d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d88 <HAL_SPI_MspInit+0xc0>)
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	f003 0304 	and.w	r3, r3, #4
 8001d14:	60bb      	str	r3, [r7, #8]
 8001d16:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001d18:	23a0      	movs	r3, #160	@ 0xa0
 8001d1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d20:	2303      	movs	r3, #3
 8001d22:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d24:	f107 0310 	add.w	r3, r7, #16
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4818      	ldr	r0, [pc, #96]	@ (8001d8c <HAL_SPI_MspInit+0xc4>)
 8001d2c:	f001 f9ac 	bl	8003088 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001d30:	4b17      	ldr	r3, [pc, #92]	@ (8001d90 <HAL_SPI_MspInit+0xc8>)
 8001d32:	4a18      	ldr	r2, [pc, #96]	@ (8001d94 <HAL_SPI_MspInit+0xcc>)
 8001d34:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d36:	4b16      	ldr	r3, [pc, #88]	@ (8001d90 <HAL_SPI_MspInit+0xc8>)
 8001d38:	2210      	movs	r2, #16
 8001d3a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d3c:	4b14      	ldr	r3, [pc, #80]	@ (8001d90 <HAL_SPI_MspInit+0xc8>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d42:	4b13      	ldr	r3, [pc, #76]	@ (8001d90 <HAL_SPI_MspInit+0xc8>)
 8001d44:	2280      	movs	r2, #128	@ 0x80
 8001d46:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d48:	4b11      	ldr	r3, [pc, #68]	@ (8001d90 <HAL_SPI_MspInit+0xc8>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d4e:	4b10      	ldr	r3, [pc, #64]	@ (8001d90 <HAL_SPI_MspInit+0xc8>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001d54:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <HAL_SPI_MspInit+0xc8>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d90 <HAL_SPI_MspInit+0xc8>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001d60:	480b      	ldr	r0, [pc, #44]	@ (8001d90 <HAL_SPI_MspInit+0xc8>)
 8001d62:	f000 ff67 	bl	8002c34 <HAL_DMA_Init>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <HAL_SPI_MspInit+0xa8>
    {
      Error_Handler();
 8001d6c:	f7ff fca4 	bl	80016b8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	4a07      	ldr	r2, [pc, #28]	@ (8001d90 <HAL_SPI_MspInit+0xc8>)
 8001d74:	649a      	str	r2, [r3, #72]	@ 0x48
 8001d76:	4a06      	ldr	r2, [pc, #24]	@ (8001d90 <HAL_SPI_MspInit+0xc8>)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001d7c:	bf00      	nop
 8001d7e:	3720      	adds	r7, #32
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40013000 	.word	0x40013000
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	40010800 	.word	0x40010800
 8001d90:	200002c8 	.word	0x200002c8
 8001d94:	40020030 	.word	0x40020030

08001d98 <HAL_TIM_OC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_oc: TIM_OC handle pointer
  * @retval None
  */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM1)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a0d      	ldr	r2, [pc, #52]	@ (8001ddc <HAL_TIM_OC_MspInit+0x44>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d113      	bne.n	8001dd2 <HAL_TIM_OC_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001daa:	4b0d      	ldr	r3, [pc, #52]	@ (8001de0 <HAL_TIM_OC_MspInit+0x48>)
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	4a0c      	ldr	r2, [pc, #48]	@ (8001de0 <HAL_TIM_OC_MspInit+0x48>)
 8001db0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001db4:	6193      	str	r3, [r2, #24]
 8001db6:	4b0a      	ldr	r3, [pc, #40]	@ (8001de0 <HAL_TIM_OC_MspInit+0x48>)
 8001db8:	699b      	ldr	r3, [r3, #24]
 8001dba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	2019      	movs	r0, #25
 8001dc8:	f000 fefd 	bl	8002bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001dcc:	2019      	movs	r0, #25
 8001dce:	f000 ff16 	bl	8002bfe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001dd2:	bf00      	nop
 8001dd4:	3710      	adds	r7, #16
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40012c00 	.word	0x40012c00
 8001de0:	40021000 	.word	0x40021000

08001de4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b088      	sub	sp, #32
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dec:	f107 0310 	add.w	r3, r7, #16
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a1c      	ldr	r2, [pc, #112]	@ (8001e70 <HAL_UART_MspInit+0x8c>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d131      	bne.n	8001e68 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e04:	4b1b      	ldr	r3, [pc, #108]	@ (8001e74 <HAL_UART_MspInit+0x90>)
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	4a1a      	ldr	r2, [pc, #104]	@ (8001e74 <HAL_UART_MspInit+0x90>)
 8001e0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e0e:	6193      	str	r3, [r2, #24]
 8001e10:	4b18      	ldr	r3, [pc, #96]	@ (8001e74 <HAL_UART_MspInit+0x90>)
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e18:	60fb      	str	r3, [r7, #12]
 8001e1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1c:	4b15      	ldr	r3, [pc, #84]	@ (8001e74 <HAL_UART_MspInit+0x90>)
 8001e1e:	699b      	ldr	r3, [r3, #24]
 8001e20:	4a14      	ldr	r2, [pc, #80]	@ (8001e74 <HAL_UART_MspInit+0x90>)
 8001e22:	f043 0304 	orr.w	r3, r3, #4
 8001e26:	6193      	str	r3, [r2, #24]
 8001e28:	4b12      	ldr	r3, [pc, #72]	@ (8001e74 <HAL_UART_MspInit+0x90>)
 8001e2a:	699b      	ldr	r3, [r3, #24]
 8001e2c:	f003 0304 	and.w	r3, r3, #4
 8001e30:	60bb      	str	r3, [r7, #8]
 8001e32:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e42:	f107 0310 	add.w	r3, r7, #16
 8001e46:	4619      	mov	r1, r3
 8001e48:	480b      	ldr	r0, [pc, #44]	@ (8001e78 <HAL_UART_MspInit+0x94>)
 8001e4a:	f001 f91d 	bl	8003088 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e54:	2300      	movs	r3, #0
 8001e56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5c:	f107 0310 	add.w	r3, r7, #16
 8001e60:	4619      	mov	r1, r3
 8001e62:	4805      	ldr	r0, [pc, #20]	@ (8001e78 <HAL_UART_MspInit+0x94>)
 8001e64:	f001 f910 	bl	8003088 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001e68:	bf00      	nop
 8001e6a:	3720      	adds	r7, #32
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	40013800 	.word	0x40013800
 8001e74:	40021000 	.word	0x40021000
 8001e78:	40010800 	.word	0x40010800

08001e7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e80:	bf00      	nop
 8001e82:	e7fd      	b.n	8001e80 <NMI_Handler+0x4>

08001e84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e88:	bf00      	nop
 8001e8a:	e7fd      	b.n	8001e88 <HardFault_Handler+0x4>

08001e8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e90:	bf00      	nop
 8001e92:	e7fd      	b.n	8001e90 <MemManage_Handler+0x4>

08001e94 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e98:	bf00      	nop
 8001e9a:	e7fd      	b.n	8001e98 <BusFault_Handler+0x4>

08001e9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ea0:	bf00      	nop
 8001ea2:	e7fd      	b.n	8001ea0 <UsageFault_Handler+0x4>

08001ea4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ea8:	bf00      	nop
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bc80      	pop	{r7}
 8001eae:	4770      	bx	lr

08001eb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001eb4:	bf00      	nop
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr

08001ebc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr

08001ec8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ecc:	f000 f956 	bl	800217c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ed0:	bf00      	nop
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ed8:	4802      	ldr	r0, [pc, #8]	@ (8001ee4 <DMA1_Channel1_IRQHandler+0x10>)
 8001eda:	f000 ffa1 	bl	8002e20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	2000022c 	.word	0x2000022c

08001ee8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001eec:	4802      	ldr	r0, [pc, #8]	@ (8001ef8 <DMA1_Channel3_IRQHandler+0x10>)
 8001eee:	f000 ff97 	bl	8002e20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	200002c8 	.word	0x200002c8

08001efc <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
  run_adc();
 8001f00:	f7ff f992 	bl	8001228 <run_adc>
  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f04:	4802      	ldr	r0, [pc, #8]	@ (8001f10 <TIM1_UP_IRQHandler+0x14>)
 8001f06:	f002 fb92 	bl	800462e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	2000030c 	.word	0x2000030c

08001f14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  return 1;
 8001f18:	2301      	movs	r3, #1
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bc80      	pop	{r7}
 8001f20:	4770      	bx	lr

08001f22 <_kill>:

int _kill(int pid, int sig)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b082      	sub	sp, #8
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
 8001f2a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f2c:	f003 ffaa 	bl	8005e84 <__errno>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2216      	movs	r2, #22
 8001f34:	601a      	str	r2, [r3, #0]
  return -1;
 8001f36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <_exit>:

void _exit (int status)
{
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b082      	sub	sp, #8
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f4a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f7ff ffe7 	bl	8001f22 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f54:	bf00      	nop
 8001f56:	e7fd      	b.n	8001f54 <_exit+0x12>

08001f58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f64:	2300      	movs	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]
 8001f68:	e00a      	b.n	8001f80 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f6a:	f3af 8000 	nop.w
 8001f6e:	4601      	mov	r1, r0
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	1c5a      	adds	r2, r3, #1
 8001f74:	60ba      	str	r2, [r7, #8]
 8001f76:	b2ca      	uxtb	r2, r1
 8001f78:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	617b      	str	r3, [r7, #20]
 8001f80:	697a      	ldr	r2, [r7, #20]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	dbf0      	blt.n	8001f6a <_read+0x12>
  }

  return len;
 8001f88:	687b      	ldr	r3, [r7, #4]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b086      	sub	sp, #24
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	60f8      	str	r0, [r7, #12]
 8001f9a:	60b9      	str	r1, [r7, #8]
 8001f9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	617b      	str	r3, [r7, #20]
 8001fa2:	e009      	b.n	8001fb8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	1c5a      	adds	r2, r3, #1
 8001fa8:	60ba      	str	r2, [r7, #8]
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	617b      	str	r3, [r7, #20]
 8001fb8:	697a      	ldr	r2, [r7, #20]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	dbf1      	blt.n	8001fa4 <_write+0x12>
  }
  return len;
 8001fc0:	687b      	ldr	r3, [r7, #4]
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3718      	adds	r7, #24
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <_close>:

int _close(int file)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr

08001fe0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ff0:	605a      	str	r2, [r3, #4]
  return 0;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr

08001ffe <_isatty>:

int _isatty(int file)
{
 8001ffe:	b480      	push	{r7}
 8002000:	b083      	sub	sp, #12
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002006:	2301      	movs	r3, #1
}
 8002008:	4618      	mov	r0, r3
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	bc80      	pop	{r7}
 8002010:	4770      	bx	lr

08002012 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002012:	b480      	push	{r7}
 8002014:	b085      	sub	sp, #20
 8002016:	af00      	add	r7, sp, #0
 8002018:	60f8      	str	r0, [r7, #12]
 800201a:	60b9      	str	r1, [r7, #8]
 800201c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800201e:	2300      	movs	r3, #0
}
 8002020:	4618      	mov	r0, r3
 8002022:	3714      	adds	r7, #20
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr
	...

0800202c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b086      	sub	sp, #24
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002034:	4a14      	ldr	r2, [pc, #80]	@ (8002088 <_sbrk+0x5c>)
 8002036:	4b15      	ldr	r3, [pc, #84]	@ (800208c <_sbrk+0x60>)
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002040:	4b13      	ldr	r3, [pc, #76]	@ (8002090 <_sbrk+0x64>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d102      	bne.n	800204e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002048:	4b11      	ldr	r3, [pc, #68]	@ (8002090 <_sbrk+0x64>)
 800204a:	4a12      	ldr	r2, [pc, #72]	@ (8002094 <_sbrk+0x68>)
 800204c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800204e:	4b10      	ldr	r3, [pc, #64]	@ (8002090 <_sbrk+0x64>)
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4413      	add	r3, r2
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	429a      	cmp	r2, r3
 800205a:	d207      	bcs.n	800206c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800205c:	f003 ff12 	bl	8005e84 <__errno>
 8002060:	4603      	mov	r3, r0
 8002062:	220c      	movs	r2, #12
 8002064:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002066:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800206a:	e009      	b.n	8002080 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800206c:	4b08      	ldr	r3, [pc, #32]	@ (8002090 <_sbrk+0x64>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002072:	4b07      	ldr	r3, [pc, #28]	@ (8002090 <_sbrk+0x64>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4413      	add	r3, r2
 800207a:	4a05      	ldr	r2, [pc, #20]	@ (8002090 <_sbrk+0x64>)
 800207c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800207e:	68fb      	ldr	r3, [r7, #12]
}
 8002080:	4618      	mov	r0, r3
 8002082:	3718      	adds	r7, #24
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	20005000 	.word	0x20005000
 800208c:	00001000 	.word	0x00001000
 8002090:	20000d08 	.word	0x20000d08
 8002094:	20000e60 	.word	0x20000e60

08002098 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800209c:	bf00      	nop
 800209e:	46bd      	mov	sp, r7
 80020a0:	bc80      	pop	{r7}
 80020a2:	4770      	bx	lr

080020a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020a4:	f7ff fff8 	bl	8002098 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020a8:	480b      	ldr	r0, [pc, #44]	@ (80020d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80020aa:	490c      	ldr	r1, [pc, #48]	@ (80020dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80020ac:	4a0c      	ldr	r2, [pc, #48]	@ (80020e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80020ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020b0:	e002      	b.n	80020b8 <LoopCopyDataInit>

080020b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020b6:	3304      	adds	r3, #4

080020b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020bc:	d3f9      	bcc.n	80020b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020be:	4a09      	ldr	r2, [pc, #36]	@ (80020e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80020c0:	4c09      	ldr	r4, [pc, #36]	@ (80020e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020c4:	e001      	b.n	80020ca <LoopFillZerobss>

080020c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020c8:	3204      	adds	r2, #4

080020ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020cc:	d3fb      	bcc.n	80020c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020ce:	f003 fedf 	bl	8005e90 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80020d2:	f7ff f8cd 	bl	8001270 <main>
  bx lr
 80020d6:	4770      	bx	lr
  ldr r0, =_sdata
 80020d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020dc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80020e0:	08009784 	.word	0x08009784
  ldr r2, =_sbss
 80020e4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80020e8:	20000e5c 	.word	0x20000e5c

080020ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020ec:	e7fe      	b.n	80020ec <ADC1_2_IRQHandler>
	...

080020f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020f4:	4b08      	ldr	r3, [pc, #32]	@ (8002118 <HAL_Init+0x28>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a07      	ldr	r2, [pc, #28]	@ (8002118 <HAL_Init+0x28>)
 80020fa:	f043 0310 	orr.w	r3, r3, #16
 80020fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002100:	2003      	movs	r0, #3
 8002102:	f000 fd55 	bl	8002bb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002106:	200f      	movs	r0, #15
 8002108:	f000 f808 	bl	800211c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800210c:	f7ff fd60 	bl	8001bd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40022000 	.word	0x40022000

0800211c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002124:	4b12      	ldr	r3, [pc, #72]	@ (8002170 <HAL_InitTick+0x54>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4b12      	ldr	r3, [pc, #72]	@ (8002174 <HAL_InitTick+0x58>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	4619      	mov	r1, r3
 800212e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002132:	fbb3 f3f1 	udiv	r3, r3, r1
 8002136:	fbb2 f3f3 	udiv	r3, r2, r3
 800213a:	4618      	mov	r0, r3
 800213c:	f000 fd6d 	bl	8002c1a <HAL_SYSTICK_Config>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e00e      	b.n	8002168 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2b0f      	cmp	r3, #15
 800214e:	d80a      	bhi.n	8002166 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002150:	2200      	movs	r2, #0
 8002152:	6879      	ldr	r1, [r7, #4]
 8002154:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002158:	f000 fd35 	bl	8002bc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800215c:	4a06      	ldr	r2, [pc, #24]	@ (8002178 <HAL_InitTick+0x5c>)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002162:	2300      	movs	r3, #0
 8002164:	e000      	b.n	8002168 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
}
 8002168:	4618      	mov	r0, r3
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	2000000c 	.word	0x2000000c
 8002174:	20000014 	.word	0x20000014
 8002178:	20000010 	.word	0x20000010

0800217c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002180:	4b05      	ldr	r3, [pc, #20]	@ (8002198 <HAL_IncTick+0x1c>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	461a      	mov	r2, r3
 8002186:	4b05      	ldr	r3, [pc, #20]	@ (800219c <HAL_IncTick+0x20>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4413      	add	r3, r2
 800218c:	4a03      	ldr	r2, [pc, #12]	@ (800219c <HAL_IncTick+0x20>)
 800218e:	6013      	str	r3, [r2, #0]
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	bc80      	pop	{r7}
 8002196:	4770      	bx	lr
 8002198:	20000014 	.word	0x20000014
 800219c:	20000d0c 	.word	0x20000d0c

080021a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  return uwTick;
 80021a4:	4b02      	ldr	r3, [pc, #8]	@ (80021b0 <HAL_GetTick+0x10>)
 80021a6:	681b      	ldr	r3, [r3, #0]
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bc80      	pop	{r7}
 80021ae:	4770      	bx	lr
 80021b0:	20000d0c 	.word	0x20000d0c

080021b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021bc:	f7ff fff0 	bl	80021a0 <HAL_GetTick>
 80021c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80021cc:	d005      	beq.n	80021da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021ce:	4b0a      	ldr	r3, [pc, #40]	@ (80021f8 <HAL_Delay+0x44>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	461a      	mov	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	4413      	add	r3, r2
 80021d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021da:	bf00      	nop
 80021dc:	f7ff ffe0 	bl	80021a0 <HAL_GetTick>
 80021e0:	4602      	mov	r2, r0
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	68fa      	ldr	r2, [r7, #12]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d8f7      	bhi.n	80021dc <HAL_Delay+0x28>
  {
  }
}
 80021ec:	bf00      	nop
 80021ee:	bf00      	nop
 80021f0:	3710      	adds	r7, #16
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	20000014 	.word	0x20000014

080021fc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002204:	2300      	movs	r3, #0
 8002206:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002208:	2300      	movs	r3, #0
 800220a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800220c:	2300      	movs	r3, #0
 800220e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002210:	2300      	movs	r3, #0
 8002212:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e0be      	b.n	800239c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002228:	2b00      	cmp	r3, #0
 800222a:	d109      	bne.n	8002240 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f7ff fcfa 	bl	8001c34 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f000 fb41 	bl	80028c8 <ADC_ConversionStop_Disable>
 8002246:	4603      	mov	r3, r0
 8002248:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800224e:	f003 0310 	and.w	r3, r3, #16
 8002252:	2b00      	cmp	r3, #0
 8002254:	f040 8099 	bne.w	800238a <HAL_ADC_Init+0x18e>
 8002258:	7dfb      	ldrb	r3, [r7, #23]
 800225a:	2b00      	cmp	r3, #0
 800225c:	f040 8095 	bne.w	800238a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002264:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002268:	f023 0302 	bic.w	r3, r3, #2
 800226c:	f043 0202 	orr.w	r2, r3, #2
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800227c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	7b1b      	ldrb	r3, [r3, #12]
 8002282:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002284:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002286:	68ba      	ldr	r2, [r7, #8]
 8002288:	4313      	orrs	r3, r2
 800228a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002294:	d003      	beq.n	800229e <HAL_ADC_Init+0xa2>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	2b01      	cmp	r3, #1
 800229c:	d102      	bne.n	80022a4 <HAL_ADC_Init+0xa8>
 800229e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022a2:	e000      	b.n	80022a6 <HAL_ADC_Init+0xaa>
 80022a4:	2300      	movs	r3, #0
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	7d1b      	ldrb	r3, [r3, #20]
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d119      	bne.n	80022e8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	7b1b      	ldrb	r3, [r3, #12]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d109      	bne.n	80022d0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	3b01      	subs	r3, #1
 80022c2:	035a      	lsls	r2, r3, #13
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022cc:	613b      	str	r3, [r7, #16]
 80022ce:	e00b      	b.n	80022e8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d4:	f043 0220 	orr.w	r2, r3, #32
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022e0:	f043 0201 	orr.w	r2, r3, #1
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	430a      	orrs	r2, r1
 80022fa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	4b28      	ldr	r3, [pc, #160]	@ (80023a4 <HAL_ADC_Init+0x1a8>)
 8002304:	4013      	ands	r3, r2
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	6812      	ldr	r2, [r2, #0]
 800230a:	68b9      	ldr	r1, [r7, #8]
 800230c:	430b      	orrs	r3, r1
 800230e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002318:	d003      	beq.n	8002322 <HAL_ADC_Init+0x126>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d104      	bne.n	800232c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	3b01      	subs	r3, #1
 8002328:	051b      	lsls	r3, r3, #20
 800232a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002332:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68fa      	ldr	r2, [r7, #12]
 800233c:	430a      	orrs	r2, r1
 800233e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	689a      	ldr	r2, [r3, #8]
 8002346:	4b18      	ldr	r3, [pc, #96]	@ (80023a8 <HAL_ADC_Init+0x1ac>)
 8002348:	4013      	ands	r3, r2
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	429a      	cmp	r2, r3
 800234e:	d10b      	bne.n	8002368 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2200      	movs	r2, #0
 8002354:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800235a:	f023 0303 	bic.w	r3, r3, #3
 800235e:	f043 0201 	orr.w	r2, r3, #1
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002366:	e018      	b.n	800239a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800236c:	f023 0312 	bic.w	r3, r3, #18
 8002370:	f043 0210 	orr.w	r2, r3, #16
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800237c:	f043 0201 	orr.w	r2, r3, #1
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002388:	e007      	b.n	800239a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800238e:	f043 0210 	orr.w	r2, r3, #16
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800239a:	7dfb      	ldrb	r3, [r7, #23]
}
 800239c:	4618      	mov	r0, r3
 800239e:	3718      	adds	r7, #24
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	ffe1f7fd 	.word	0xffe1f7fd
 80023a8:	ff1f0efe 	.word	0xff1f0efe

080023ac <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b086      	sub	sp, #24
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	60b9      	str	r1, [r7, #8]
 80023b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023b8:	2300      	movs	r3, #0
 80023ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a64      	ldr	r2, [pc, #400]	@ (8002554 <HAL_ADC_Start_DMA+0x1a8>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d004      	beq.n	80023d0 <HAL_ADC_Start_DMA+0x24>
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a63      	ldr	r2, [pc, #396]	@ (8002558 <HAL_ADC_Start_DMA+0x1ac>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d106      	bne.n	80023de <HAL_ADC_Start_DMA+0x32>
 80023d0:	4b60      	ldr	r3, [pc, #384]	@ (8002554 <HAL_ADC_Start_DMA+0x1a8>)
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f040 80b3 	bne.w	8002544 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d101      	bne.n	80023ec <HAL_ADC_Start_DMA+0x40>
 80023e8:	2302      	movs	r3, #2
 80023ea:	e0ae      	b.n	800254a <HAL_ADC_Start_DMA+0x19e>
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2201      	movs	r2, #1
 80023f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80023f4:	68f8      	ldr	r0, [r7, #12]
 80023f6:	f000 fa0d 	bl	8002814 <ADC_Enable>
 80023fa:	4603      	mov	r3, r0
 80023fc:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80023fe:	7dfb      	ldrb	r3, [r7, #23]
 8002400:	2b00      	cmp	r3, #0
 8002402:	f040 809a 	bne.w	800253a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800240a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800240e:	f023 0301 	bic.w	r3, r3, #1
 8002412:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a4e      	ldr	r2, [pc, #312]	@ (8002558 <HAL_ADC_Start_DMA+0x1ac>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d105      	bne.n	8002430 <HAL_ADC_Start_DMA+0x84>
 8002424:	4b4b      	ldr	r3, [pc, #300]	@ (8002554 <HAL_ADC_Start_DMA+0x1a8>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d115      	bne.n	800245c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002434:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002446:	2b00      	cmp	r3, #0
 8002448:	d026      	beq.n	8002498 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800244e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002452:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800245a:	e01d      	b.n	8002498 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002460:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a39      	ldr	r2, [pc, #228]	@ (8002554 <HAL_ADC_Start_DMA+0x1a8>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d004      	beq.n	800247c <HAL_ADC_Start_DMA+0xd0>
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a38      	ldr	r2, [pc, #224]	@ (8002558 <HAL_ADC_Start_DMA+0x1ac>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d10d      	bne.n	8002498 <HAL_ADC_Start_DMA+0xec>
 800247c:	4b35      	ldr	r3, [pc, #212]	@ (8002554 <HAL_ADC_Start_DMA+0x1a8>)
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002484:	2b00      	cmp	r3, #0
 8002486:	d007      	beq.n	8002498 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800248c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002490:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800249c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d006      	beq.n	80024b2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024a8:	f023 0206 	bic.w	r2, r3, #6
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	62da      	str	r2, [r3, #44]	@ 0x2c
 80024b0:	e002      	b.n	80024b8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	4a25      	ldr	r2, [pc, #148]	@ (800255c <HAL_ADC_Start_DMA+0x1b0>)
 80024c6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	6a1b      	ldr	r3, [r3, #32]
 80024cc:	4a24      	ldr	r2, [pc, #144]	@ (8002560 <HAL_ADC_Start_DMA+0x1b4>)
 80024ce:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6a1b      	ldr	r3, [r3, #32]
 80024d4:	4a23      	ldr	r2, [pc, #140]	@ (8002564 <HAL_ADC_Start_DMA+0x1b8>)
 80024d6:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f06f 0202 	mvn.w	r2, #2
 80024e0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	689a      	ldr	r2, [r3, #8]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024f0:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	6a18      	ldr	r0, [r3, #32]
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	334c      	adds	r3, #76	@ 0x4c
 80024fc:	4619      	mov	r1, r3
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f000 fbf1 	bl	8002ce8 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002510:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002514:	d108      	bne.n	8002528 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002524:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002526:	e00f      	b.n	8002548 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	689a      	ldr	r2, [r3, #8]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002536:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002538:	e006      	b.n	8002548 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8002542:	e001      	b.n	8002548 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002548:	7dfb      	ldrb	r3, [r7, #23]
}
 800254a:	4618      	mov	r0, r3
 800254c:	3718      	adds	r7, #24
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	40012400 	.word	0x40012400
 8002558:	40012800 	.word	0x40012800
 800255c:	0800294b 	.word	0x0800294b
 8002560:	080029c7 	.word	0x080029c7
 8002564:	080029e3 	.word	0x080029e3

08002568 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002570:	2300      	movs	r3, #0
 8002572:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800257a:	2b01      	cmp	r3, #1
 800257c:	d101      	bne.n	8002582 <HAL_ADC_Stop_DMA+0x1a>
 800257e:	2302      	movs	r3, #2
 8002580:	e03a      	b.n	80025f8 <HAL_ADC_Stop_DMA+0x90>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2201      	movs	r2, #1
 8002586:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 f99c 	bl	80028c8 <ADC_ConversionStop_Disable>
 8002590:	4603      	mov	r3, r0
 8002592:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002594:	7bfb      	ldrb	r3, [r7, #15]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d129      	bne.n	80025ee <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	689a      	ldr	r2, [r3, #8]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025a8:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a1b      	ldr	r3, [r3, #32]
 80025ae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d11a      	bne.n	80025ee <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	4618      	mov	r0, r3
 80025be:	f000 fbf3 	bl	8002da8 <HAL_DMA_Abort>
 80025c2:	4603      	mov	r3, r0
 80025c4:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d10a      	bne.n	80025e2 <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80025d4:	f023 0301 	bic.w	r3, r3, #1
 80025d8:	f043 0201 	orr.w	r2, r3, #1
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	629a      	str	r2, [r3, #40]	@ 0x28
 80025e0:	e005      	b.n	80025ee <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Return function status */
  return tmp_hal_status;
 80025f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3710      	adds	r7, #16
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}

08002600 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	bc80      	pop	{r7}
 8002610:	4770      	bx	lr

08002612 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002612:	b480      	push	{r7}
 8002614:	b083      	sub	sp, #12
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800261a:	bf00      	nop
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	bc80      	pop	{r7}
 8002622:	4770      	bx	lr

08002624 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800262e:	2300      	movs	r3, #0
 8002630:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002632:	2300      	movs	r3, #0
 8002634:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800263c:	2b01      	cmp	r3, #1
 800263e:	d101      	bne.n	8002644 <HAL_ADC_ConfigChannel+0x20>
 8002640:	2302      	movs	r3, #2
 8002642:	e0dc      	b.n	80027fe <HAL_ADC_ConfigChannel+0x1da>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	2b06      	cmp	r3, #6
 8002652:	d81c      	bhi.n	800268e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685a      	ldr	r2, [r3, #4]
 800265e:	4613      	mov	r3, r2
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	4413      	add	r3, r2
 8002664:	3b05      	subs	r3, #5
 8002666:	221f      	movs	r2, #31
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	43db      	mvns	r3, r3
 800266e:	4019      	ands	r1, r3
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	6818      	ldr	r0, [r3, #0]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685a      	ldr	r2, [r3, #4]
 8002678:	4613      	mov	r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4413      	add	r3, r2
 800267e:	3b05      	subs	r3, #5
 8002680:	fa00 f203 	lsl.w	r2, r0, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	430a      	orrs	r2, r1
 800268a:	635a      	str	r2, [r3, #52]	@ 0x34
 800268c:	e03c      	b.n	8002708 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	2b0c      	cmp	r3, #12
 8002694:	d81c      	bhi.n	80026d0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	4613      	mov	r3, r2
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	4413      	add	r3, r2
 80026a6:	3b23      	subs	r3, #35	@ 0x23
 80026a8:	221f      	movs	r2, #31
 80026aa:	fa02 f303 	lsl.w	r3, r2, r3
 80026ae:	43db      	mvns	r3, r3
 80026b0:	4019      	ands	r1, r3
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	6818      	ldr	r0, [r3, #0]
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	4613      	mov	r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	4413      	add	r3, r2
 80026c0:	3b23      	subs	r3, #35	@ 0x23
 80026c2:	fa00 f203 	lsl.w	r2, r0, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	430a      	orrs	r2, r1
 80026cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80026ce:	e01b      	b.n	8002708 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685a      	ldr	r2, [r3, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	4413      	add	r3, r2
 80026e0:	3b41      	subs	r3, #65	@ 0x41
 80026e2:	221f      	movs	r2, #31
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	43db      	mvns	r3, r3
 80026ea:	4019      	ands	r1, r3
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	6818      	ldr	r0, [r3, #0]
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685a      	ldr	r2, [r3, #4]
 80026f4:	4613      	mov	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	4413      	add	r3, r2
 80026fa:	3b41      	subs	r3, #65	@ 0x41
 80026fc:	fa00 f203 	lsl.w	r2, r0, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	430a      	orrs	r2, r1
 8002706:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2b09      	cmp	r3, #9
 800270e:	d91c      	bls.n	800274a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	68d9      	ldr	r1, [r3, #12]
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	4613      	mov	r3, r2
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	4413      	add	r3, r2
 8002720:	3b1e      	subs	r3, #30
 8002722:	2207      	movs	r2, #7
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	43db      	mvns	r3, r3
 800272a:	4019      	ands	r1, r3
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	6898      	ldr	r0, [r3, #8]
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	4613      	mov	r3, r2
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	4413      	add	r3, r2
 800273a:	3b1e      	subs	r3, #30
 800273c:	fa00 f203 	lsl.w	r2, r0, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	430a      	orrs	r2, r1
 8002746:	60da      	str	r2, [r3, #12]
 8002748:	e019      	b.n	800277e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	6919      	ldr	r1, [r3, #16]
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	4613      	mov	r3, r2
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	4413      	add	r3, r2
 800275a:	2207      	movs	r2, #7
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	43db      	mvns	r3, r3
 8002762:	4019      	ands	r1, r3
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	6898      	ldr	r0, [r3, #8]
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	4613      	mov	r3, r2
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	4413      	add	r3, r2
 8002772:	fa00 f203 	lsl.w	r2, r0, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	430a      	orrs	r2, r1
 800277c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2b10      	cmp	r3, #16
 8002784:	d003      	beq.n	800278e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800278a:	2b11      	cmp	r3, #17
 800278c:	d132      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a1d      	ldr	r2, [pc, #116]	@ (8002808 <HAL_ADC_ConfigChannel+0x1e4>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d125      	bne.n	80027e4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d126      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689a      	ldr	r2, [r3, #8]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80027b4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2b10      	cmp	r3, #16
 80027bc:	d11a      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027be:	4b13      	ldr	r3, [pc, #76]	@ (800280c <HAL_ADC_ConfigChannel+0x1e8>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a13      	ldr	r2, [pc, #76]	@ (8002810 <HAL_ADC_ConfigChannel+0x1ec>)
 80027c4:	fba2 2303 	umull	r2, r3, r2, r3
 80027c8:	0c9a      	lsrs	r2, r3, #18
 80027ca:	4613      	mov	r3, r2
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	4413      	add	r3, r2
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80027d4:	e002      	b.n	80027dc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	3b01      	subs	r3, #1
 80027da:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1f9      	bne.n	80027d6 <HAL_ADC_ConfigChannel+0x1b2>
 80027e2:	e007      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e8:	f043 0220 	orr.w	r2, r3, #32
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80027fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3714      	adds	r7, #20
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr
 8002808:	40012400 	.word	0x40012400
 800280c:	2000000c 	.word	0x2000000c
 8002810:	431bde83 	.word	0x431bde83

08002814 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002820:	2300      	movs	r3, #0
 8002822:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f003 0301 	and.w	r3, r3, #1
 800282e:	2b01      	cmp	r3, #1
 8002830:	d040      	beq.n	80028b4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f042 0201 	orr.w	r2, r2, #1
 8002840:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002842:	4b1f      	ldr	r3, [pc, #124]	@ (80028c0 <ADC_Enable+0xac>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a1f      	ldr	r2, [pc, #124]	@ (80028c4 <ADC_Enable+0xb0>)
 8002848:	fba2 2303 	umull	r2, r3, r2, r3
 800284c:	0c9b      	lsrs	r3, r3, #18
 800284e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002850:	e002      	b.n	8002858 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	3b01      	subs	r3, #1
 8002856:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d1f9      	bne.n	8002852 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800285e:	f7ff fc9f 	bl	80021a0 <HAL_GetTick>
 8002862:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002864:	e01f      	b.n	80028a6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002866:	f7ff fc9b 	bl	80021a0 <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	2b02      	cmp	r3, #2
 8002872:	d918      	bls.n	80028a6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b01      	cmp	r3, #1
 8002880:	d011      	beq.n	80028a6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002886:	f043 0210 	orr.w	r2, r3, #16
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002892:	f043 0201 	orr.w	r2, r3, #1
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e007      	b.n	80028b6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f003 0301 	and.w	r3, r3, #1
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d1d8      	bne.n	8002866 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3710      	adds	r7, #16
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	2000000c 	.word	0x2000000c
 80028c4:	431bde83 	.word	0x431bde83

080028c8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028d0:	2300      	movs	r3, #0
 80028d2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d12e      	bne.n	8002940 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 0201 	bic.w	r2, r2, #1
 80028f0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028f2:	f7ff fc55 	bl	80021a0 <HAL_GetTick>
 80028f6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80028f8:	e01b      	b.n	8002932 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80028fa:	f7ff fc51 	bl	80021a0 <HAL_GetTick>
 80028fe:	4602      	mov	r2, r0
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d914      	bls.n	8002932 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	2b01      	cmp	r3, #1
 8002914:	d10d      	bne.n	8002932 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800291a:	f043 0210 	orr.w	r2, r3, #16
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002926:	f043 0201 	orr.w	r2, r3, #1
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e007      	b.n	8002942 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f003 0301 	and.w	r3, r3, #1
 800293c:	2b01      	cmp	r3, #1
 800293e:	d0dc      	beq.n	80028fa <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}

0800294a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	b084      	sub	sp, #16
 800294e:	af00      	add	r7, sp, #0
 8002950:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002956:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800295c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002960:	2b00      	cmp	r3, #0
 8002962:	d127      	bne.n	80029b4 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002968:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800297a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800297e:	d115      	bne.n	80029ac <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002984:	2b00      	cmp	r3, #0
 8002986:	d111      	bne.n	80029ac <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800298c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002998:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d105      	bne.n	80029ac <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029a4:	f043 0201 	orr.w	r2, r3, #1
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80029ac:	68f8      	ldr	r0, [r7, #12]
 80029ae:	f7fe fb1b 	bl	8000fe8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80029b2:	e004      	b.n	80029be <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	4798      	blx	r3
}
 80029be:	bf00      	nop
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b084      	sub	sp, #16
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80029d4:	68f8      	ldr	r0, [r7, #12]
 80029d6:	f7ff fe13 	bl	8002600 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80029da:	bf00      	nop
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b084      	sub	sp, #16
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ee:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a00:	f043 0204 	orr.w	r2, r3, #4
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002a08:	68f8      	ldr	r0, [r7, #12]
 8002a0a:	f7ff fe02 	bl	8002612 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a0e:	bf00      	nop
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
	...

08002a18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f003 0307 	and.w	r3, r3, #7
 8002a26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a28:	4b0c      	ldr	r3, [pc, #48]	@ (8002a5c <__NVIC_SetPriorityGrouping+0x44>)
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a2e:	68ba      	ldr	r2, [r7, #8]
 8002a30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a34:	4013      	ands	r3, r2
 8002a36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a4a:	4a04      	ldr	r2, [pc, #16]	@ (8002a5c <__NVIC_SetPriorityGrouping+0x44>)
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	60d3      	str	r3, [r2, #12]
}
 8002a50:	bf00      	nop
 8002a52:	3714      	adds	r7, #20
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bc80      	pop	{r7}
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	e000ed00 	.word	0xe000ed00

08002a60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a64:	4b04      	ldr	r3, [pc, #16]	@ (8002a78 <__NVIC_GetPriorityGrouping+0x18>)
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	0a1b      	lsrs	r3, r3, #8
 8002a6a:	f003 0307 	and.w	r3, r3, #7
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bc80      	pop	{r7}
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	e000ed00 	.word	0xe000ed00

08002a7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	4603      	mov	r3, r0
 8002a84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	db0b      	blt.n	8002aa6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a8e:	79fb      	ldrb	r3, [r7, #7]
 8002a90:	f003 021f 	and.w	r2, r3, #31
 8002a94:	4906      	ldr	r1, [pc, #24]	@ (8002ab0 <__NVIC_EnableIRQ+0x34>)
 8002a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9a:	095b      	lsrs	r3, r3, #5
 8002a9c:	2001      	movs	r0, #1
 8002a9e:	fa00 f202 	lsl.w	r2, r0, r2
 8002aa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002aa6:	bf00      	nop
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bc80      	pop	{r7}
 8002aae:	4770      	bx	lr
 8002ab0:	e000e100 	.word	0xe000e100

08002ab4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	4603      	mov	r3, r0
 8002abc:	6039      	str	r1, [r7, #0]
 8002abe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	db0a      	blt.n	8002ade <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	b2da      	uxtb	r2, r3
 8002acc:	490c      	ldr	r1, [pc, #48]	@ (8002b00 <__NVIC_SetPriority+0x4c>)
 8002ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad2:	0112      	lsls	r2, r2, #4
 8002ad4:	b2d2      	uxtb	r2, r2
 8002ad6:	440b      	add	r3, r1
 8002ad8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002adc:	e00a      	b.n	8002af4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	b2da      	uxtb	r2, r3
 8002ae2:	4908      	ldr	r1, [pc, #32]	@ (8002b04 <__NVIC_SetPriority+0x50>)
 8002ae4:	79fb      	ldrb	r3, [r7, #7]
 8002ae6:	f003 030f 	and.w	r3, r3, #15
 8002aea:	3b04      	subs	r3, #4
 8002aec:	0112      	lsls	r2, r2, #4
 8002aee:	b2d2      	uxtb	r2, r2
 8002af0:	440b      	add	r3, r1
 8002af2:	761a      	strb	r2, [r3, #24]
}
 8002af4:	bf00      	nop
 8002af6:	370c      	adds	r7, #12
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bc80      	pop	{r7}
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	e000e100 	.word	0xe000e100
 8002b04:	e000ed00 	.word	0xe000ed00

08002b08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b089      	sub	sp, #36	@ 0x24
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	60b9      	str	r1, [r7, #8]
 8002b12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f003 0307 	and.w	r3, r3, #7
 8002b1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	f1c3 0307 	rsb	r3, r3, #7
 8002b22:	2b04      	cmp	r3, #4
 8002b24:	bf28      	it	cs
 8002b26:	2304      	movcs	r3, #4
 8002b28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	3304      	adds	r3, #4
 8002b2e:	2b06      	cmp	r3, #6
 8002b30:	d902      	bls.n	8002b38 <NVIC_EncodePriority+0x30>
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	3b03      	subs	r3, #3
 8002b36:	e000      	b.n	8002b3a <NVIC_EncodePriority+0x32>
 8002b38:	2300      	movs	r3, #0
 8002b3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b40:	69bb      	ldr	r3, [r7, #24]
 8002b42:	fa02 f303 	lsl.w	r3, r2, r3
 8002b46:	43da      	mvns	r2, r3
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	401a      	ands	r2, r3
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b50:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	fa01 f303 	lsl.w	r3, r1, r3
 8002b5a:	43d9      	mvns	r1, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b60:	4313      	orrs	r3, r2
         );
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3724      	adds	r7, #36	@ 0x24
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bc80      	pop	{r7}
 8002b6a:	4770      	bx	lr

08002b6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	3b01      	subs	r3, #1
 8002b78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b7c:	d301      	bcc.n	8002b82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e00f      	b.n	8002ba2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b82:	4a0a      	ldr	r2, [pc, #40]	@ (8002bac <SysTick_Config+0x40>)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3b01      	subs	r3, #1
 8002b88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b8a:	210f      	movs	r1, #15
 8002b8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b90:	f7ff ff90 	bl	8002ab4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b94:	4b05      	ldr	r3, [pc, #20]	@ (8002bac <SysTick_Config+0x40>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b9a:	4b04      	ldr	r3, [pc, #16]	@ (8002bac <SysTick_Config+0x40>)
 8002b9c:	2207      	movs	r2, #7
 8002b9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	e000e010 	.word	0xe000e010

08002bb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7ff ff2d 	bl	8002a18 <__NVIC_SetPriorityGrouping>
}
 8002bbe:	bf00      	nop
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}

08002bc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bc6:	b580      	push	{r7, lr}
 8002bc8:	b086      	sub	sp, #24
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	4603      	mov	r3, r0
 8002bce:	60b9      	str	r1, [r7, #8]
 8002bd0:	607a      	str	r2, [r7, #4]
 8002bd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bd8:	f7ff ff42 	bl	8002a60 <__NVIC_GetPriorityGrouping>
 8002bdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	68b9      	ldr	r1, [r7, #8]
 8002be2:	6978      	ldr	r0, [r7, #20]
 8002be4:	f7ff ff90 	bl	8002b08 <NVIC_EncodePriority>
 8002be8:	4602      	mov	r2, r0
 8002bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bee:	4611      	mov	r1, r2
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff ff5f 	bl	8002ab4 <__NVIC_SetPriority>
}
 8002bf6:	bf00      	nop
 8002bf8:	3718      	adds	r7, #24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b082      	sub	sp, #8
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	4603      	mov	r3, r0
 8002c06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff ff35 	bl	8002a7c <__NVIC_EnableIRQ>
}
 8002c12:	bf00      	nop
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b082      	sub	sp, #8
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f7ff ffa2 	bl	8002b6c <SysTick_Config>
 8002c28:	4603      	mov	r3, r0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
	...

08002c34 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b085      	sub	sp, #20
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e043      	b.n	8002cd2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	461a      	mov	r2, r3
 8002c50:	4b22      	ldr	r3, [pc, #136]	@ (8002cdc <HAL_DMA_Init+0xa8>)
 8002c52:	4413      	add	r3, r2
 8002c54:	4a22      	ldr	r2, [pc, #136]	@ (8002ce0 <HAL_DMA_Init+0xac>)
 8002c56:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5a:	091b      	lsrs	r3, r3, #4
 8002c5c:	009a      	lsls	r2, r3, #2
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a1f      	ldr	r2, [pc, #124]	@ (8002ce4 <HAL_DMA_Init+0xb0>)
 8002c66:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2202      	movs	r2, #2
 8002c6c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002c7e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002c82:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002c8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ca4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	69db      	ldr	r3, [r3, #28]
 8002caa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3714      	adds	r7, #20
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bc80      	pop	{r7}
 8002cda:	4770      	bx	lr
 8002cdc:	bffdfff8 	.word	0xbffdfff8
 8002ce0:	cccccccd 	.word	0xcccccccd
 8002ce4:	40020000 	.word	0x40020000

08002ce8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
 8002cf4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d101      	bne.n	8002d08 <HAL_DMA_Start_IT+0x20>
 8002d04:	2302      	movs	r3, #2
 8002d06:	e04b      	b.n	8002da0 <HAL_DMA_Start_IT+0xb8>
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d13a      	bne.n	8002d92 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2202      	movs	r2, #2
 8002d20:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2200      	movs	r2, #0
 8002d28:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f022 0201 	bic.w	r2, r2, #1
 8002d38:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	68b9      	ldr	r1, [r7, #8]
 8002d40:	68f8      	ldr	r0, [r7, #12]
 8002d42:	f000 f973 	bl	800302c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d008      	beq.n	8002d60 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f042 020e 	orr.w	r2, r2, #14
 8002d5c:	601a      	str	r2, [r3, #0]
 8002d5e:	e00f      	b.n	8002d80 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f022 0204 	bic.w	r2, r2, #4
 8002d6e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f042 020a 	orr.w	r2, r2, #10
 8002d7e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f042 0201 	orr.w	r2, r2, #1
 8002d8e:	601a      	str	r2, [r3, #0]
 8002d90:	e005      	b.n	8002d9e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002d9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3718      	adds	r7, #24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002db0:	2300      	movs	r3, #0
 8002db2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d008      	beq.n	8002dd2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2204      	movs	r2, #4
 8002dc4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e020      	b.n	8002e14 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f022 020e 	bic.w	r2, r2, #14
 8002de0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 0201 	bic.w	r2, r2, #1
 8002df0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dfa:	2101      	movs	r1, #1
 8002dfc:	fa01 f202 	lsl.w	r2, r1, r2
 8002e00:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2201      	movs	r2, #1
 8002e06:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3714      	adds	r7, #20
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bc80      	pop	{r7}
 8002e1c:	4770      	bx	lr
	...

08002e20 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3c:	2204      	movs	r2, #4
 8002e3e:	409a      	lsls	r2, r3
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	4013      	ands	r3, r2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d04f      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0xc8>
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	f003 0304 	and.w	r3, r3, #4
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d04a      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0320 	and.w	r3, r3, #32
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d107      	bne.n	8002e70 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f022 0204 	bic.w	r2, r2, #4
 8002e6e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a66      	ldr	r2, [pc, #408]	@ (8003010 <HAL_DMA_IRQHandler+0x1f0>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d029      	beq.n	8002ece <HAL_DMA_IRQHandler+0xae>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a65      	ldr	r2, [pc, #404]	@ (8003014 <HAL_DMA_IRQHandler+0x1f4>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d022      	beq.n	8002eca <HAL_DMA_IRQHandler+0xaa>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a63      	ldr	r2, [pc, #396]	@ (8003018 <HAL_DMA_IRQHandler+0x1f8>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d01a      	beq.n	8002ec4 <HAL_DMA_IRQHandler+0xa4>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a62      	ldr	r2, [pc, #392]	@ (800301c <HAL_DMA_IRQHandler+0x1fc>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d012      	beq.n	8002ebe <HAL_DMA_IRQHandler+0x9e>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a60      	ldr	r2, [pc, #384]	@ (8003020 <HAL_DMA_IRQHandler+0x200>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d00a      	beq.n	8002eb8 <HAL_DMA_IRQHandler+0x98>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a5f      	ldr	r2, [pc, #380]	@ (8003024 <HAL_DMA_IRQHandler+0x204>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d102      	bne.n	8002eb2 <HAL_DMA_IRQHandler+0x92>
 8002eac:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002eb0:	e00e      	b.n	8002ed0 <HAL_DMA_IRQHandler+0xb0>
 8002eb2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002eb6:	e00b      	b.n	8002ed0 <HAL_DMA_IRQHandler+0xb0>
 8002eb8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002ebc:	e008      	b.n	8002ed0 <HAL_DMA_IRQHandler+0xb0>
 8002ebe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002ec2:	e005      	b.n	8002ed0 <HAL_DMA_IRQHandler+0xb0>
 8002ec4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ec8:	e002      	b.n	8002ed0 <HAL_DMA_IRQHandler+0xb0>
 8002eca:	2340      	movs	r3, #64	@ 0x40
 8002ecc:	e000      	b.n	8002ed0 <HAL_DMA_IRQHandler+0xb0>
 8002ece:	2304      	movs	r3, #4
 8002ed0:	4a55      	ldr	r2, [pc, #340]	@ (8003028 <HAL_DMA_IRQHandler+0x208>)
 8002ed2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f000 8094 	beq.w	8003006 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002ee6:	e08e      	b.n	8003006 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eec:	2202      	movs	r2, #2
 8002eee:	409a      	lsls	r2, r3
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d056      	beq.n	8002fa6 <HAL_DMA_IRQHandler+0x186>
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d051      	beq.n	8002fa6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0320 	and.w	r3, r3, #32
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d10b      	bne.n	8002f28 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f022 020a 	bic.w	r2, r2, #10
 8002f1e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a38      	ldr	r2, [pc, #224]	@ (8003010 <HAL_DMA_IRQHandler+0x1f0>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d029      	beq.n	8002f86 <HAL_DMA_IRQHandler+0x166>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a37      	ldr	r2, [pc, #220]	@ (8003014 <HAL_DMA_IRQHandler+0x1f4>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d022      	beq.n	8002f82 <HAL_DMA_IRQHandler+0x162>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a35      	ldr	r2, [pc, #212]	@ (8003018 <HAL_DMA_IRQHandler+0x1f8>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d01a      	beq.n	8002f7c <HAL_DMA_IRQHandler+0x15c>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a34      	ldr	r2, [pc, #208]	@ (800301c <HAL_DMA_IRQHandler+0x1fc>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d012      	beq.n	8002f76 <HAL_DMA_IRQHandler+0x156>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a32      	ldr	r2, [pc, #200]	@ (8003020 <HAL_DMA_IRQHandler+0x200>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d00a      	beq.n	8002f70 <HAL_DMA_IRQHandler+0x150>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a31      	ldr	r2, [pc, #196]	@ (8003024 <HAL_DMA_IRQHandler+0x204>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d102      	bne.n	8002f6a <HAL_DMA_IRQHandler+0x14a>
 8002f64:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002f68:	e00e      	b.n	8002f88 <HAL_DMA_IRQHandler+0x168>
 8002f6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f6e:	e00b      	b.n	8002f88 <HAL_DMA_IRQHandler+0x168>
 8002f70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f74:	e008      	b.n	8002f88 <HAL_DMA_IRQHandler+0x168>
 8002f76:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f7a:	e005      	b.n	8002f88 <HAL_DMA_IRQHandler+0x168>
 8002f7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f80:	e002      	b.n	8002f88 <HAL_DMA_IRQHandler+0x168>
 8002f82:	2320      	movs	r3, #32
 8002f84:	e000      	b.n	8002f88 <HAL_DMA_IRQHandler+0x168>
 8002f86:	2302      	movs	r3, #2
 8002f88:	4a27      	ldr	r2, [pc, #156]	@ (8003028 <HAL_DMA_IRQHandler+0x208>)
 8002f8a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d034      	beq.n	8003006 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002fa4:	e02f      	b.n	8003006 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002faa:	2208      	movs	r2, #8
 8002fac:	409a      	lsls	r2, r3
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d028      	beq.n	8003008 <HAL_DMA_IRQHandler+0x1e8>
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	f003 0308 	and.w	r3, r3, #8
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d023      	beq.n	8003008 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 020e 	bic.w	r2, r2, #14
 8002fce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fd8:	2101      	movs	r1, #1
 8002fda:	fa01 f202 	lsl.w	r2, r1, r2
 8002fde:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d004      	beq.n	8003008 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	4798      	blx	r3
    }
  }
  return;
 8003006:	bf00      	nop
 8003008:	bf00      	nop
}
 800300a:	3710      	adds	r7, #16
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	40020008 	.word	0x40020008
 8003014:	4002001c 	.word	0x4002001c
 8003018:	40020030 	.word	0x40020030
 800301c:	40020044 	.word	0x40020044
 8003020:	40020058 	.word	0x40020058
 8003024:	4002006c 	.word	0x4002006c
 8003028:	40020000 	.word	0x40020000

0800302c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	60f8      	str	r0, [r7, #12]
 8003034:	60b9      	str	r1, [r7, #8]
 8003036:	607a      	str	r2, [r7, #4]
 8003038:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003042:	2101      	movs	r1, #1
 8003044:	fa01 f202 	lsl.w	r2, r1, r2
 8003048:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	683a      	ldr	r2, [r7, #0]
 8003050:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	2b10      	cmp	r3, #16
 8003058:	d108      	bne.n	800306c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800306a:	e007      	b.n	800307c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	68ba      	ldr	r2, [r7, #8]
 8003072:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	60da      	str	r2, [r3, #12]
}
 800307c:	bf00      	nop
 800307e:	3714      	adds	r7, #20
 8003080:	46bd      	mov	sp, r7
 8003082:	bc80      	pop	{r7}
 8003084:	4770      	bx	lr
	...

08003088 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003088:	b480      	push	{r7}
 800308a:	b08b      	sub	sp, #44	@ 0x2c
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003092:	2300      	movs	r3, #0
 8003094:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003096:	2300      	movs	r3, #0
 8003098:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800309a:	e169      	b.n	8003370 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800309c:	2201      	movs	r2, #1
 800309e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	69fa      	ldr	r2, [r7, #28]
 80030ac:	4013      	ands	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	429a      	cmp	r2, r3
 80030b6:	f040 8158 	bne.w	800336a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	4a9a      	ldr	r2, [pc, #616]	@ (8003328 <HAL_GPIO_Init+0x2a0>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d05e      	beq.n	8003182 <HAL_GPIO_Init+0xfa>
 80030c4:	4a98      	ldr	r2, [pc, #608]	@ (8003328 <HAL_GPIO_Init+0x2a0>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d875      	bhi.n	80031b6 <HAL_GPIO_Init+0x12e>
 80030ca:	4a98      	ldr	r2, [pc, #608]	@ (800332c <HAL_GPIO_Init+0x2a4>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d058      	beq.n	8003182 <HAL_GPIO_Init+0xfa>
 80030d0:	4a96      	ldr	r2, [pc, #600]	@ (800332c <HAL_GPIO_Init+0x2a4>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d86f      	bhi.n	80031b6 <HAL_GPIO_Init+0x12e>
 80030d6:	4a96      	ldr	r2, [pc, #600]	@ (8003330 <HAL_GPIO_Init+0x2a8>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d052      	beq.n	8003182 <HAL_GPIO_Init+0xfa>
 80030dc:	4a94      	ldr	r2, [pc, #592]	@ (8003330 <HAL_GPIO_Init+0x2a8>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d869      	bhi.n	80031b6 <HAL_GPIO_Init+0x12e>
 80030e2:	4a94      	ldr	r2, [pc, #592]	@ (8003334 <HAL_GPIO_Init+0x2ac>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d04c      	beq.n	8003182 <HAL_GPIO_Init+0xfa>
 80030e8:	4a92      	ldr	r2, [pc, #584]	@ (8003334 <HAL_GPIO_Init+0x2ac>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d863      	bhi.n	80031b6 <HAL_GPIO_Init+0x12e>
 80030ee:	4a92      	ldr	r2, [pc, #584]	@ (8003338 <HAL_GPIO_Init+0x2b0>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d046      	beq.n	8003182 <HAL_GPIO_Init+0xfa>
 80030f4:	4a90      	ldr	r2, [pc, #576]	@ (8003338 <HAL_GPIO_Init+0x2b0>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d85d      	bhi.n	80031b6 <HAL_GPIO_Init+0x12e>
 80030fa:	2b12      	cmp	r3, #18
 80030fc:	d82a      	bhi.n	8003154 <HAL_GPIO_Init+0xcc>
 80030fe:	2b12      	cmp	r3, #18
 8003100:	d859      	bhi.n	80031b6 <HAL_GPIO_Init+0x12e>
 8003102:	a201      	add	r2, pc, #4	@ (adr r2, 8003108 <HAL_GPIO_Init+0x80>)
 8003104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003108:	08003183 	.word	0x08003183
 800310c:	0800315d 	.word	0x0800315d
 8003110:	0800316f 	.word	0x0800316f
 8003114:	080031b1 	.word	0x080031b1
 8003118:	080031b7 	.word	0x080031b7
 800311c:	080031b7 	.word	0x080031b7
 8003120:	080031b7 	.word	0x080031b7
 8003124:	080031b7 	.word	0x080031b7
 8003128:	080031b7 	.word	0x080031b7
 800312c:	080031b7 	.word	0x080031b7
 8003130:	080031b7 	.word	0x080031b7
 8003134:	080031b7 	.word	0x080031b7
 8003138:	080031b7 	.word	0x080031b7
 800313c:	080031b7 	.word	0x080031b7
 8003140:	080031b7 	.word	0x080031b7
 8003144:	080031b7 	.word	0x080031b7
 8003148:	080031b7 	.word	0x080031b7
 800314c:	08003165 	.word	0x08003165
 8003150:	08003179 	.word	0x08003179
 8003154:	4a79      	ldr	r2, [pc, #484]	@ (800333c <HAL_GPIO_Init+0x2b4>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d013      	beq.n	8003182 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800315a:	e02c      	b.n	80031b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	623b      	str	r3, [r7, #32]
          break;
 8003162:	e029      	b.n	80031b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	3304      	adds	r3, #4
 800316a:	623b      	str	r3, [r7, #32]
          break;
 800316c:	e024      	b.n	80031b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	3308      	adds	r3, #8
 8003174:	623b      	str	r3, [r7, #32]
          break;
 8003176:	e01f      	b.n	80031b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	330c      	adds	r3, #12
 800317e:	623b      	str	r3, [r7, #32]
          break;
 8003180:	e01a      	b.n	80031b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d102      	bne.n	8003190 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800318a:	2304      	movs	r3, #4
 800318c:	623b      	str	r3, [r7, #32]
          break;
 800318e:	e013      	b.n	80031b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d105      	bne.n	80031a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003198:	2308      	movs	r3, #8
 800319a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	69fa      	ldr	r2, [r7, #28]
 80031a0:	611a      	str	r2, [r3, #16]
          break;
 80031a2:	e009      	b.n	80031b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80031a4:	2308      	movs	r3, #8
 80031a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	69fa      	ldr	r2, [r7, #28]
 80031ac:	615a      	str	r2, [r3, #20]
          break;
 80031ae:	e003      	b.n	80031b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80031b0:	2300      	movs	r3, #0
 80031b2:	623b      	str	r3, [r7, #32]
          break;
 80031b4:	e000      	b.n	80031b8 <HAL_GPIO_Init+0x130>
          break;
 80031b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	2bff      	cmp	r3, #255	@ 0xff
 80031bc:	d801      	bhi.n	80031c2 <HAL_GPIO_Init+0x13a>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	e001      	b.n	80031c6 <HAL_GPIO_Init+0x13e>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	3304      	adds	r3, #4
 80031c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	2bff      	cmp	r3, #255	@ 0xff
 80031cc:	d802      	bhi.n	80031d4 <HAL_GPIO_Init+0x14c>
 80031ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	e002      	b.n	80031da <HAL_GPIO_Init+0x152>
 80031d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d6:	3b08      	subs	r3, #8
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	210f      	movs	r1, #15
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	fa01 f303 	lsl.w	r3, r1, r3
 80031e8:	43db      	mvns	r3, r3
 80031ea:	401a      	ands	r2, r3
 80031ec:	6a39      	ldr	r1, [r7, #32]
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	fa01 f303 	lsl.w	r3, r1, r3
 80031f4:	431a      	orrs	r2, r3
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003202:	2b00      	cmp	r3, #0
 8003204:	f000 80b1 	beq.w	800336a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003208:	4b4d      	ldr	r3, [pc, #308]	@ (8003340 <HAL_GPIO_Init+0x2b8>)
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	4a4c      	ldr	r2, [pc, #304]	@ (8003340 <HAL_GPIO_Init+0x2b8>)
 800320e:	f043 0301 	orr.w	r3, r3, #1
 8003212:	6193      	str	r3, [r2, #24]
 8003214:	4b4a      	ldr	r3, [pc, #296]	@ (8003340 <HAL_GPIO_Init+0x2b8>)
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	f003 0301 	and.w	r3, r3, #1
 800321c:	60bb      	str	r3, [r7, #8]
 800321e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003220:	4a48      	ldr	r2, [pc, #288]	@ (8003344 <HAL_GPIO_Init+0x2bc>)
 8003222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003224:	089b      	lsrs	r3, r3, #2
 8003226:	3302      	adds	r3, #2
 8003228:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800322c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800322e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003230:	f003 0303 	and.w	r3, r3, #3
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	220f      	movs	r2, #15
 8003238:	fa02 f303 	lsl.w	r3, r2, r3
 800323c:	43db      	mvns	r3, r3
 800323e:	68fa      	ldr	r2, [r7, #12]
 8003240:	4013      	ands	r3, r2
 8003242:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a40      	ldr	r2, [pc, #256]	@ (8003348 <HAL_GPIO_Init+0x2c0>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d013      	beq.n	8003274 <HAL_GPIO_Init+0x1ec>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a3f      	ldr	r2, [pc, #252]	@ (800334c <HAL_GPIO_Init+0x2c4>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d00d      	beq.n	8003270 <HAL_GPIO_Init+0x1e8>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a3e      	ldr	r2, [pc, #248]	@ (8003350 <HAL_GPIO_Init+0x2c8>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d007      	beq.n	800326c <HAL_GPIO_Init+0x1e4>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	4a3d      	ldr	r2, [pc, #244]	@ (8003354 <HAL_GPIO_Init+0x2cc>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d101      	bne.n	8003268 <HAL_GPIO_Init+0x1e0>
 8003264:	2303      	movs	r3, #3
 8003266:	e006      	b.n	8003276 <HAL_GPIO_Init+0x1ee>
 8003268:	2304      	movs	r3, #4
 800326a:	e004      	b.n	8003276 <HAL_GPIO_Init+0x1ee>
 800326c:	2302      	movs	r3, #2
 800326e:	e002      	b.n	8003276 <HAL_GPIO_Init+0x1ee>
 8003270:	2301      	movs	r3, #1
 8003272:	e000      	b.n	8003276 <HAL_GPIO_Init+0x1ee>
 8003274:	2300      	movs	r3, #0
 8003276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003278:	f002 0203 	and.w	r2, r2, #3
 800327c:	0092      	lsls	r2, r2, #2
 800327e:	4093      	lsls	r3, r2
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	4313      	orrs	r3, r2
 8003284:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003286:	492f      	ldr	r1, [pc, #188]	@ (8003344 <HAL_GPIO_Init+0x2bc>)
 8003288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328a:	089b      	lsrs	r3, r3, #2
 800328c:	3302      	adds	r3, #2
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d006      	beq.n	80032ae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80032a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003358 <HAL_GPIO_Init+0x2d0>)
 80032a2:	689a      	ldr	r2, [r3, #8]
 80032a4:	492c      	ldr	r1, [pc, #176]	@ (8003358 <HAL_GPIO_Init+0x2d0>)
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	608b      	str	r3, [r1, #8]
 80032ac:	e006      	b.n	80032bc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032ae:	4b2a      	ldr	r3, [pc, #168]	@ (8003358 <HAL_GPIO_Init+0x2d0>)
 80032b0:	689a      	ldr	r2, [r3, #8]
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	43db      	mvns	r3, r3
 80032b6:	4928      	ldr	r1, [pc, #160]	@ (8003358 <HAL_GPIO_Init+0x2d0>)
 80032b8:	4013      	ands	r3, r2
 80032ba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d006      	beq.n	80032d6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80032c8:	4b23      	ldr	r3, [pc, #140]	@ (8003358 <HAL_GPIO_Init+0x2d0>)
 80032ca:	68da      	ldr	r2, [r3, #12]
 80032cc:	4922      	ldr	r1, [pc, #136]	@ (8003358 <HAL_GPIO_Init+0x2d0>)
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	60cb      	str	r3, [r1, #12]
 80032d4:	e006      	b.n	80032e4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032d6:	4b20      	ldr	r3, [pc, #128]	@ (8003358 <HAL_GPIO_Init+0x2d0>)
 80032d8:	68da      	ldr	r2, [r3, #12]
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	43db      	mvns	r3, r3
 80032de:	491e      	ldr	r1, [pc, #120]	@ (8003358 <HAL_GPIO_Init+0x2d0>)
 80032e0:	4013      	ands	r3, r2
 80032e2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d006      	beq.n	80032fe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032f0:	4b19      	ldr	r3, [pc, #100]	@ (8003358 <HAL_GPIO_Init+0x2d0>)
 80032f2:	685a      	ldr	r2, [r3, #4]
 80032f4:	4918      	ldr	r1, [pc, #96]	@ (8003358 <HAL_GPIO_Init+0x2d0>)
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	604b      	str	r3, [r1, #4]
 80032fc:	e006      	b.n	800330c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80032fe:	4b16      	ldr	r3, [pc, #88]	@ (8003358 <HAL_GPIO_Init+0x2d0>)
 8003300:	685a      	ldr	r2, [r3, #4]
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	43db      	mvns	r3, r3
 8003306:	4914      	ldr	r1, [pc, #80]	@ (8003358 <HAL_GPIO_Init+0x2d0>)
 8003308:	4013      	ands	r3, r2
 800330a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d021      	beq.n	800335c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003318:	4b0f      	ldr	r3, [pc, #60]	@ (8003358 <HAL_GPIO_Init+0x2d0>)
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	490e      	ldr	r1, [pc, #56]	@ (8003358 <HAL_GPIO_Init+0x2d0>)
 800331e:	69bb      	ldr	r3, [r7, #24]
 8003320:	4313      	orrs	r3, r2
 8003322:	600b      	str	r3, [r1, #0]
 8003324:	e021      	b.n	800336a <HAL_GPIO_Init+0x2e2>
 8003326:	bf00      	nop
 8003328:	10320000 	.word	0x10320000
 800332c:	10310000 	.word	0x10310000
 8003330:	10220000 	.word	0x10220000
 8003334:	10210000 	.word	0x10210000
 8003338:	10120000 	.word	0x10120000
 800333c:	10110000 	.word	0x10110000
 8003340:	40021000 	.word	0x40021000
 8003344:	40010000 	.word	0x40010000
 8003348:	40010800 	.word	0x40010800
 800334c:	40010c00 	.word	0x40010c00
 8003350:	40011000 	.word	0x40011000
 8003354:	40011400 	.word	0x40011400
 8003358:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800335c:	4b0b      	ldr	r3, [pc, #44]	@ (800338c <HAL_GPIO_Init+0x304>)
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	43db      	mvns	r3, r3
 8003364:	4909      	ldr	r1, [pc, #36]	@ (800338c <HAL_GPIO_Init+0x304>)
 8003366:	4013      	ands	r3, r2
 8003368:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800336a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336c:	3301      	adds	r3, #1
 800336e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003376:	fa22 f303 	lsr.w	r3, r2, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	f47f ae8e 	bne.w	800309c <HAL_GPIO_Init+0x14>
  }
}
 8003380:	bf00      	nop
 8003382:	bf00      	nop
 8003384:	372c      	adds	r7, #44	@ 0x2c
 8003386:	46bd      	mov	sp, r7
 8003388:	bc80      	pop	{r7}
 800338a:	4770      	bx	lr
 800338c:	40010400 	.word	0x40010400

08003390 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	460b      	mov	r3, r1
 800339a:	807b      	strh	r3, [r7, #2]
 800339c:	4613      	mov	r3, r2
 800339e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033a0:	787b      	ldrb	r3, [r7, #1]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033a6:	887a      	ldrh	r2, [r7, #2]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80033ac:	e003      	b.n	80033b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80033ae:	887b      	ldrh	r3, [r7, #2]
 80033b0:	041a      	lsls	r2, r3, #16
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	611a      	str	r2, [r3, #16]
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr

080033c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b086      	sub	sp, #24
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d101      	bne.n	80033d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e272      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f000 8087 	beq.w	80034ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033e0:	4b92      	ldr	r3, [pc, #584]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f003 030c 	and.w	r3, r3, #12
 80033e8:	2b04      	cmp	r3, #4
 80033ea:	d00c      	beq.n	8003406 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033ec:	4b8f      	ldr	r3, [pc, #572]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f003 030c 	and.w	r3, r3, #12
 80033f4:	2b08      	cmp	r3, #8
 80033f6:	d112      	bne.n	800341e <HAL_RCC_OscConfig+0x5e>
 80033f8:	4b8c      	ldr	r3, [pc, #560]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003400:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003404:	d10b      	bne.n	800341e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003406:	4b89      	ldr	r3, [pc, #548]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d06c      	beq.n	80034ec <HAL_RCC_OscConfig+0x12c>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d168      	bne.n	80034ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e24c      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003426:	d106      	bne.n	8003436 <HAL_RCC_OscConfig+0x76>
 8003428:	4b80      	ldr	r3, [pc, #512]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a7f      	ldr	r2, [pc, #508]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 800342e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003432:	6013      	str	r3, [r2, #0]
 8003434:	e02e      	b.n	8003494 <HAL_RCC_OscConfig+0xd4>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d10c      	bne.n	8003458 <HAL_RCC_OscConfig+0x98>
 800343e:	4b7b      	ldr	r3, [pc, #492]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a7a      	ldr	r2, [pc, #488]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003444:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003448:	6013      	str	r3, [r2, #0]
 800344a:	4b78      	ldr	r3, [pc, #480]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a77      	ldr	r2, [pc, #476]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003450:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003454:	6013      	str	r3, [r2, #0]
 8003456:	e01d      	b.n	8003494 <HAL_RCC_OscConfig+0xd4>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003460:	d10c      	bne.n	800347c <HAL_RCC_OscConfig+0xbc>
 8003462:	4b72      	ldr	r3, [pc, #456]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a71      	ldr	r2, [pc, #452]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003468:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800346c:	6013      	str	r3, [r2, #0]
 800346e:	4b6f      	ldr	r3, [pc, #444]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a6e      	ldr	r2, [pc, #440]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003478:	6013      	str	r3, [r2, #0]
 800347a:	e00b      	b.n	8003494 <HAL_RCC_OscConfig+0xd4>
 800347c:	4b6b      	ldr	r3, [pc, #428]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a6a      	ldr	r2, [pc, #424]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003482:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003486:	6013      	str	r3, [r2, #0]
 8003488:	4b68      	ldr	r3, [pc, #416]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a67      	ldr	r2, [pc, #412]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 800348e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003492:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d013      	beq.n	80034c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800349c:	f7fe fe80 	bl	80021a0 <HAL_GetTick>
 80034a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034a2:	e008      	b.n	80034b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034a4:	f7fe fe7c 	bl	80021a0 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b64      	cmp	r3, #100	@ 0x64
 80034b0:	d901      	bls.n	80034b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e200      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034b6:	4b5d      	ldr	r3, [pc, #372]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d0f0      	beq.n	80034a4 <HAL_RCC_OscConfig+0xe4>
 80034c2:	e014      	b.n	80034ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c4:	f7fe fe6c 	bl	80021a0 <HAL_GetTick>
 80034c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034ca:	e008      	b.n	80034de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034cc:	f7fe fe68 	bl	80021a0 <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b64      	cmp	r3, #100	@ 0x64
 80034d8:	d901      	bls.n	80034de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e1ec      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034de:	4b53      	ldr	r3, [pc, #332]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1f0      	bne.n	80034cc <HAL_RCC_OscConfig+0x10c>
 80034ea:	e000      	b.n	80034ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0302 	and.w	r3, r3, #2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d063      	beq.n	80035c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034fa:	4b4c      	ldr	r3, [pc, #304]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f003 030c 	and.w	r3, r3, #12
 8003502:	2b00      	cmp	r3, #0
 8003504:	d00b      	beq.n	800351e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003506:	4b49      	ldr	r3, [pc, #292]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f003 030c 	and.w	r3, r3, #12
 800350e:	2b08      	cmp	r3, #8
 8003510:	d11c      	bne.n	800354c <HAL_RCC_OscConfig+0x18c>
 8003512:	4b46      	ldr	r3, [pc, #280]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d116      	bne.n	800354c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800351e:	4b43      	ldr	r3, [pc, #268]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d005      	beq.n	8003536 <HAL_RCC_OscConfig+0x176>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	2b01      	cmp	r3, #1
 8003530:	d001      	beq.n	8003536 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e1c0      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003536:	4b3d      	ldr	r3, [pc, #244]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	00db      	lsls	r3, r3, #3
 8003544:	4939      	ldr	r1, [pc, #228]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003546:	4313      	orrs	r3, r2
 8003548:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800354a:	e03a      	b.n	80035c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	691b      	ldr	r3, [r3, #16]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d020      	beq.n	8003596 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003554:	4b36      	ldr	r3, [pc, #216]	@ (8003630 <HAL_RCC_OscConfig+0x270>)
 8003556:	2201      	movs	r2, #1
 8003558:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355a:	f7fe fe21 	bl	80021a0 <HAL_GetTick>
 800355e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003560:	e008      	b.n	8003574 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003562:	f7fe fe1d 	bl	80021a0 <HAL_GetTick>
 8003566:	4602      	mov	r2, r0
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	2b02      	cmp	r3, #2
 800356e:	d901      	bls.n	8003574 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e1a1      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003574:	4b2d      	ldr	r3, [pc, #180]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0302 	and.w	r3, r3, #2
 800357c:	2b00      	cmp	r3, #0
 800357e:	d0f0      	beq.n	8003562 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003580:	4b2a      	ldr	r3, [pc, #168]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	00db      	lsls	r3, r3, #3
 800358e:	4927      	ldr	r1, [pc, #156]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 8003590:	4313      	orrs	r3, r2
 8003592:	600b      	str	r3, [r1, #0]
 8003594:	e015      	b.n	80035c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003596:	4b26      	ldr	r3, [pc, #152]	@ (8003630 <HAL_RCC_OscConfig+0x270>)
 8003598:	2200      	movs	r2, #0
 800359a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359c:	f7fe fe00 	bl	80021a0 <HAL_GetTick>
 80035a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035a2:	e008      	b.n	80035b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035a4:	f7fe fdfc 	bl	80021a0 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e180      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035b6:	4b1d      	ldr	r3, [pc, #116]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1f0      	bne.n	80035a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0308 	and.w	r3, r3, #8
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d03a      	beq.n	8003644 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	699b      	ldr	r3, [r3, #24]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d019      	beq.n	800360a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035d6:	4b17      	ldr	r3, [pc, #92]	@ (8003634 <HAL_RCC_OscConfig+0x274>)
 80035d8:	2201      	movs	r2, #1
 80035da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035dc:	f7fe fde0 	bl	80021a0 <HAL_GetTick>
 80035e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035e2:	e008      	b.n	80035f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035e4:	f7fe fddc 	bl	80021a0 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d901      	bls.n	80035f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e160      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035f6:	4b0d      	ldr	r3, [pc, #52]	@ (800362c <HAL_RCC_OscConfig+0x26c>)
 80035f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d0f0      	beq.n	80035e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003602:	2001      	movs	r0, #1
 8003604:	f000 face 	bl	8003ba4 <RCC_Delay>
 8003608:	e01c      	b.n	8003644 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800360a:	4b0a      	ldr	r3, [pc, #40]	@ (8003634 <HAL_RCC_OscConfig+0x274>)
 800360c:	2200      	movs	r2, #0
 800360e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003610:	f7fe fdc6 	bl	80021a0 <HAL_GetTick>
 8003614:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003616:	e00f      	b.n	8003638 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003618:	f7fe fdc2 	bl	80021a0 <HAL_GetTick>
 800361c:	4602      	mov	r2, r0
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	2b02      	cmp	r3, #2
 8003624:	d908      	bls.n	8003638 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e146      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
 800362a:	bf00      	nop
 800362c:	40021000 	.word	0x40021000
 8003630:	42420000 	.word	0x42420000
 8003634:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003638:	4b92      	ldr	r3, [pc, #584]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 800363a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d1e9      	bne.n	8003618 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0304 	and.w	r3, r3, #4
 800364c:	2b00      	cmp	r3, #0
 800364e:	f000 80a6 	beq.w	800379e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003652:	2300      	movs	r3, #0
 8003654:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003656:	4b8b      	ldr	r3, [pc, #556]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003658:	69db      	ldr	r3, [r3, #28]
 800365a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d10d      	bne.n	800367e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003662:	4b88      	ldr	r3, [pc, #544]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003664:	69db      	ldr	r3, [r3, #28]
 8003666:	4a87      	ldr	r2, [pc, #540]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003668:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800366c:	61d3      	str	r3, [r2, #28]
 800366e:	4b85      	ldr	r3, [pc, #532]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003670:	69db      	ldr	r3, [r3, #28]
 8003672:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003676:	60bb      	str	r3, [r7, #8]
 8003678:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800367a:	2301      	movs	r3, #1
 800367c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800367e:	4b82      	ldr	r3, [pc, #520]	@ (8003888 <HAL_RCC_OscConfig+0x4c8>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003686:	2b00      	cmp	r3, #0
 8003688:	d118      	bne.n	80036bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800368a:	4b7f      	ldr	r3, [pc, #508]	@ (8003888 <HAL_RCC_OscConfig+0x4c8>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a7e      	ldr	r2, [pc, #504]	@ (8003888 <HAL_RCC_OscConfig+0x4c8>)
 8003690:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003694:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003696:	f7fe fd83 	bl	80021a0 <HAL_GetTick>
 800369a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800369c:	e008      	b.n	80036b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800369e:	f7fe fd7f 	bl	80021a0 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b64      	cmp	r3, #100	@ 0x64
 80036aa:	d901      	bls.n	80036b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80036ac:	2303      	movs	r3, #3
 80036ae:	e103      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036b0:	4b75      	ldr	r3, [pc, #468]	@ (8003888 <HAL_RCC_OscConfig+0x4c8>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d0f0      	beq.n	800369e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d106      	bne.n	80036d2 <HAL_RCC_OscConfig+0x312>
 80036c4:	4b6f      	ldr	r3, [pc, #444]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	4a6e      	ldr	r2, [pc, #440]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 80036ca:	f043 0301 	orr.w	r3, r3, #1
 80036ce:	6213      	str	r3, [r2, #32]
 80036d0:	e02d      	b.n	800372e <HAL_RCC_OscConfig+0x36e>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d10c      	bne.n	80036f4 <HAL_RCC_OscConfig+0x334>
 80036da:	4b6a      	ldr	r3, [pc, #424]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 80036dc:	6a1b      	ldr	r3, [r3, #32]
 80036de:	4a69      	ldr	r2, [pc, #420]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 80036e0:	f023 0301 	bic.w	r3, r3, #1
 80036e4:	6213      	str	r3, [r2, #32]
 80036e6:	4b67      	ldr	r3, [pc, #412]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	4a66      	ldr	r2, [pc, #408]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 80036ec:	f023 0304 	bic.w	r3, r3, #4
 80036f0:	6213      	str	r3, [r2, #32]
 80036f2:	e01c      	b.n	800372e <HAL_RCC_OscConfig+0x36e>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	2b05      	cmp	r3, #5
 80036fa:	d10c      	bne.n	8003716 <HAL_RCC_OscConfig+0x356>
 80036fc:	4b61      	ldr	r3, [pc, #388]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 80036fe:	6a1b      	ldr	r3, [r3, #32]
 8003700:	4a60      	ldr	r2, [pc, #384]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003702:	f043 0304 	orr.w	r3, r3, #4
 8003706:	6213      	str	r3, [r2, #32]
 8003708:	4b5e      	ldr	r3, [pc, #376]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 800370a:	6a1b      	ldr	r3, [r3, #32]
 800370c:	4a5d      	ldr	r2, [pc, #372]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 800370e:	f043 0301 	orr.w	r3, r3, #1
 8003712:	6213      	str	r3, [r2, #32]
 8003714:	e00b      	b.n	800372e <HAL_RCC_OscConfig+0x36e>
 8003716:	4b5b      	ldr	r3, [pc, #364]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003718:	6a1b      	ldr	r3, [r3, #32]
 800371a:	4a5a      	ldr	r2, [pc, #360]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 800371c:	f023 0301 	bic.w	r3, r3, #1
 8003720:	6213      	str	r3, [r2, #32]
 8003722:	4b58      	ldr	r3, [pc, #352]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003724:	6a1b      	ldr	r3, [r3, #32]
 8003726:	4a57      	ldr	r2, [pc, #348]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003728:	f023 0304 	bic.w	r3, r3, #4
 800372c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d015      	beq.n	8003762 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003736:	f7fe fd33 	bl	80021a0 <HAL_GetTick>
 800373a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800373c:	e00a      	b.n	8003754 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800373e:	f7fe fd2f 	bl	80021a0 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	f241 3288 	movw	r2, #5000	@ 0x1388
 800374c:	4293      	cmp	r3, r2
 800374e:	d901      	bls.n	8003754 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e0b1      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003754:	4b4b      	ldr	r3, [pc, #300]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d0ee      	beq.n	800373e <HAL_RCC_OscConfig+0x37e>
 8003760:	e014      	b.n	800378c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003762:	f7fe fd1d 	bl	80021a0 <HAL_GetTick>
 8003766:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003768:	e00a      	b.n	8003780 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800376a:	f7fe fd19 	bl	80021a0 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003778:	4293      	cmp	r3, r2
 800377a:	d901      	bls.n	8003780 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e09b      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003780:	4b40      	ldr	r3, [pc, #256]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1ee      	bne.n	800376a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800378c:	7dfb      	ldrb	r3, [r7, #23]
 800378e:	2b01      	cmp	r3, #1
 8003790:	d105      	bne.n	800379e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003792:	4b3c      	ldr	r3, [pc, #240]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003794:	69db      	ldr	r3, [r3, #28]
 8003796:	4a3b      	ldr	r2, [pc, #236]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003798:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800379c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	69db      	ldr	r3, [r3, #28]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	f000 8087 	beq.w	80038b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037a8:	4b36      	ldr	r3, [pc, #216]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f003 030c 	and.w	r3, r3, #12
 80037b0:	2b08      	cmp	r3, #8
 80037b2:	d061      	beq.n	8003878 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	69db      	ldr	r3, [r3, #28]
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d146      	bne.n	800384a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037bc:	4b33      	ldr	r3, [pc, #204]	@ (800388c <HAL_RCC_OscConfig+0x4cc>)
 80037be:	2200      	movs	r2, #0
 80037c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c2:	f7fe fced 	bl	80021a0 <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037c8:	e008      	b.n	80037dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ca:	f7fe fce9 	bl	80021a0 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d901      	bls.n	80037dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e06d      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037dc:	4b29      	ldr	r3, [pc, #164]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d1f0      	bne.n	80037ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a1b      	ldr	r3, [r3, #32]
 80037ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037f0:	d108      	bne.n	8003804 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037f2:	4b24      	ldr	r3, [pc, #144]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	4921      	ldr	r1, [pc, #132]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003800:	4313      	orrs	r3, r2
 8003802:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003804:	4b1f      	ldr	r3, [pc, #124]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a19      	ldr	r1, [r3, #32]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003814:	430b      	orrs	r3, r1
 8003816:	491b      	ldr	r1, [pc, #108]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 8003818:	4313      	orrs	r3, r2
 800381a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800381c:	4b1b      	ldr	r3, [pc, #108]	@ (800388c <HAL_RCC_OscConfig+0x4cc>)
 800381e:	2201      	movs	r2, #1
 8003820:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003822:	f7fe fcbd 	bl	80021a0 <HAL_GetTick>
 8003826:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003828:	e008      	b.n	800383c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800382a:	f7fe fcb9 	bl	80021a0 <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b02      	cmp	r3, #2
 8003836:	d901      	bls.n	800383c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e03d      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800383c:	4b11      	ldr	r3, [pc, #68]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d0f0      	beq.n	800382a <HAL_RCC_OscConfig+0x46a>
 8003848:	e035      	b.n	80038b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800384a:	4b10      	ldr	r3, [pc, #64]	@ (800388c <HAL_RCC_OscConfig+0x4cc>)
 800384c:	2200      	movs	r2, #0
 800384e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003850:	f7fe fca6 	bl	80021a0 <HAL_GetTick>
 8003854:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003856:	e008      	b.n	800386a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003858:	f7fe fca2 	bl	80021a0 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	2b02      	cmp	r3, #2
 8003864:	d901      	bls.n	800386a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e026      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800386a:	4b06      	ldr	r3, [pc, #24]	@ (8003884 <HAL_RCC_OscConfig+0x4c4>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1f0      	bne.n	8003858 <HAL_RCC_OscConfig+0x498>
 8003876:	e01e      	b.n	80038b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	69db      	ldr	r3, [r3, #28]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d107      	bne.n	8003890 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e019      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
 8003884:	40021000 	.word	0x40021000
 8003888:	40007000 	.word	0x40007000
 800388c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003890:	4b0b      	ldr	r3, [pc, #44]	@ (80038c0 <HAL_RCC_OscConfig+0x500>)
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d106      	bne.n	80038b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d001      	beq.n	80038b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e000      	b.n	80038b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3718      	adds	r7, #24
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	40021000 	.word	0x40021000

080038c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d101      	bne.n	80038d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e0d0      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038d8:	4b6a      	ldr	r3, [pc, #424]	@ (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0307 	and.w	r3, r3, #7
 80038e0:	683a      	ldr	r2, [r7, #0]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d910      	bls.n	8003908 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038e6:	4b67      	ldr	r3, [pc, #412]	@ (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f023 0207 	bic.w	r2, r3, #7
 80038ee:	4965      	ldr	r1, [pc, #404]	@ (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038f6:	4b63      	ldr	r3, [pc, #396]	@ (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0307 	and.w	r3, r3, #7
 80038fe:	683a      	ldr	r2, [r7, #0]
 8003900:	429a      	cmp	r2, r3
 8003902:	d001      	beq.n	8003908 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e0b8      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d020      	beq.n	8003956 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0304 	and.w	r3, r3, #4
 800391c:	2b00      	cmp	r3, #0
 800391e:	d005      	beq.n	800392c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003920:	4b59      	ldr	r3, [pc, #356]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	4a58      	ldr	r2, [pc, #352]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003926:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800392a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0308 	and.w	r3, r3, #8
 8003934:	2b00      	cmp	r3, #0
 8003936:	d005      	beq.n	8003944 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003938:	4b53      	ldr	r3, [pc, #332]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	4a52      	ldr	r2, [pc, #328]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 800393e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003942:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003944:	4b50      	ldr	r3, [pc, #320]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	494d      	ldr	r1, [pc, #308]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003952:	4313      	orrs	r3, r2
 8003954:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d040      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d107      	bne.n	800397a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800396a:	4b47      	ldr	r3, [pc, #284]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d115      	bne.n	80039a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e07f      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	2b02      	cmp	r3, #2
 8003980:	d107      	bne.n	8003992 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003982:	4b41      	ldr	r3, [pc, #260]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d109      	bne.n	80039a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e073      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003992:	4b3d      	ldr	r3, [pc, #244]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e06b      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039a2:	4b39      	ldr	r3, [pc, #228]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f023 0203 	bic.w	r2, r3, #3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	4936      	ldr	r1, [pc, #216]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039b4:	f7fe fbf4 	bl	80021a0 <HAL_GetTick>
 80039b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ba:	e00a      	b.n	80039d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039bc:	f7fe fbf0 	bl	80021a0 <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d901      	bls.n	80039d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e053      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039d2:	4b2d      	ldr	r3, [pc, #180]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f003 020c 	and.w	r2, r3, #12
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d1eb      	bne.n	80039bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039e4:	4b27      	ldr	r3, [pc, #156]	@ (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0307 	and.w	r3, r3, #7
 80039ec:	683a      	ldr	r2, [r7, #0]
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d210      	bcs.n	8003a14 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039f2:	4b24      	ldr	r3, [pc, #144]	@ (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f023 0207 	bic.w	r2, r3, #7
 80039fa:	4922      	ldr	r1, [pc, #136]	@ (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a02:	4b20      	ldr	r3, [pc, #128]	@ (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0307 	and.w	r3, r3, #7
 8003a0a:	683a      	ldr	r2, [r7, #0]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d001      	beq.n	8003a14 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e032      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0304 	and.w	r3, r3, #4
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d008      	beq.n	8003a32 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a20:	4b19      	ldr	r3, [pc, #100]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	4916      	ldr	r1, [pc, #88]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0308 	and.w	r3, r3, #8
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d009      	beq.n	8003a52 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a3e:	4b12      	ldr	r3, [pc, #72]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	490e      	ldr	r1, [pc, #56]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a52:	f000 f821 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8003a56:	4602      	mov	r2, r0
 8003a58:	4b0b      	ldr	r3, [pc, #44]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	091b      	lsrs	r3, r3, #4
 8003a5e:	f003 030f 	and.w	r3, r3, #15
 8003a62:	490a      	ldr	r1, [pc, #40]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c8>)
 8003a64:	5ccb      	ldrb	r3, [r1, r3]
 8003a66:	fa22 f303 	lsr.w	r3, r2, r3
 8003a6a:	4a09      	ldr	r2, [pc, #36]	@ (8003a90 <HAL_RCC_ClockConfig+0x1cc>)
 8003a6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a6e:	4b09      	ldr	r3, [pc, #36]	@ (8003a94 <HAL_RCC_ClockConfig+0x1d0>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7fe fb52 	bl	800211c <HAL_InitTick>

  return HAL_OK;
 8003a78:	2300      	movs	r3, #0
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3710      	adds	r7, #16
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	40022000 	.word	0x40022000
 8003a88:	40021000 	.word	0x40021000
 8003a8c:	080093d8 	.word	0x080093d8
 8003a90:	2000000c 	.word	0x2000000c
 8003a94:	20000010 	.word	0x20000010

08003a98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b087      	sub	sp, #28
 8003a9c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	60fb      	str	r3, [r7, #12]
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	60bb      	str	r3, [r7, #8]
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	617b      	str	r3, [r7, #20]
 8003aaa:	2300      	movs	r3, #0
 8003aac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003ab2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x94>)
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f003 030c 	and.w	r3, r3, #12
 8003abe:	2b04      	cmp	r3, #4
 8003ac0:	d002      	beq.n	8003ac8 <HAL_RCC_GetSysClockFreq+0x30>
 8003ac2:	2b08      	cmp	r3, #8
 8003ac4:	d003      	beq.n	8003ace <HAL_RCC_GetSysClockFreq+0x36>
 8003ac6:	e027      	b.n	8003b18 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ac8:	4b19      	ldr	r3, [pc, #100]	@ (8003b30 <HAL_RCC_GetSysClockFreq+0x98>)
 8003aca:	613b      	str	r3, [r7, #16]
      break;
 8003acc:	e027      	b.n	8003b1e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	0c9b      	lsrs	r3, r3, #18
 8003ad2:	f003 030f 	and.w	r3, r3, #15
 8003ad6:	4a17      	ldr	r2, [pc, #92]	@ (8003b34 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003ad8:	5cd3      	ldrb	r3, [r2, r3]
 8003ada:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d010      	beq.n	8003b08 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ae6:	4b11      	ldr	r3, [pc, #68]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x94>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	0c5b      	lsrs	r3, r3, #17
 8003aec:	f003 0301 	and.w	r3, r3, #1
 8003af0:	4a11      	ldr	r2, [pc, #68]	@ (8003b38 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003af2:	5cd3      	ldrb	r3, [r2, r3]
 8003af4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a0d      	ldr	r2, [pc, #52]	@ (8003b30 <HAL_RCC_GetSysClockFreq+0x98>)
 8003afa:	fb03 f202 	mul.w	r2, r3, r2
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b04:	617b      	str	r3, [r7, #20]
 8003b06:	e004      	b.n	8003b12 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	4a0c      	ldr	r2, [pc, #48]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b0c:	fb02 f303 	mul.w	r3, r2, r3
 8003b10:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	613b      	str	r3, [r7, #16]
      break;
 8003b16:	e002      	b.n	8003b1e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b18:	4b05      	ldr	r3, [pc, #20]	@ (8003b30 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b1a:	613b      	str	r3, [r7, #16]
      break;
 8003b1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b1e:	693b      	ldr	r3, [r7, #16]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	371c      	adds	r7, #28
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bc80      	pop	{r7}
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	40021000 	.word	0x40021000
 8003b30:	007a1200 	.word	0x007a1200
 8003b34:	080093f0 	.word	0x080093f0
 8003b38:	08009400 	.word	0x08009400
 8003b3c:	003d0900 	.word	0x003d0900

08003b40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b44:	4b02      	ldr	r3, [pc, #8]	@ (8003b50 <HAL_RCC_GetHCLKFreq+0x10>)
 8003b46:	681b      	ldr	r3, [r3, #0]
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bc80      	pop	{r7}
 8003b4e:	4770      	bx	lr
 8003b50:	2000000c 	.word	0x2000000c

08003b54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b58:	f7ff fff2 	bl	8003b40 <HAL_RCC_GetHCLKFreq>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	4b05      	ldr	r3, [pc, #20]	@ (8003b74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	0a1b      	lsrs	r3, r3, #8
 8003b64:	f003 0307 	and.w	r3, r3, #7
 8003b68:	4903      	ldr	r1, [pc, #12]	@ (8003b78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b6a:	5ccb      	ldrb	r3, [r1, r3]
 8003b6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	40021000 	.word	0x40021000
 8003b78:	080093e8 	.word	0x080093e8

08003b7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b80:	f7ff ffde 	bl	8003b40 <HAL_RCC_GetHCLKFreq>
 8003b84:	4602      	mov	r2, r0
 8003b86:	4b05      	ldr	r3, [pc, #20]	@ (8003b9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	0adb      	lsrs	r3, r3, #11
 8003b8c:	f003 0307 	and.w	r3, r3, #7
 8003b90:	4903      	ldr	r1, [pc, #12]	@ (8003ba0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b92:	5ccb      	ldrb	r3, [r1, r3]
 8003b94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	080093e8 	.word	0x080093e8

08003ba4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b085      	sub	sp, #20
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003bac:	4b0a      	ldr	r3, [pc, #40]	@ (8003bd8 <RCC_Delay+0x34>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8003bdc <RCC_Delay+0x38>)
 8003bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb6:	0a5b      	lsrs	r3, r3, #9
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	fb02 f303 	mul.w	r3, r2, r3
 8003bbe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bc0:	bf00      	nop
  }
  while (Delay --);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	1e5a      	subs	r2, r3, #1
 8003bc6:	60fa      	str	r2, [r7, #12]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d1f9      	bne.n	8003bc0 <RCC_Delay+0x1c>
}
 8003bcc:	bf00      	nop
 8003bce:	bf00      	nop
 8003bd0:	3714      	adds	r7, #20
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bc80      	pop	{r7}
 8003bd6:	4770      	bx	lr
 8003bd8:	2000000c 	.word	0x2000000c
 8003bdc:	10624dd3 	.word	0x10624dd3

08003be0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b086      	sub	sp, #24
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003be8:	2300      	movs	r3, #0
 8003bea:	613b      	str	r3, [r7, #16]
 8003bec:	2300      	movs	r3, #0
 8003bee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d07d      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c00:	4b4f      	ldr	r3, [pc, #316]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c02:	69db      	ldr	r3, [r3, #28]
 8003c04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d10d      	bne.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c0c:	4b4c      	ldr	r3, [pc, #304]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c0e:	69db      	ldr	r3, [r3, #28]
 8003c10:	4a4b      	ldr	r2, [pc, #300]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c16:	61d3      	str	r3, [r2, #28]
 8003c18:	4b49      	ldr	r3, [pc, #292]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c1a:	69db      	ldr	r3, [r3, #28]
 8003c1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c20:	60bb      	str	r3, [r7, #8]
 8003c22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c24:	2301      	movs	r3, #1
 8003c26:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c28:	4b46      	ldr	r3, [pc, #280]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d118      	bne.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c34:	4b43      	ldr	r3, [pc, #268]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a42      	ldr	r2, [pc, #264]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c3e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c40:	f7fe faae 	bl	80021a0 <HAL_GetTick>
 8003c44:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c46:	e008      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c48:	f7fe faaa 	bl	80021a0 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	2b64      	cmp	r3, #100	@ 0x64
 8003c54:	d901      	bls.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e06d      	b.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c5a:	4b3a      	ldr	r3, [pc, #232]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d0f0      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c66:	4b36      	ldr	r3, [pc, #216]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c68:	6a1b      	ldr	r3, [r3, #32]
 8003c6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c6e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d02e      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d027      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c84:	4b2e      	ldr	r3, [pc, #184]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c86:	6a1b      	ldr	r3, [r3, #32]
 8003c88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c8c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c8e:	4b2e      	ldr	r3, [pc, #184]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c90:	2201      	movs	r2, #1
 8003c92:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c94:	4b2c      	ldr	r3, [pc, #176]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c9a:	4a29      	ldr	r2, [pc, #164]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d014      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003caa:	f7fe fa79 	bl	80021a0 <HAL_GetTick>
 8003cae:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb0:	e00a      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cb2:	f7fe fa75 	bl	80021a0 <HAL_GetTick>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d901      	bls.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	e036      	b.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cca:	6a1b      	ldr	r3, [r3, #32]
 8003ccc:	f003 0302 	and.w	r3, r3, #2
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d0ee      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cd6:	6a1b      	ldr	r3, [r3, #32]
 8003cd8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	4917      	ldr	r1, [pc, #92]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ce6:	7dfb      	ldrb	r3, [r7, #23]
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d105      	bne.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cec:	4b14      	ldr	r3, [pc, #80]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cee:	69db      	ldr	r3, [r3, #28]
 8003cf0:	4a13      	ldr	r2, [pc, #76]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cf2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cf6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d008      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d04:	4b0e      	ldr	r3, [pc, #56]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	490b      	ldr	r1, [pc, #44]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0310 	and.w	r3, r3, #16
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d008      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d22:	4b07      	ldr	r3, [pc, #28]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	4904      	ldr	r1, [pc, #16]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3718      	adds	r7, #24
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	40021000 	.word	0x40021000
 8003d44:	40007000 	.word	0x40007000
 8003d48:	42420440 	.word	0x42420440

08003d4c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d101      	bne.n	8003d5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e076      	b.n	8003e4c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d108      	bne.n	8003d78 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d6e:	d009      	beq.n	8003d84 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	61da      	str	r2, [r3, #28]
 8003d76:	e005      	b.n	8003d84 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d106      	bne.n	8003da4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f7fd ff92 	bl	8001cc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2202      	movs	r2, #2
 8003da8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003dcc:	431a      	orrs	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003dd6:	431a      	orrs	r2, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	431a      	orrs	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	f003 0301 	and.w	r3, r3, #1
 8003dea:	431a      	orrs	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003df4:	431a      	orrs	r2, r3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003dfe:	431a      	orrs	r2, r3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a1b      	ldr	r3, [r3, #32]
 8003e04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e08:	ea42 0103 	orr.w	r1, r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e10:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	430a      	orrs	r2, r1
 8003e1a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	0c1a      	lsrs	r2, r3, #16
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f002 0204 	and.w	r2, r2, #4
 8003e2a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	69da      	ldr	r2, [r3, #28]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e3a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003e4a:	2300      	movs	r3, #0
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3708      	adds	r7, #8
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b088      	sub	sp, #32
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	60f8      	str	r0, [r7, #12]
 8003e5c:	60b9      	str	r1, [r7, #8]
 8003e5e:	603b      	str	r3, [r7, #0]
 8003e60:	4613      	mov	r3, r2
 8003e62:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e64:	f7fe f99c 	bl	80021a0 <HAL_GetTick>
 8003e68:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003e6a:	88fb      	ldrh	r3, [r7, #6]
 8003e6c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d001      	beq.n	8003e7e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	e12a      	b.n	80040d4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d002      	beq.n	8003e8a <HAL_SPI_Transmit+0x36>
 8003e84:	88fb      	ldrh	r3, [r7, #6]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e122      	b.n	80040d4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d101      	bne.n	8003e9c <HAL_SPI_Transmit+0x48>
 8003e98:	2302      	movs	r3, #2
 8003e9a:	e11b      	b.n	80040d4 <HAL_SPI_Transmit+0x280>
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2203      	movs	r2, #3
 8003ea8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	68ba      	ldr	r2, [r7, #8]
 8003eb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	88fa      	ldrh	r2, [r7, #6]
 8003ebc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	88fa      	ldrh	r2, [r7, #6]
 8003ec2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003eea:	d10f      	bne.n	8003f0c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003efa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f0a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f16:	2b40      	cmp	r3, #64	@ 0x40
 8003f18:	d007      	beq.n	8003f2a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f28:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f32:	d152      	bne.n	8003fda <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d002      	beq.n	8003f42 <HAL_SPI_Transmit+0xee>
 8003f3c:	8b7b      	ldrh	r3, [r7, #26]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d145      	bne.n	8003fce <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f46:	881a      	ldrh	r2, [r3, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f52:	1c9a      	adds	r2, r3, #2
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	b29a      	uxth	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f66:	e032      	b.n	8003fce <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d112      	bne.n	8003f9c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f7a:	881a      	ldrh	r2, [r3, #0]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f86:	1c9a      	adds	r2, r3, #2
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	3b01      	subs	r3, #1
 8003f94:	b29a      	uxth	r2, r3
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003f9a:	e018      	b.n	8003fce <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f9c:	f7fe f900 	bl	80021a0 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	683a      	ldr	r2, [r7, #0]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d803      	bhi.n	8003fb4 <HAL_SPI_Transmit+0x160>
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003fb2:	d102      	bne.n	8003fba <HAL_SPI_Transmit+0x166>
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d109      	bne.n	8003fce <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e082      	b.n	80040d4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1c7      	bne.n	8003f68 <HAL_SPI_Transmit+0x114>
 8003fd8:	e053      	b.n	8004082 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d002      	beq.n	8003fe8 <HAL_SPI_Transmit+0x194>
 8003fe2:	8b7b      	ldrh	r3, [r7, #26]
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d147      	bne.n	8004078 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	330c      	adds	r3, #12
 8003ff2:	7812      	ldrb	r2, [r2, #0]
 8003ff4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ffa:	1c5a      	adds	r2, r3, #1
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004004:	b29b      	uxth	r3, r3
 8004006:	3b01      	subs	r3, #1
 8004008:	b29a      	uxth	r2, r3
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800400e:	e033      	b.n	8004078 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	2b02      	cmp	r3, #2
 800401c:	d113      	bne.n	8004046 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	330c      	adds	r3, #12
 8004028:	7812      	ldrb	r2, [r2, #0]
 800402a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004030:	1c5a      	adds	r2, r3, #1
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800403a:	b29b      	uxth	r3, r3
 800403c:	3b01      	subs	r3, #1
 800403e:	b29a      	uxth	r2, r3
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004044:	e018      	b.n	8004078 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004046:	f7fe f8ab 	bl	80021a0 <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	683a      	ldr	r2, [r7, #0]
 8004052:	429a      	cmp	r2, r3
 8004054:	d803      	bhi.n	800405e <HAL_SPI_Transmit+0x20a>
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800405c:	d102      	bne.n	8004064 <HAL_SPI_Transmit+0x210>
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d109      	bne.n	8004078 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e02d      	b.n	80040d4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800407c:	b29b      	uxth	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1c6      	bne.n	8004010 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004082:	69fa      	ldr	r2, [r7, #28]
 8004084:	6839      	ldr	r1, [r7, #0]
 8004086:	68f8      	ldr	r0, [r7, #12]
 8004088:	f000 f9fe 	bl	8004488 <SPI_EndRxTxTransaction>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d002      	beq.n	8004098 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2220      	movs	r2, #32
 8004096:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d10a      	bne.n	80040b6 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80040a0:	2300      	movs	r3, #0
 80040a2:	617b      	str	r3, [r7, #20]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	617b      	str	r3, [r7, #20]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	617b      	str	r3, [r7, #20]
 80040b4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d001      	beq.n	80040d2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e000      	b.n	80040d4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80040d2:	2300      	movs	r3, #0
  }
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3720      	adds	r7, #32
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	4613      	mov	r3, r2
 80040e8:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d001      	beq.n	80040fa <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80040f6:	2302      	movs	r3, #2
 80040f8:	e097      	b.n	800422a <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d002      	beq.n	8004106 <HAL_SPI_Transmit_DMA+0x2a>
 8004100:	88fb      	ldrh	r3, [r7, #6]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d101      	bne.n	800410a <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e08f      	b.n	800422a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004110:	2b01      	cmp	r3, #1
 8004112:	d101      	bne.n	8004118 <HAL_SPI_Transmit_DMA+0x3c>
 8004114:	2302      	movs	r3, #2
 8004116:	e088      	b.n	800422a <HAL_SPI_Transmit_DMA+0x14e>
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2203      	movs	r2, #3
 8004124:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2200      	movs	r2, #0
 800412c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	68ba      	ldr	r2, [r7, #8]
 8004132:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	88fa      	ldrh	r2, [r7, #6]
 8004138:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	88fa      	ldrh	r2, [r7, #6]
 800413e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2200      	movs	r2, #0
 8004144:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2200      	movs	r2, #0
 8004150:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2200      	movs	r2, #0
 800415c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004166:	d10f      	bne.n	8004188 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004176:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004186:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800418c:	4a29      	ldr	r2, [pc, #164]	@ (8004234 <HAL_SPI_Transmit_DMA+0x158>)
 800418e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004194:	4a28      	ldr	r2, [pc, #160]	@ (8004238 <HAL_SPI_Transmit_DMA+0x15c>)
 8004196:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800419c:	4a27      	ldr	r2, [pc, #156]	@ (800423c <HAL_SPI_Transmit_DMA+0x160>)
 800419e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041a4:	2200      	movs	r2, #0
 80041a6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b0:	4619      	mov	r1, r3
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	330c      	adds	r3, #12
 80041b8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041be:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80041c0:	f7fe fd92 	bl	8002ce8 <HAL_DMA_Start_IT>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00b      	beq.n	80041e2 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ce:	f043 0210 	orr.w	r2, r3, #16
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2200      	movs	r2, #0
 80041da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e023      	b.n	800422a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041ec:	2b40      	cmp	r3, #64	@ 0x40
 80041ee:	d007      	beq.n	8004200 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041fe:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	685a      	ldr	r2, [r3, #4]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f042 0220 	orr.w	r2, r2, #32
 8004216:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	685a      	ldr	r2, [r3, #4]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f042 0202 	orr.w	r2, r2, #2
 8004226:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004228:	2300      	movs	r3, #0
}
 800422a:	4618      	mov	r0, r3
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	0800431d 	.word	0x0800431d
 8004238:	08004277 	.word	0x08004277
 800423c:	08004339 	.word	0x08004339

08004240 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	bc80      	pop	{r7}
 8004250:	4770      	bx	lr

08004252 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004252:	b480      	push	{r7}
 8004254:	b083      	sub	sp, #12
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800425a:	bf00      	nop
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	bc80      	pop	{r7}
 8004262:	4770      	bx	lr

08004264 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800426c:	bf00      	nop
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	bc80      	pop	{r7}
 8004274:	4770      	bx	lr

08004276 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004276:	b580      	push	{r7, lr}
 8004278:	b086      	sub	sp, #24
 800427a:	af00      	add	r7, sp, #0
 800427c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004282:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004284:	f7fd ff8c 	bl	80021a0 <HAL_GetTick>
 8004288:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0320 	and.w	r3, r3, #32
 8004294:	2b20      	cmp	r3, #32
 8004296:	d03b      	beq.n	8004310 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	685a      	ldr	r2, [r3, #4]
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f022 0220 	bic.w	r2, r2, #32
 80042a6:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	685a      	ldr	r2, [r3, #4]
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f022 0202 	bic.w	r2, r2, #2
 80042b6:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80042b8:	693a      	ldr	r2, [r7, #16]
 80042ba:	2164      	movs	r1, #100	@ 0x64
 80042bc:	6978      	ldr	r0, [r7, #20]
 80042be:	f000 f8e3 	bl	8004488 <SPI_EndRxTxTransaction>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d005      	beq.n	80042d4 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042cc:	f043 0220 	orr.w	r2, r3, #32
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d10a      	bne.n	80042f2 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80042dc:	2300      	movs	r3, #0
 80042de:	60fb      	str	r3, [r7, #12]
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	60fb      	str	r3, [r7, #12]
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	60fb      	str	r3, [r7, #12]
 80042f0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	2200      	movs	r2, #0
 80042f6:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004304:	2b00      	cmp	r3, #0
 8004306:	d003      	beq.n	8004310 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004308:	6978      	ldr	r0, [r7, #20]
 800430a:	f7ff ffab 	bl	8004264 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800430e:	e002      	b.n	8004316 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004310:	6978      	ldr	r0, [r7, #20]
 8004312:	f7ff ff95 	bl	8004240 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004316:	3718      	adds	r7, #24
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004328:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800432a:	68f8      	ldr	r0, [r7, #12]
 800432c:	f7ff ff91 	bl	8004252 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004330:	bf00      	nop
 8004332:	3710      	adds	r7, #16
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004344:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	685a      	ldr	r2, [r3, #4]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f022 0203 	bic.w	r2, r2, #3
 8004354:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800435a:	f043 0210 	orr.w	r2, r3, #16
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2201      	movs	r2, #1
 8004366:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f7ff ff7a 	bl	8004264 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004370:	bf00      	nop
 8004372:	3710      	adds	r7, #16
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}

08004378 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b088      	sub	sp, #32
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	603b      	str	r3, [r7, #0]
 8004384:	4613      	mov	r3, r2
 8004386:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004388:	f7fd ff0a 	bl	80021a0 <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004390:	1a9b      	subs	r3, r3, r2
 8004392:	683a      	ldr	r2, [r7, #0]
 8004394:	4413      	add	r3, r2
 8004396:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004398:	f7fd ff02 	bl	80021a0 <HAL_GetTick>
 800439c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800439e:	4b39      	ldr	r3, [pc, #228]	@ (8004484 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	015b      	lsls	r3, r3, #5
 80043a4:	0d1b      	lsrs	r3, r3, #20
 80043a6:	69fa      	ldr	r2, [r7, #28]
 80043a8:	fb02 f303 	mul.w	r3, r2, r3
 80043ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043ae:	e054      	b.n	800445a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043b6:	d050      	beq.n	800445a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043b8:	f7fd fef2 	bl	80021a0 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	69fa      	ldr	r2, [r7, #28]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d902      	bls.n	80043ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80043c8:	69fb      	ldr	r3, [r7, #28]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d13d      	bne.n	800444a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	685a      	ldr	r2, [r3, #4]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80043dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043e6:	d111      	bne.n	800440c <SPI_WaitFlagStateUntilTimeout+0x94>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043f0:	d004      	beq.n	80043fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043fa:	d107      	bne.n	800440c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800440a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004410:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004414:	d10f      	bne.n	8004436 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004424:	601a      	str	r2, [r3, #0]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004434:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	e017      	b.n	800447a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d101      	bne.n	8004454 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004450:	2300      	movs	r3, #0
 8004452:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	3b01      	subs	r3, #1
 8004458:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	689a      	ldr	r2, [r3, #8]
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	4013      	ands	r3, r2
 8004464:	68ba      	ldr	r2, [r7, #8]
 8004466:	429a      	cmp	r2, r3
 8004468:	bf0c      	ite	eq
 800446a:	2301      	moveq	r3, #1
 800446c:	2300      	movne	r3, #0
 800446e:	b2db      	uxtb	r3, r3
 8004470:	461a      	mov	r2, r3
 8004472:	79fb      	ldrb	r3, [r7, #7]
 8004474:	429a      	cmp	r2, r3
 8004476:	d19b      	bne.n	80043b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3720      	adds	r7, #32
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	2000000c 	.word	0x2000000c

08004488 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b086      	sub	sp, #24
 800448c:	af02      	add	r7, sp, #8
 800448e:	60f8      	str	r0, [r7, #12]
 8004490:	60b9      	str	r1, [r7, #8]
 8004492:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	9300      	str	r3, [sp, #0]
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	2201      	movs	r2, #1
 800449c:	2102      	movs	r1, #2
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	f7ff ff6a 	bl	8004378 <SPI_WaitFlagStateUntilTimeout>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d007      	beq.n	80044ba <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044ae:	f043 0220 	orr.w	r2, r3, #32
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	e013      	b.n	80044e2 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	2200      	movs	r2, #0
 80044c2:	2180      	movs	r1, #128	@ 0x80
 80044c4:	68f8      	ldr	r0, [r7, #12]
 80044c6:	f7ff ff57 	bl	8004378 <SPI_WaitFlagStateUntilTimeout>
 80044ca:	4603      	mov	r3, r0
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d007      	beq.n	80044e0 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044d4:	f043 0220 	orr.w	r2, r3, #32
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e000      	b.n	80044e2 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
	...

080044ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b085      	sub	sp, #20
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d001      	beq.n	8004504 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e03a      	b.n	800457a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2202      	movs	r2, #2
 8004508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68da      	ldr	r2, [r3, #12]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f042 0201 	orr.w	r2, r2, #1
 800451a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a18      	ldr	r2, [pc, #96]	@ (8004584 <HAL_TIM_Base_Start_IT+0x98>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d00e      	beq.n	8004544 <HAL_TIM_Base_Start_IT+0x58>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800452e:	d009      	beq.n	8004544 <HAL_TIM_Base_Start_IT+0x58>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a14      	ldr	r2, [pc, #80]	@ (8004588 <HAL_TIM_Base_Start_IT+0x9c>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d004      	beq.n	8004544 <HAL_TIM_Base_Start_IT+0x58>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a13      	ldr	r2, [pc, #76]	@ (800458c <HAL_TIM_Base_Start_IT+0xa0>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d111      	bne.n	8004568 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	f003 0307 	and.w	r3, r3, #7
 800454e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2b06      	cmp	r3, #6
 8004554:	d010      	beq.n	8004578 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f042 0201 	orr.w	r2, r2, #1
 8004564:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004566:	e007      	b.n	8004578 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f042 0201 	orr.w	r2, r2, #1
 8004576:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	4618      	mov	r0, r3
 800457c:	3714      	adds	r7, #20
 800457e:	46bd      	mov	sp, r7
 8004580:	bc80      	pop	{r7}
 8004582:	4770      	bx	lr
 8004584:	40012c00 	.word	0x40012c00
 8004588:	40000400 	.word	0x40000400
 800458c:	40000800 	.word	0x40000800

08004590 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d101      	bne.n	80045a2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e041      	b.n	8004626 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d106      	bne.n	80045bc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f7fd fbee 	bl	8001d98 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2202      	movs	r2, #2
 80045c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	3304      	adds	r3, #4
 80045cc:	4619      	mov	r1, r3
 80045ce:	4610      	mov	r0, r2
 80045d0:	f000 f9a8 	bl	8004924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3708      	adds	r7, #8
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800462e:	b580      	push	{r7, lr}
 8004630:	b084      	sub	sp, #16
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	691b      	ldr	r3, [r3, #16]
 8004644:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	f003 0302 	and.w	r3, r3, #2
 800464c:	2b00      	cmp	r3, #0
 800464e:	d020      	beq.n	8004692 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f003 0302 	and.w	r3, r3, #2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d01b      	beq.n	8004692 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f06f 0202 	mvn.w	r2, #2
 8004662:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	699b      	ldr	r3, [r3, #24]
 8004670:	f003 0303 	and.w	r3, r3, #3
 8004674:	2b00      	cmp	r3, #0
 8004676:	d003      	beq.n	8004680 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f000 f937 	bl	80048ec <HAL_TIM_IC_CaptureCallback>
 800467e:	e005      	b.n	800468c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f000 f92a 	bl	80048da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f939 	bl	80048fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	f003 0304 	and.w	r3, r3, #4
 8004698:	2b00      	cmp	r3, #0
 800469a:	d020      	beq.n	80046de <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f003 0304 	and.w	r3, r3, #4
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d01b      	beq.n	80046de <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f06f 0204 	mvn.w	r2, #4
 80046ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2202      	movs	r2, #2
 80046b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	699b      	ldr	r3, [r3, #24]
 80046bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d003      	beq.n	80046cc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 f911 	bl	80048ec <HAL_TIM_IC_CaptureCallback>
 80046ca:	e005      	b.n	80046d8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f000 f904 	bl	80048da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 f913 	bl	80048fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	f003 0308 	and.w	r3, r3, #8
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d020      	beq.n	800472a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f003 0308 	and.w	r3, r3, #8
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d01b      	beq.n	800472a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f06f 0208 	mvn.w	r2, #8
 80046fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2204      	movs	r2, #4
 8004700:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	69db      	ldr	r3, [r3, #28]
 8004708:	f003 0303 	and.w	r3, r3, #3
 800470c:	2b00      	cmp	r3, #0
 800470e:	d003      	beq.n	8004718 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f000 f8eb 	bl	80048ec <HAL_TIM_IC_CaptureCallback>
 8004716:	e005      	b.n	8004724 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f000 f8de 	bl	80048da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 f8ed 	bl	80048fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	f003 0310 	and.w	r3, r3, #16
 8004730:	2b00      	cmp	r3, #0
 8004732:	d020      	beq.n	8004776 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f003 0310 	and.w	r3, r3, #16
 800473a:	2b00      	cmp	r3, #0
 800473c:	d01b      	beq.n	8004776 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f06f 0210 	mvn.w	r2, #16
 8004746:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2208      	movs	r2, #8
 800474c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	69db      	ldr	r3, [r3, #28]
 8004754:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004758:	2b00      	cmp	r3, #0
 800475a:	d003      	beq.n	8004764 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	f000 f8c5 	bl	80048ec <HAL_TIM_IC_CaptureCallback>
 8004762:	e005      	b.n	8004770 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f000 f8b8 	bl	80048da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 f8c7 	bl	80048fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	f003 0301 	and.w	r3, r3, #1
 800477c:	2b00      	cmp	r3, #0
 800477e:	d00c      	beq.n	800479a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d007      	beq.n	800479a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f06f 0201 	mvn.w	r2, #1
 8004792:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 f897 	bl	80048c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00c      	beq.n	80047be <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d007      	beq.n	80047be <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80047b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 fb61 	bl	8004e80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d00c      	beq.n	80047e2 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d007      	beq.n	80047e2 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80047da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f000 f897 	bl	8004910 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	f003 0320 	and.w	r3, r3, #32
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d00c      	beq.n	8004806 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f003 0320 	and.w	r3, r3, #32
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d007      	beq.n	8004806 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f06f 0220 	mvn.w	r2, #32
 80047fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f000 fb34 	bl	8004e6e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004806:	bf00      	nop
 8004808:	3710      	adds	r7, #16
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
	...

08004810 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b086      	sub	sp, #24
 8004814:	af00      	add	r7, sp, #0
 8004816:	60f8      	str	r0, [r7, #12]
 8004818:	60b9      	str	r1, [r7, #8]
 800481a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800481c:	2300      	movs	r3, #0
 800481e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004826:	2b01      	cmp	r3, #1
 8004828:	d101      	bne.n	800482e <HAL_TIM_OC_ConfigChannel+0x1e>
 800482a:	2302      	movs	r3, #2
 800482c:	e048      	b.n	80048c0 <HAL_TIM_OC_ConfigChannel+0xb0>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2201      	movs	r2, #1
 8004832:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2b0c      	cmp	r3, #12
 800483a:	d839      	bhi.n	80048b0 <HAL_TIM_OC_ConfigChannel+0xa0>
 800483c:	a201      	add	r2, pc, #4	@ (adr r2, 8004844 <HAL_TIM_OC_ConfigChannel+0x34>)
 800483e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004842:	bf00      	nop
 8004844:	08004879 	.word	0x08004879
 8004848:	080048b1 	.word	0x080048b1
 800484c:	080048b1 	.word	0x080048b1
 8004850:	080048b1 	.word	0x080048b1
 8004854:	08004887 	.word	0x08004887
 8004858:	080048b1 	.word	0x080048b1
 800485c:	080048b1 	.word	0x080048b1
 8004860:	080048b1 	.word	0x080048b1
 8004864:	08004895 	.word	0x08004895
 8004868:	080048b1 	.word	0x080048b1
 800486c:	080048b1 	.word	0x080048b1
 8004870:	080048b1 	.word	0x080048b1
 8004874:	080048a3 	.word	0x080048a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68b9      	ldr	r1, [r7, #8]
 800487e:	4618      	mov	r0, r3
 8004880:	f000 f8be 	bl	8004a00 <TIM_OC1_SetConfig>
      break;
 8004884:	e017      	b.n	80048b6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68b9      	ldr	r1, [r7, #8]
 800488c:	4618      	mov	r0, r3
 800488e:	f000 f91d 	bl	8004acc <TIM_OC2_SetConfig>
      break;
 8004892:	e010      	b.n	80048b6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68b9      	ldr	r1, [r7, #8]
 800489a:	4618      	mov	r0, r3
 800489c:	f000 f980 	bl	8004ba0 <TIM_OC3_SetConfig>
      break;
 80048a0:	e009      	b.n	80048b6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68b9      	ldr	r1, [r7, #8]
 80048a8:	4618      	mov	r0, r3
 80048aa:	f000 f9e3 	bl	8004c74 <TIM_OC4_SetConfig>
      break;
 80048ae:	e002      	b.n	80048b6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	75fb      	strb	r3, [r7, #23]
      break;
 80048b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048be:	7dfb      	ldrb	r3, [r7, #23]
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3718      	adds	r7, #24
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b083      	sub	sp, #12
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80048d0:	bf00      	nop
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bc80      	pop	{r7}
 80048d8:	4770      	bx	lr

080048da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048da:	b480      	push	{r7}
 80048dc:	b083      	sub	sp, #12
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048e2:	bf00      	nop
 80048e4:	370c      	adds	r7, #12
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bc80      	pop	{r7}
 80048ea:	4770      	bx	lr

080048ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048f4:	bf00      	nop
 80048f6:	370c      	adds	r7, #12
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bc80      	pop	{r7}
 80048fc:	4770      	bx	lr

080048fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048fe:	b480      	push	{r7}
 8004900:	b083      	sub	sp, #12
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004906:	bf00      	nop
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	bc80      	pop	{r7}
 800490e:	4770      	bx	lr

08004910 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004918:	bf00      	nop
 800491a:	370c      	adds	r7, #12
 800491c:	46bd      	mov	sp, r7
 800491e:	bc80      	pop	{r7}
 8004920:	4770      	bx	lr
	...

08004924 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a2f      	ldr	r2, [pc, #188]	@ (80049f4 <TIM_Base_SetConfig+0xd0>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d00b      	beq.n	8004954 <TIM_Base_SetConfig+0x30>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004942:	d007      	beq.n	8004954 <TIM_Base_SetConfig+0x30>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4a2c      	ldr	r2, [pc, #176]	@ (80049f8 <TIM_Base_SetConfig+0xd4>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d003      	beq.n	8004954 <TIM_Base_SetConfig+0x30>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	4a2b      	ldr	r2, [pc, #172]	@ (80049fc <TIM_Base_SetConfig+0xd8>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d108      	bne.n	8004966 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800495a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	68fa      	ldr	r2, [r7, #12]
 8004962:	4313      	orrs	r3, r2
 8004964:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a22      	ldr	r2, [pc, #136]	@ (80049f4 <TIM_Base_SetConfig+0xd0>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d00b      	beq.n	8004986 <TIM_Base_SetConfig+0x62>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004974:	d007      	beq.n	8004986 <TIM_Base_SetConfig+0x62>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a1f      	ldr	r2, [pc, #124]	@ (80049f8 <TIM_Base_SetConfig+0xd4>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d003      	beq.n	8004986 <TIM_Base_SetConfig+0x62>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a1e      	ldr	r2, [pc, #120]	@ (80049fc <TIM_Base_SetConfig+0xd8>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d108      	bne.n	8004998 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800498c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	68fa      	ldr	r2, [r7, #12]
 8004994:	4313      	orrs	r3, r2
 8004996:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	695b      	ldr	r3, [r3, #20]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	689a      	ldr	r2, [r3, #8]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	4a0d      	ldr	r2, [pc, #52]	@ (80049f4 <TIM_Base_SetConfig+0xd0>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d103      	bne.n	80049cc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	691a      	ldr	r2, [r3, #16]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d005      	beq.n	80049ea <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	691b      	ldr	r3, [r3, #16]
 80049e2:	f023 0201 	bic.w	r2, r3, #1
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	611a      	str	r2, [r3, #16]
  }
}
 80049ea:	bf00      	nop
 80049ec:	3714      	adds	r7, #20
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bc80      	pop	{r7}
 80049f2:	4770      	bx	lr
 80049f4:	40012c00 	.word	0x40012c00
 80049f8:	40000400 	.word	0x40000400
 80049fc:	40000800 	.word	0x40000800

08004a00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b087      	sub	sp, #28
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a1b      	ldr	r3, [r3, #32]
 8004a0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6a1b      	ldr	r3, [r3, #32]
 8004a14:	f023 0201 	bic.w	r2, r3, #1
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f023 0303 	bic.w	r3, r3, #3
 8004a36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	f023 0302 	bic.w	r3, r3, #2
 8004a48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a1c      	ldr	r2, [pc, #112]	@ (8004ac8 <TIM_OC1_SetConfig+0xc8>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d10c      	bne.n	8004a76 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	f023 0308 	bic.w	r3, r3, #8
 8004a62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	68db      	ldr	r3, [r3, #12]
 8004a68:	697a      	ldr	r2, [r7, #20]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	f023 0304 	bic.w	r3, r3, #4
 8004a74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a13      	ldr	r2, [pc, #76]	@ (8004ac8 <TIM_OC1_SetConfig+0xc8>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d111      	bne.n	8004aa2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	699b      	ldr	r3, [r3, #24]
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	693a      	ldr	r2, [r7, #16]
 8004aa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	685a      	ldr	r2, [r3, #4]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	697a      	ldr	r2, [r7, #20]
 8004aba:	621a      	str	r2, [r3, #32]
}
 8004abc:	bf00      	nop
 8004abe:	371c      	adds	r7, #28
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bc80      	pop	{r7}
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop
 8004ac8:	40012c00 	.word	0x40012c00

08004acc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b087      	sub	sp, #28
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	f023 0210 	bic.w	r2, r3, #16
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	021b      	lsls	r3, r3, #8
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f023 0320 	bic.w	r3, r3, #32
 8004b16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	011b      	lsls	r3, r3, #4
 8004b1e:	697a      	ldr	r2, [r7, #20]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a1d      	ldr	r2, [pc, #116]	@ (8004b9c <TIM_OC2_SetConfig+0xd0>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d10d      	bne.n	8004b48 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	011b      	lsls	r3, r3, #4
 8004b3a:	697a      	ldr	r2, [r7, #20]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a14      	ldr	r2, [pc, #80]	@ (8004b9c <TIM_OC2_SetConfig+0xd0>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d113      	bne.n	8004b78 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	695b      	ldr	r3, [r3, #20]
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	699b      	ldr	r3, [r3, #24]
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	693a      	ldr	r2, [r7, #16]
 8004b7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	685a      	ldr	r2, [r3, #4]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	621a      	str	r2, [r3, #32]
}
 8004b92:	bf00      	nop
 8004b94:	371c      	adds	r7, #28
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr
 8004b9c:	40012c00 	.word	0x40012c00

08004ba0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b087      	sub	sp, #28
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a1b      	ldr	r3, [r3, #32]
 8004bae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6a1b      	ldr	r3, [r3, #32]
 8004bb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	69db      	ldr	r3, [r3, #28]
 8004bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f023 0303 	bic.w	r3, r3, #3
 8004bd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004be8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	021b      	lsls	r3, r3, #8
 8004bf0:	697a      	ldr	r2, [r7, #20]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8004c70 <TIM_OC3_SetConfig+0xd0>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d10d      	bne.n	8004c1a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	021b      	lsls	r3, r3, #8
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4a14      	ldr	r2, [pc, #80]	@ (8004c70 <TIM_OC3_SetConfig+0xd0>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d113      	bne.n	8004c4a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	011b      	lsls	r3, r3, #4
 8004c38:	693a      	ldr	r2, [r7, #16]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	699b      	ldr	r3, [r3, #24]
 8004c42:	011b      	lsls	r3, r3, #4
 8004c44:	693a      	ldr	r2, [r7, #16]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	693a      	ldr	r2, [r7, #16]
 8004c4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	68fa      	ldr	r2, [r7, #12]
 8004c54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	685a      	ldr	r2, [r3, #4]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	697a      	ldr	r2, [r7, #20]
 8004c62:	621a      	str	r2, [r3, #32]
}
 8004c64:	bf00      	nop
 8004c66:	371c      	adds	r7, #28
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bc80      	pop	{r7}
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	40012c00 	.word	0x40012c00

08004c74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b087      	sub	sp, #28
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a1b      	ldr	r3, [r3, #32]
 8004c82:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	69db      	ldr	r3, [r3, #28]
 8004c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004caa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	021b      	lsls	r3, r3, #8
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	031b      	lsls	r3, r3, #12
 8004cc6:	693a      	ldr	r2, [r7, #16]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a0f      	ldr	r2, [pc, #60]	@ (8004d0c <TIM_OC4_SetConfig+0x98>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d109      	bne.n	8004ce8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	695b      	ldr	r3, [r3, #20]
 8004ce0:	019b      	lsls	r3, r3, #6
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	68fa      	ldr	r2, [r7, #12]
 8004cf2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	685a      	ldr	r2, [r3, #4]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	693a      	ldr	r2, [r7, #16]
 8004d00:	621a      	str	r2, [r3, #32]
}
 8004d02:	bf00      	nop
 8004d04:	371c      	adds	r7, #28
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bc80      	pop	{r7}
 8004d0a:	4770      	bx	lr
 8004d0c:	40012c00 	.word	0x40012c00

08004d10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d101      	bne.n	8004d28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d24:	2302      	movs	r3, #2
 8004d26:	e046      	b.n	8004db6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2202      	movs	r2, #2
 8004d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68fa      	ldr	r2, [r7, #12]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a16      	ldr	r2, [pc, #88]	@ (8004dc0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d00e      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d74:	d009      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a12      	ldr	r2, [pc, #72]	@ (8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d004      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a10      	ldr	r2, [pc, #64]	@ (8004dc8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d10c      	bne.n	8004da4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	68ba      	ldr	r2, [r7, #8]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3714      	adds	r7, #20
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bc80      	pop	{r7}
 8004dbe:	4770      	bx	lr
 8004dc0:	40012c00 	.word	0x40012c00
 8004dc4:	40000400 	.word	0x40000400
 8004dc8:	40000800 	.word	0x40000800

08004dcc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b085      	sub	sp, #20
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d101      	bne.n	8004de8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004de4:	2302      	movs	r3, #2
 8004de6:	e03d      	b.n	8004e64 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	695b      	ldr	r3, [r3, #20]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	69db      	ldr	r3, [r3, #28]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3714      	adds	r7, #20
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bc80      	pop	{r7}
 8004e6c:	4770      	bx	lr

08004e6e <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e6e:	b480      	push	{r7}
 8004e70:	b083      	sub	sp, #12
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e76:	bf00      	nop
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bc80      	pop	{r7}
 8004e7e:	4770      	bx	lr

08004e80 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bc80      	pop	{r7}
 8004e90:	4770      	bx	lr

08004e92 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e92:	b580      	push	{r7, lr}
 8004e94:	b082      	sub	sp, #8
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d101      	bne.n	8004ea4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e042      	b.n	8004f2a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d106      	bne.n	8004ebe <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f7fc ff93 	bl	8001de4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2224      	movs	r2, #36	@ 0x24
 8004ec2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68da      	ldr	r2, [r3, #12]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ed4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 f972 	bl	80051c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	691a      	ldr	r2, [r3, #16]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004eea:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	695a      	ldr	r2, [r3, #20]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004efa:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68da      	ldr	r2, [r3, #12]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f0a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2220      	movs	r2, #32
 8004f16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2220      	movs	r2, #32
 8004f1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004f28:	2300      	movs	r3, #0
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3708      	adds	r7, #8
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}

08004f32 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f32:	b580      	push	{r7, lr}
 8004f34:	b08a      	sub	sp, #40	@ 0x28
 8004f36:	af02      	add	r7, sp, #8
 8004f38:	60f8      	str	r0, [r7, #12]
 8004f3a:	60b9      	str	r1, [r7, #8]
 8004f3c:	603b      	str	r3, [r7, #0]
 8004f3e:	4613      	mov	r3, r2
 8004f40:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f42:	2300      	movs	r3, #0
 8004f44:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	2b20      	cmp	r3, #32
 8004f50:	d175      	bne.n	800503e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d002      	beq.n	8004f5e <HAL_UART_Transmit+0x2c>
 8004f58:	88fb      	ldrh	r3, [r7, #6]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e06e      	b.n	8005040 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2200      	movs	r2, #0
 8004f66:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2221      	movs	r2, #33	@ 0x21
 8004f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f70:	f7fd f916 	bl	80021a0 <HAL_GetTick>
 8004f74:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	88fa      	ldrh	r2, [r7, #6]
 8004f7a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	88fa      	ldrh	r2, [r7, #6]
 8004f80:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f8a:	d108      	bne.n	8004f9e <HAL_UART_Transmit+0x6c>
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d104      	bne.n	8004f9e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f94:	2300      	movs	r3, #0
 8004f96:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	61bb      	str	r3, [r7, #24]
 8004f9c:	e003      	b.n	8004fa6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004fa6:	e02e      	b.n	8005006 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	9300      	str	r3, [sp, #0]
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	2180      	movs	r1, #128	@ 0x80
 8004fb2:	68f8      	ldr	r0, [r7, #12]
 8004fb4:	f000 f848 	bl	8005048 <UART_WaitOnFlagUntilTimeout>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d005      	beq.n	8004fca <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2220      	movs	r2, #32
 8004fc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	e03a      	b.n	8005040 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d10b      	bne.n	8004fe8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	881b      	ldrh	r3, [r3, #0]
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fde:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	3302      	adds	r3, #2
 8004fe4:	61bb      	str	r3, [r7, #24]
 8004fe6:	e007      	b.n	8004ff8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	781a      	ldrb	r2, [r3, #0]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	3301      	adds	r3, #1
 8004ff6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	3b01      	subs	r3, #1
 8005000:	b29a      	uxth	r2, r3
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800500a:	b29b      	uxth	r3, r3
 800500c:	2b00      	cmp	r3, #0
 800500e:	d1cb      	bne.n	8004fa8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	9300      	str	r3, [sp, #0]
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	2200      	movs	r2, #0
 8005018:	2140      	movs	r1, #64	@ 0x40
 800501a:	68f8      	ldr	r0, [r7, #12]
 800501c:	f000 f814 	bl	8005048 <UART_WaitOnFlagUntilTimeout>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d005      	beq.n	8005032 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2220      	movs	r2, #32
 800502a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e006      	b.n	8005040 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2220      	movs	r2, #32
 8005036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800503a:	2300      	movs	r3, #0
 800503c:	e000      	b.n	8005040 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800503e:	2302      	movs	r3, #2
  }
}
 8005040:	4618      	mov	r0, r3
 8005042:	3720      	adds	r7, #32
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}

08005048 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b086      	sub	sp, #24
 800504c:	af00      	add	r7, sp, #0
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	603b      	str	r3, [r7, #0]
 8005054:	4613      	mov	r3, r2
 8005056:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005058:	e03b      	b.n	80050d2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800505a:	6a3b      	ldr	r3, [r7, #32]
 800505c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005060:	d037      	beq.n	80050d2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005062:	f7fd f89d 	bl	80021a0 <HAL_GetTick>
 8005066:	4602      	mov	r2, r0
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	1ad3      	subs	r3, r2, r3
 800506c:	6a3a      	ldr	r2, [r7, #32]
 800506e:	429a      	cmp	r2, r3
 8005070:	d302      	bcc.n	8005078 <UART_WaitOnFlagUntilTimeout+0x30>
 8005072:	6a3b      	ldr	r3, [r7, #32]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d101      	bne.n	800507c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e03a      	b.n	80050f2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	f003 0304 	and.w	r3, r3, #4
 8005086:	2b00      	cmp	r3, #0
 8005088:	d023      	beq.n	80050d2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	2b80      	cmp	r3, #128	@ 0x80
 800508e:	d020      	beq.n	80050d2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	2b40      	cmp	r3, #64	@ 0x40
 8005094:	d01d      	beq.n	80050d2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0308 	and.w	r3, r3, #8
 80050a0:	2b08      	cmp	r3, #8
 80050a2:	d116      	bne.n	80050d2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80050a4:	2300      	movs	r3, #0
 80050a6:	617b      	str	r3, [r7, #20]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	617b      	str	r3, [r7, #20]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	617b      	str	r3, [r7, #20]
 80050b8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050ba:	68f8      	ldr	r0, [r7, #12]
 80050bc:	f000 f81d 	bl	80050fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2208      	movs	r2, #8
 80050c4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e00f      	b.n	80050f2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	4013      	ands	r3, r2
 80050dc:	68ba      	ldr	r2, [r7, #8]
 80050de:	429a      	cmp	r2, r3
 80050e0:	bf0c      	ite	eq
 80050e2:	2301      	moveq	r3, #1
 80050e4:	2300      	movne	r3, #0
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	461a      	mov	r2, r3
 80050ea:	79fb      	ldrb	r3, [r7, #7]
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d0b4      	beq.n	800505a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80050f0:	2300      	movs	r3, #0
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3718      	adds	r7, #24
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}

080050fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050fa:	b480      	push	{r7}
 80050fc:	b095      	sub	sp, #84	@ 0x54
 80050fe:	af00      	add	r7, sp, #0
 8005100:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	330c      	adds	r3, #12
 8005108:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800510a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800510c:	e853 3f00 	ldrex	r3, [r3]
 8005110:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005114:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005118:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	330c      	adds	r3, #12
 8005120:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005122:	643a      	str	r2, [r7, #64]	@ 0x40
 8005124:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005126:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005128:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800512a:	e841 2300 	strex	r3, r2, [r1]
 800512e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005132:	2b00      	cmp	r3, #0
 8005134:	d1e5      	bne.n	8005102 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	3314      	adds	r3, #20
 800513c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800513e:	6a3b      	ldr	r3, [r7, #32]
 8005140:	e853 3f00 	ldrex	r3, [r3]
 8005144:	61fb      	str	r3, [r7, #28]
   return(result);
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	f023 0301 	bic.w	r3, r3, #1
 800514c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	3314      	adds	r3, #20
 8005154:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005156:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005158:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800515c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800515e:	e841 2300 	strex	r3, r2, [r1]
 8005162:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1e5      	bne.n	8005136 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800516e:	2b01      	cmp	r3, #1
 8005170:	d119      	bne.n	80051a6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	330c      	adds	r3, #12
 8005178:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	e853 3f00 	ldrex	r3, [r3]
 8005180:	60bb      	str	r3, [r7, #8]
   return(result);
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	f023 0310 	bic.w	r3, r3, #16
 8005188:	647b      	str	r3, [r7, #68]	@ 0x44
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	330c      	adds	r3, #12
 8005190:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005192:	61ba      	str	r2, [r7, #24]
 8005194:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005196:	6979      	ldr	r1, [r7, #20]
 8005198:	69ba      	ldr	r2, [r7, #24]
 800519a:	e841 2300 	strex	r3, r2, [r1]
 800519e:	613b      	str	r3, [r7, #16]
   return(result);
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1e5      	bne.n	8005172 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2220      	movs	r2, #32
 80051aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80051b4:	bf00      	nop
 80051b6:	3754      	adds	r7, #84	@ 0x54
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bc80      	pop	{r7}
 80051bc:	4770      	bx	lr
	...

080051c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	691b      	ldr	r3, [r3, #16]
 80051ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68da      	ldr	r2, [r3, #12]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	430a      	orrs	r2, r1
 80051dc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	689a      	ldr	r2, [r3, #8]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	431a      	orrs	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80051fa:	f023 030c 	bic.w	r3, r3, #12
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	6812      	ldr	r2, [r2, #0]
 8005202:	68b9      	ldr	r1, [r7, #8]
 8005204:	430b      	orrs	r3, r1
 8005206:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	695b      	ldr	r3, [r3, #20]
 800520e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	699a      	ldr	r2, [r3, #24]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	430a      	orrs	r2, r1
 800521c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a2c      	ldr	r2, [pc, #176]	@ (80052d4 <UART_SetConfig+0x114>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d103      	bne.n	8005230 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005228:	f7fe fca8 	bl	8003b7c <HAL_RCC_GetPCLK2Freq>
 800522c:	60f8      	str	r0, [r7, #12]
 800522e:	e002      	b.n	8005236 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005230:	f7fe fc90 	bl	8003b54 <HAL_RCC_GetPCLK1Freq>
 8005234:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005236:	68fa      	ldr	r2, [r7, #12]
 8005238:	4613      	mov	r3, r2
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	4413      	add	r3, r2
 800523e:	009a      	lsls	r2, r3, #2
 8005240:	441a      	add	r2, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	fbb2 f3f3 	udiv	r3, r2, r3
 800524c:	4a22      	ldr	r2, [pc, #136]	@ (80052d8 <UART_SetConfig+0x118>)
 800524e:	fba2 2303 	umull	r2, r3, r2, r3
 8005252:	095b      	lsrs	r3, r3, #5
 8005254:	0119      	lsls	r1, r3, #4
 8005256:	68fa      	ldr	r2, [r7, #12]
 8005258:	4613      	mov	r3, r2
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	4413      	add	r3, r2
 800525e:	009a      	lsls	r2, r3, #2
 8005260:	441a      	add	r2, r3
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	fbb2 f2f3 	udiv	r2, r2, r3
 800526c:	4b1a      	ldr	r3, [pc, #104]	@ (80052d8 <UART_SetConfig+0x118>)
 800526e:	fba3 0302 	umull	r0, r3, r3, r2
 8005272:	095b      	lsrs	r3, r3, #5
 8005274:	2064      	movs	r0, #100	@ 0x64
 8005276:	fb00 f303 	mul.w	r3, r0, r3
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	011b      	lsls	r3, r3, #4
 800527e:	3332      	adds	r3, #50	@ 0x32
 8005280:	4a15      	ldr	r2, [pc, #84]	@ (80052d8 <UART_SetConfig+0x118>)
 8005282:	fba2 2303 	umull	r2, r3, r2, r3
 8005286:	095b      	lsrs	r3, r3, #5
 8005288:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800528c:	4419      	add	r1, r3
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	4613      	mov	r3, r2
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	4413      	add	r3, r2
 8005296:	009a      	lsls	r2, r3, #2
 8005298:	441a      	add	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80052a4:	4b0c      	ldr	r3, [pc, #48]	@ (80052d8 <UART_SetConfig+0x118>)
 80052a6:	fba3 0302 	umull	r0, r3, r3, r2
 80052aa:	095b      	lsrs	r3, r3, #5
 80052ac:	2064      	movs	r0, #100	@ 0x64
 80052ae:	fb00 f303 	mul.w	r3, r0, r3
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	011b      	lsls	r3, r3, #4
 80052b6:	3332      	adds	r3, #50	@ 0x32
 80052b8:	4a07      	ldr	r2, [pc, #28]	@ (80052d8 <UART_SetConfig+0x118>)
 80052ba:	fba2 2303 	umull	r2, r3, r2, r3
 80052be:	095b      	lsrs	r3, r3, #5
 80052c0:	f003 020f 	and.w	r2, r3, #15
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	440a      	add	r2, r1
 80052ca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80052cc:	bf00      	nop
 80052ce:	3710      	adds	r7, #16
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	40013800 	.word	0x40013800
 80052d8:	51eb851f 	.word	0x51eb851f

080052dc <__cvt>:
 80052dc:	2b00      	cmp	r3, #0
 80052de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052e2:	461d      	mov	r5, r3
 80052e4:	bfbb      	ittet	lt
 80052e6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80052ea:	461d      	movlt	r5, r3
 80052ec:	2300      	movge	r3, #0
 80052ee:	232d      	movlt	r3, #45	@ 0x2d
 80052f0:	b088      	sub	sp, #32
 80052f2:	4614      	mov	r4, r2
 80052f4:	bfb8      	it	lt
 80052f6:	4614      	movlt	r4, r2
 80052f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80052fa:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80052fc:	7013      	strb	r3, [r2, #0]
 80052fe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005300:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005304:	f023 0820 	bic.w	r8, r3, #32
 8005308:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800530c:	d005      	beq.n	800531a <__cvt+0x3e>
 800530e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005312:	d100      	bne.n	8005316 <__cvt+0x3a>
 8005314:	3601      	adds	r6, #1
 8005316:	2302      	movs	r3, #2
 8005318:	e000      	b.n	800531c <__cvt+0x40>
 800531a:	2303      	movs	r3, #3
 800531c:	aa07      	add	r2, sp, #28
 800531e:	9204      	str	r2, [sp, #16]
 8005320:	aa06      	add	r2, sp, #24
 8005322:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005326:	e9cd 3600 	strd	r3, r6, [sp]
 800532a:	4622      	mov	r2, r4
 800532c:	462b      	mov	r3, r5
 800532e:	f000 fe6f 	bl	8006010 <_dtoa_r>
 8005332:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005336:	4607      	mov	r7, r0
 8005338:	d119      	bne.n	800536e <__cvt+0x92>
 800533a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800533c:	07db      	lsls	r3, r3, #31
 800533e:	d50e      	bpl.n	800535e <__cvt+0x82>
 8005340:	eb00 0906 	add.w	r9, r0, r6
 8005344:	2200      	movs	r2, #0
 8005346:	2300      	movs	r3, #0
 8005348:	4620      	mov	r0, r4
 800534a:	4629      	mov	r1, r5
 800534c:	f7fb fb2c 	bl	80009a8 <__aeabi_dcmpeq>
 8005350:	b108      	cbz	r0, 8005356 <__cvt+0x7a>
 8005352:	f8cd 901c 	str.w	r9, [sp, #28]
 8005356:	2230      	movs	r2, #48	@ 0x30
 8005358:	9b07      	ldr	r3, [sp, #28]
 800535a:	454b      	cmp	r3, r9
 800535c:	d31e      	bcc.n	800539c <__cvt+0xc0>
 800535e:	4638      	mov	r0, r7
 8005360:	9b07      	ldr	r3, [sp, #28]
 8005362:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005364:	1bdb      	subs	r3, r3, r7
 8005366:	6013      	str	r3, [r2, #0]
 8005368:	b008      	add	sp, #32
 800536a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800536e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005372:	eb00 0906 	add.w	r9, r0, r6
 8005376:	d1e5      	bne.n	8005344 <__cvt+0x68>
 8005378:	7803      	ldrb	r3, [r0, #0]
 800537a:	2b30      	cmp	r3, #48	@ 0x30
 800537c:	d10a      	bne.n	8005394 <__cvt+0xb8>
 800537e:	2200      	movs	r2, #0
 8005380:	2300      	movs	r3, #0
 8005382:	4620      	mov	r0, r4
 8005384:	4629      	mov	r1, r5
 8005386:	f7fb fb0f 	bl	80009a8 <__aeabi_dcmpeq>
 800538a:	b918      	cbnz	r0, 8005394 <__cvt+0xb8>
 800538c:	f1c6 0601 	rsb	r6, r6, #1
 8005390:	f8ca 6000 	str.w	r6, [sl]
 8005394:	f8da 3000 	ldr.w	r3, [sl]
 8005398:	4499      	add	r9, r3
 800539a:	e7d3      	b.n	8005344 <__cvt+0x68>
 800539c:	1c59      	adds	r1, r3, #1
 800539e:	9107      	str	r1, [sp, #28]
 80053a0:	701a      	strb	r2, [r3, #0]
 80053a2:	e7d9      	b.n	8005358 <__cvt+0x7c>

080053a4 <__exponent>:
 80053a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053a6:	2900      	cmp	r1, #0
 80053a8:	bfb6      	itet	lt
 80053aa:	232d      	movlt	r3, #45	@ 0x2d
 80053ac:	232b      	movge	r3, #43	@ 0x2b
 80053ae:	4249      	neglt	r1, r1
 80053b0:	2909      	cmp	r1, #9
 80053b2:	7002      	strb	r2, [r0, #0]
 80053b4:	7043      	strb	r3, [r0, #1]
 80053b6:	dd29      	ble.n	800540c <__exponent+0x68>
 80053b8:	f10d 0307 	add.w	r3, sp, #7
 80053bc:	461d      	mov	r5, r3
 80053be:	270a      	movs	r7, #10
 80053c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80053c4:	461a      	mov	r2, r3
 80053c6:	fb07 1416 	mls	r4, r7, r6, r1
 80053ca:	3430      	adds	r4, #48	@ 0x30
 80053cc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80053d0:	460c      	mov	r4, r1
 80053d2:	2c63      	cmp	r4, #99	@ 0x63
 80053d4:	4631      	mov	r1, r6
 80053d6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80053da:	dcf1      	bgt.n	80053c0 <__exponent+0x1c>
 80053dc:	3130      	adds	r1, #48	@ 0x30
 80053de:	1e94      	subs	r4, r2, #2
 80053e0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80053e4:	4623      	mov	r3, r4
 80053e6:	1c41      	adds	r1, r0, #1
 80053e8:	42ab      	cmp	r3, r5
 80053ea:	d30a      	bcc.n	8005402 <__exponent+0x5e>
 80053ec:	f10d 0309 	add.w	r3, sp, #9
 80053f0:	1a9b      	subs	r3, r3, r2
 80053f2:	42ac      	cmp	r4, r5
 80053f4:	bf88      	it	hi
 80053f6:	2300      	movhi	r3, #0
 80053f8:	3302      	adds	r3, #2
 80053fa:	4403      	add	r3, r0
 80053fc:	1a18      	subs	r0, r3, r0
 80053fe:	b003      	add	sp, #12
 8005400:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005402:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005406:	f801 6f01 	strb.w	r6, [r1, #1]!
 800540a:	e7ed      	b.n	80053e8 <__exponent+0x44>
 800540c:	2330      	movs	r3, #48	@ 0x30
 800540e:	3130      	adds	r1, #48	@ 0x30
 8005410:	7083      	strb	r3, [r0, #2]
 8005412:	70c1      	strb	r1, [r0, #3]
 8005414:	1d03      	adds	r3, r0, #4
 8005416:	e7f1      	b.n	80053fc <__exponent+0x58>

08005418 <_printf_float>:
 8005418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800541c:	b091      	sub	sp, #68	@ 0x44
 800541e:	460c      	mov	r4, r1
 8005420:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005424:	4616      	mov	r6, r2
 8005426:	461f      	mov	r7, r3
 8005428:	4605      	mov	r5, r0
 800542a:	f000 fce1 	bl	8005df0 <_localeconv_r>
 800542e:	6803      	ldr	r3, [r0, #0]
 8005430:	4618      	mov	r0, r3
 8005432:	9308      	str	r3, [sp, #32]
 8005434:	f7fa fe8c 	bl	8000150 <strlen>
 8005438:	2300      	movs	r3, #0
 800543a:	930e      	str	r3, [sp, #56]	@ 0x38
 800543c:	f8d8 3000 	ldr.w	r3, [r8]
 8005440:	9009      	str	r0, [sp, #36]	@ 0x24
 8005442:	3307      	adds	r3, #7
 8005444:	f023 0307 	bic.w	r3, r3, #7
 8005448:	f103 0208 	add.w	r2, r3, #8
 800544c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005450:	f8d4 b000 	ldr.w	fp, [r4]
 8005454:	f8c8 2000 	str.w	r2, [r8]
 8005458:	e9d3 8900 	ldrd	r8, r9, [r3]
 800545c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005460:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005462:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005466:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800546a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800546e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005472:	4b9c      	ldr	r3, [pc, #624]	@ (80056e4 <_printf_float+0x2cc>)
 8005474:	f7fb faca 	bl	8000a0c <__aeabi_dcmpun>
 8005478:	bb70      	cbnz	r0, 80054d8 <_printf_float+0xc0>
 800547a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800547e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005482:	4b98      	ldr	r3, [pc, #608]	@ (80056e4 <_printf_float+0x2cc>)
 8005484:	f7fb faa4 	bl	80009d0 <__aeabi_dcmple>
 8005488:	bb30      	cbnz	r0, 80054d8 <_printf_float+0xc0>
 800548a:	2200      	movs	r2, #0
 800548c:	2300      	movs	r3, #0
 800548e:	4640      	mov	r0, r8
 8005490:	4649      	mov	r1, r9
 8005492:	f7fb fa93 	bl	80009bc <__aeabi_dcmplt>
 8005496:	b110      	cbz	r0, 800549e <_printf_float+0x86>
 8005498:	232d      	movs	r3, #45	@ 0x2d
 800549a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800549e:	4a92      	ldr	r2, [pc, #584]	@ (80056e8 <_printf_float+0x2d0>)
 80054a0:	4b92      	ldr	r3, [pc, #584]	@ (80056ec <_printf_float+0x2d4>)
 80054a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80054a6:	bf8c      	ite	hi
 80054a8:	4690      	movhi	r8, r2
 80054aa:	4698      	movls	r8, r3
 80054ac:	2303      	movs	r3, #3
 80054ae:	f04f 0900 	mov.w	r9, #0
 80054b2:	6123      	str	r3, [r4, #16]
 80054b4:	f02b 0304 	bic.w	r3, fp, #4
 80054b8:	6023      	str	r3, [r4, #0]
 80054ba:	4633      	mov	r3, r6
 80054bc:	4621      	mov	r1, r4
 80054be:	4628      	mov	r0, r5
 80054c0:	9700      	str	r7, [sp, #0]
 80054c2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80054c4:	f000 f9d4 	bl	8005870 <_printf_common>
 80054c8:	3001      	adds	r0, #1
 80054ca:	f040 8090 	bne.w	80055ee <_printf_float+0x1d6>
 80054ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80054d2:	b011      	add	sp, #68	@ 0x44
 80054d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054d8:	4642      	mov	r2, r8
 80054da:	464b      	mov	r3, r9
 80054dc:	4640      	mov	r0, r8
 80054de:	4649      	mov	r1, r9
 80054e0:	f7fb fa94 	bl	8000a0c <__aeabi_dcmpun>
 80054e4:	b148      	cbz	r0, 80054fa <_printf_float+0xe2>
 80054e6:	464b      	mov	r3, r9
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	bfb8      	it	lt
 80054ec:	232d      	movlt	r3, #45	@ 0x2d
 80054ee:	4a80      	ldr	r2, [pc, #512]	@ (80056f0 <_printf_float+0x2d8>)
 80054f0:	bfb8      	it	lt
 80054f2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80054f6:	4b7f      	ldr	r3, [pc, #508]	@ (80056f4 <_printf_float+0x2dc>)
 80054f8:	e7d3      	b.n	80054a2 <_printf_float+0x8a>
 80054fa:	6863      	ldr	r3, [r4, #4]
 80054fc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005500:	1c5a      	adds	r2, r3, #1
 8005502:	d13f      	bne.n	8005584 <_printf_float+0x16c>
 8005504:	2306      	movs	r3, #6
 8005506:	6063      	str	r3, [r4, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800550e:	6023      	str	r3, [r4, #0]
 8005510:	9206      	str	r2, [sp, #24]
 8005512:	aa0e      	add	r2, sp, #56	@ 0x38
 8005514:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005518:	aa0d      	add	r2, sp, #52	@ 0x34
 800551a:	9203      	str	r2, [sp, #12]
 800551c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005520:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005524:	6863      	ldr	r3, [r4, #4]
 8005526:	4642      	mov	r2, r8
 8005528:	9300      	str	r3, [sp, #0]
 800552a:	4628      	mov	r0, r5
 800552c:	464b      	mov	r3, r9
 800552e:	910a      	str	r1, [sp, #40]	@ 0x28
 8005530:	f7ff fed4 	bl	80052dc <__cvt>
 8005534:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005536:	4680      	mov	r8, r0
 8005538:	2947      	cmp	r1, #71	@ 0x47
 800553a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800553c:	d128      	bne.n	8005590 <_printf_float+0x178>
 800553e:	1cc8      	adds	r0, r1, #3
 8005540:	db02      	blt.n	8005548 <_printf_float+0x130>
 8005542:	6863      	ldr	r3, [r4, #4]
 8005544:	4299      	cmp	r1, r3
 8005546:	dd40      	ble.n	80055ca <_printf_float+0x1b2>
 8005548:	f1aa 0a02 	sub.w	sl, sl, #2
 800554c:	fa5f fa8a 	uxtb.w	sl, sl
 8005550:	4652      	mov	r2, sl
 8005552:	3901      	subs	r1, #1
 8005554:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005558:	910d      	str	r1, [sp, #52]	@ 0x34
 800555a:	f7ff ff23 	bl	80053a4 <__exponent>
 800555e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005560:	4681      	mov	r9, r0
 8005562:	1813      	adds	r3, r2, r0
 8005564:	2a01      	cmp	r2, #1
 8005566:	6123      	str	r3, [r4, #16]
 8005568:	dc02      	bgt.n	8005570 <_printf_float+0x158>
 800556a:	6822      	ldr	r2, [r4, #0]
 800556c:	07d2      	lsls	r2, r2, #31
 800556e:	d501      	bpl.n	8005574 <_printf_float+0x15c>
 8005570:	3301      	adds	r3, #1
 8005572:	6123      	str	r3, [r4, #16]
 8005574:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005578:	2b00      	cmp	r3, #0
 800557a:	d09e      	beq.n	80054ba <_printf_float+0xa2>
 800557c:	232d      	movs	r3, #45	@ 0x2d
 800557e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005582:	e79a      	b.n	80054ba <_printf_float+0xa2>
 8005584:	2947      	cmp	r1, #71	@ 0x47
 8005586:	d1bf      	bne.n	8005508 <_printf_float+0xf0>
 8005588:	2b00      	cmp	r3, #0
 800558a:	d1bd      	bne.n	8005508 <_printf_float+0xf0>
 800558c:	2301      	movs	r3, #1
 800558e:	e7ba      	b.n	8005506 <_printf_float+0xee>
 8005590:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005594:	d9dc      	bls.n	8005550 <_printf_float+0x138>
 8005596:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800559a:	d118      	bne.n	80055ce <_printf_float+0x1b6>
 800559c:	2900      	cmp	r1, #0
 800559e:	6863      	ldr	r3, [r4, #4]
 80055a0:	dd0b      	ble.n	80055ba <_printf_float+0x1a2>
 80055a2:	6121      	str	r1, [r4, #16]
 80055a4:	b913      	cbnz	r3, 80055ac <_printf_float+0x194>
 80055a6:	6822      	ldr	r2, [r4, #0]
 80055a8:	07d0      	lsls	r0, r2, #31
 80055aa:	d502      	bpl.n	80055b2 <_printf_float+0x19a>
 80055ac:	3301      	adds	r3, #1
 80055ae:	440b      	add	r3, r1
 80055b0:	6123      	str	r3, [r4, #16]
 80055b2:	f04f 0900 	mov.w	r9, #0
 80055b6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80055b8:	e7dc      	b.n	8005574 <_printf_float+0x15c>
 80055ba:	b913      	cbnz	r3, 80055c2 <_printf_float+0x1aa>
 80055bc:	6822      	ldr	r2, [r4, #0]
 80055be:	07d2      	lsls	r2, r2, #31
 80055c0:	d501      	bpl.n	80055c6 <_printf_float+0x1ae>
 80055c2:	3302      	adds	r3, #2
 80055c4:	e7f4      	b.n	80055b0 <_printf_float+0x198>
 80055c6:	2301      	movs	r3, #1
 80055c8:	e7f2      	b.n	80055b0 <_printf_float+0x198>
 80055ca:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80055ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80055d0:	4299      	cmp	r1, r3
 80055d2:	db05      	blt.n	80055e0 <_printf_float+0x1c8>
 80055d4:	6823      	ldr	r3, [r4, #0]
 80055d6:	6121      	str	r1, [r4, #16]
 80055d8:	07d8      	lsls	r0, r3, #31
 80055da:	d5ea      	bpl.n	80055b2 <_printf_float+0x19a>
 80055dc:	1c4b      	adds	r3, r1, #1
 80055de:	e7e7      	b.n	80055b0 <_printf_float+0x198>
 80055e0:	2900      	cmp	r1, #0
 80055e2:	bfcc      	ite	gt
 80055e4:	2201      	movgt	r2, #1
 80055e6:	f1c1 0202 	rsble	r2, r1, #2
 80055ea:	4413      	add	r3, r2
 80055ec:	e7e0      	b.n	80055b0 <_printf_float+0x198>
 80055ee:	6823      	ldr	r3, [r4, #0]
 80055f0:	055a      	lsls	r2, r3, #21
 80055f2:	d407      	bmi.n	8005604 <_printf_float+0x1ec>
 80055f4:	6923      	ldr	r3, [r4, #16]
 80055f6:	4642      	mov	r2, r8
 80055f8:	4631      	mov	r1, r6
 80055fa:	4628      	mov	r0, r5
 80055fc:	47b8      	blx	r7
 80055fe:	3001      	adds	r0, #1
 8005600:	d12b      	bne.n	800565a <_printf_float+0x242>
 8005602:	e764      	b.n	80054ce <_printf_float+0xb6>
 8005604:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005608:	f240 80dc 	bls.w	80057c4 <_printf_float+0x3ac>
 800560c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005610:	2200      	movs	r2, #0
 8005612:	2300      	movs	r3, #0
 8005614:	f7fb f9c8 	bl	80009a8 <__aeabi_dcmpeq>
 8005618:	2800      	cmp	r0, #0
 800561a:	d033      	beq.n	8005684 <_printf_float+0x26c>
 800561c:	2301      	movs	r3, #1
 800561e:	4631      	mov	r1, r6
 8005620:	4628      	mov	r0, r5
 8005622:	4a35      	ldr	r2, [pc, #212]	@ (80056f8 <_printf_float+0x2e0>)
 8005624:	47b8      	blx	r7
 8005626:	3001      	adds	r0, #1
 8005628:	f43f af51 	beq.w	80054ce <_printf_float+0xb6>
 800562c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005630:	4543      	cmp	r3, r8
 8005632:	db02      	blt.n	800563a <_printf_float+0x222>
 8005634:	6823      	ldr	r3, [r4, #0]
 8005636:	07d8      	lsls	r0, r3, #31
 8005638:	d50f      	bpl.n	800565a <_printf_float+0x242>
 800563a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800563e:	4631      	mov	r1, r6
 8005640:	4628      	mov	r0, r5
 8005642:	47b8      	blx	r7
 8005644:	3001      	adds	r0, #1
 8005646:	f43f af42 	beq.w	80054ce <_printf_float+0xb6>
 800564a:	f04f 0900 	mov.w	r9, #0
 800564e:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005652:	f104 0a1a 	add.w	sl, r4, #26
 8005656:	45c8      	cmp	r8, r9
 8005658:	dc09      	bgt.n	800566e <_printf_float+0x256>
 800565a:	6823      	ldr	r3, [r4, #0]
 800565c:	079b      	lsls	r3, r3, #30
 800565e:	f100 8102 	bmi.w	8005866 <_printf_float+0x44e>
 8005662:	68e0      	ldr	r0, [r4, #12]
 8005664:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005666:	4298      	cmp	r0, r3
 8005668:	bfb8      	it	lt
 800566a:	4618      	movlt	r0, r3
 800566c:	e731      	b.n	80054d2 <_printf_float+0xba>
 800566e:	2301      	movs	r3, #1
 8005670:	4652      	mov	r2, sl
 8005672:	4631      	mov	r1, r6
 8005674:	4628      	mov	r0, r5
 8005676:	47b8      	blx	r7
 8005678:	3001      	adds	r0, #1
 800567a:	f43f af28 	beq.w	80054ce <_printf_float+0xb6>
 800567e:	f109 0901 	add.w	r9, r9, #1
 8005682:	e7e8      	b.n	8005656 <_printf_float+0x23e>
 8005684:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005686:	2b00      	cmp	r3, #0
 8005688:	dc38      	bgt.n	80056fc <_printf_float+0x2e4>
 800568a:	2301      	movs	r3, #1
 800568c:	4631      	mov	r1, r6
 800568e:	4628      	mov	r0, r5
 8005690:	4a19      	ldr	r2, [pc, #100]	@ (80056f8 <_printf_float+0x2e0>)
 8005692:	47b8      	blx	r7
 8005694:	3001      	adds	r0, #1
 8005696:	f43f af1a 	beq.w	80054ce <_printf_float+0xb6>
 800569a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800569e:	ea59 0303 	orrs.w	r3, r9, r3
 80056a2:	d102      	bne.n	80056aa <_printf_float+0x292>
 80056a4:	6823      	ldr	r3, [r4, #0]
 80056a6:	07d9      	lsls	r1, r3, #31
 80056a8:	d5d7      	bpl.n	800565a <_printf_float+0x242>
 80056aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80056ae:	4631      	mov	r1, r6
 80056b0:	4628      	mov	r0, r5
 80056b2:	47b8      	blx	r7
 80056b4:	3001      	adds	r0, #1
 80056b6:	f43f af0a 	beq.w	80054ce <_printf_float+0xb6>
 80056ba:	f04f 0a00 	mov.w	sl, #0
 80056be:	f104 0b1a 	add.w	fp, r4, #26
 80056c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80056c4:	425b      	negs	r3, r3
 80056c6:	4553      	cmp	r3, sl
 80056c8:	dc01      	bgt.n	80056ce <_printf_float+0x2b6>
 80056ca:	464b      	mov	r3, r9
 80056cc:	e793      	b.n	80055f6 <_printf_float+0x1de>
 80056ce:	2301      	movs	r3, #1
 80056d0:	465a      	mov	r2, fp
 80056d2:	4631      	mov	r1, r6
 80056d4:	4628      	mov	r0, r5
 80056d6:	47b8      	blx	r7
 80056d8:	3001      	adds	r0, #1
 80056da:	f43f aef8 	beq.w	80054ce <_printf_float+0xb6>
 80056de:	f10a 0a01 	add.w	sl, sl, #1
 80056e2:	e7ee      	b.n	80056c2 <_printf_float+0x2aa>
 80056e4:	7fefffff 	.word	0x7fefffff
 80056e8:	08009406 	.word	0x08009406
 80056ec:	08009402 	.word	0x08009402
 80056f0:	0800940e 	.word	0x0800940e
 80056f4:	0800940a 	.word	0x0800940a
 80056f8:	08009412 	.word	0x08009412
 80056fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80056fe:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005702:	4553      	cmp	r3, sl
 8005704:	bfa8      	it	ge
 8005706:	4653      	movge	r3, sl
 8005708:	2b00      	cmp	r3, #0
 800570a:	4699      	mov	r9, r3
 800570c:	dc36      	bgt.n	800577c <_printf_float+0x364>
 800570e:	f04f 0b00 	mov.w	fp, #0
 8005712:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005716:	f104 021a 	add.w	r2, r4, #26
 800571a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800571c:	930a      	str	r3, [sp, #40]	@ 0x28
 800571e:	eba3 0309 	sub.w	r3, r3, r9
 8005722:	455b      	cmp	r3, fp
 8005724:	dc31      	bgt.n	800578a <_printf_float+0x372>
 8005726:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005728:	459a      	cmp	sl, r3
 800572a:	dc3a      	bgt.n	80057a2 <_printf_float+0x38a>
 800572c:	6823      	ldr	r3, [r4, #0]
 800572e:	07da      	lsls	r2, r3, #31
 8005730:	d437      	bmi.n	80057a2 <_printf_float+0x38a>
 8005732:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005734:	ebaa 0903 	sub.w	r9, sl, r3
 8005738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800573a:	ebaa 0303 	sub.w	r3, sl, r3
 800573e:	4599      	cmp	r9, r3
 8005740:	bfa8      	it	ge
 8005742:	4699      	movge	r9, r3
 8005744:	f1b9 0f00 	cmp.w	r9, #0
 8005748:	dc33      	bgt.n	80057b2 <_printf_float+0x39a>
 800574a:	f04f 0800 	mov.w	r8, #0
 800574e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005752:	f104 0b1a 	add.w	fp, r4, #26
 8005756:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005758:	ebaa 0303 	sub.w	r3, sl, r3
 800575c:	eba3 0309 	sub.w	r3, r3, r9
 8005760:	4543      	cmp	r3, r8
 8005762:	f77f af7a 	ble.w	800565a <_printf_float+0x242>
 8005766:	2301      	movs	r3, #1
 8005768:	465a      	mov	r2, fp
 800576a:	4631      	mov	r1, r6
 800576c:	4628      	mov	r0, r5
 800576e:	47b8      	blx	r7
 8005770:	3001      	adds	r0, #1
 8005772:	f43f aeac 	beq.w	80054ce <_printf_float+0xb6>
 8005776:	f108 0801 	add.w	r8, r8, #1
 800577a:	e7ec      	b.n	8005756 <_printf_float+0x33e>
 800577c:	4642      	mov	r2, r8
 800577e:	4631      	mov	r1, r6
 8005780:	4628      	mov	r0, r5
 8005782:	47b8      	blx	r7
 8005784:	3001      	adds	r0, #1
 8005786:	d1c2      	bne.n	800570e <_printf_float+0x2f6>
 8005788:	e6a1      	b.n	80054ce <_printf_float+0xb6>
 800578a:	2301      	movs	r3, #1
 800578c:	4631      	mov	r1, r6
 800578e:	4628      	mov	r0, r5
 8005790:	920a      	str	r2, [sp, #40]	@ 0x28
 8005792:	47b8      	blx	r7
 8005794:	3001      	adds	r0, #1
 8005796:	f43f ae9a 	beq.w	80054ce <_printf_float+0xb6>
 800579a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800579c:	f10b 0b01 	add.w	fp, fp, #1
 80057a0:	e7bb      	b.n	800571a <_printf_float+0x302>
 80057a2:	4631      	mov	r1, r6
 80057a4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80057a8:	4628      	mov	r0, r5
 80057aa:	47b8      	blx	r7
 80057ac:	3001      	adds	r0, #1
 80057ae:	d1c0      	bne.n	8005732 <_printf_float+0x31a>
 80057b0:	e68d      	b.n	80054ce <_printf_float+0xb6>
 80057b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80057b4:	464b      	mov	r3, r9
 80057b6:	4631      	mov	r1, r6
 80057b8:	4628      	mov	r0, r5
 80057ba:	4442      	add	r2, r8
 80057bc:	47b8      	blx	r7
 80057be:	3001      	adds	r0, #1
 80057c0:	d1c3      	bne.n	800574a <_printf_float+0x332>
 80057c2:	e684      	b.n	80054ce <_printf_float+0xb6>
 80057c4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80057c8:	f1ba 0f01 	cmp.w	sl, #1
 80057cc:	dc01      	bgt.n	80057d2 <_printf_float+0x3ba>
 80057ce:	07db      	lsls	r3, r3, #31
 80057d0:	d536      	bpl.n	8005840 <_printf_float+0x428>
 80057d2:	2301      	movs	r3, #1
 80057d4:	4642      	mov	r2, r8
 80057d6:	4631      	mov	r1, r6
 80057d8:	4628      	mov	r0, r5
 80057da:	47b8      	blx	r7
 80057dc:	3001      	adds	r0, #1
 80057de:	f43f ae76 	beq.w	80054ce <_printf_float+0xb6>
 80057e2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80057e6:	4631      	mov	r1, r6
 80057e8:	4628      	mov	r0, r5
 80057ea:	47b8      	blx	r7
 80057ec:	3001      	adds	r0, #1
 80057ee:	f43f ae6e 	beq.w	80054ce <_printf_float+0xb6>
 80057f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80057f6:	2200      	movs	r2, #0
 80057f8:	2300      	movs	r3, #0
 80057fa:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80057fe:	f7fb f8d3 	bl	80009a8 <__aeabi_dcmpeq>
 8005802:	b9c0      	cbnz	r0, 8005836 <_printf_float+0x41e>
 8005804:	4653      	mov	r3, sl
 8005806:	f108 0201 	add.w	r2, r8, #1
 800580a:	4631      	mov	r1, r6
 800580c:	4628      	mov	r0, r5
 800580e:	47b8      	blx	r7
 8005810:	3001      	adds	r0, #1
 8005812:	d10c      	bne.n	800582e <_printf_float+0x416>
 8005814:	e65b      	b.n	80054ce <_printf_float+0xb6>
 8005816:	2301      	movs	r3, #1
 8005818:	465a      	mov	r2, fp
 800581a:	4631      	mov	r1, r6
 800581c:	4628      	mov	r0, r5
 800581e:	47b8      	blx	r7
 8005820:	3001      	adds	r0, #1
 8005822:	f43f ae54 	beq.w	80054ce <_printf_float+0xb6>
 8005826:	f108 0801 	add.w	r8, r8, #1
 800582a:	45d0      	cmp	r8, sl
 800582c:	dbf3      	blt.n	8005816 <_printf_float+0x3fe>
 800582e:	464b      	mov	r3, r9
 8005830:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005834:	e6e0      	b.n	80055f8 <_printf_float+0x1e0>
 8005836:	f04f 0800 	mov.w	r8, #0
 800583a:	f104 0b1a 	add.w	fp, r4, #26
 800583e:	e7f4      	b.n	800582a <_printf_float+0x412>
 8005840:	2301      	movs	r3, #1
 8005842:	4642      	mov	r2, r8
 8005844:	e7e1      	b.n	800580a <_printf_float+0x3f2>
 8005846:	2301      	movs	r3, #1
 8005848:	464a      	mov	r2, r9
 800584a:	4631      	mov	r1, r6
 800584c:	4628      	mov	r0, r5
 800584e:	47b8      	blx	r7
 8005850:	3001      	adds	r0, #1
 8005852:	f43f ae3c 	beq.w	80054ce <_printf_float+0xb6>
 8005856:	f108 0801 	add.w	r8, r8, #1
 800585a:	68e3      	ldr	r3, [r4, #12]
 800585c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800585e:	1a5b      	subs	r3, r3, r1
 8005860:	4543      	cmp	r3, r8
 8005862:	dcf0      	bgt.n	8005846 <_printf_float+0x42e>
 8005864:	e6fd      	b.n	8005662 <_printf_float+0x24a>
 8005866:	f04f 0800 	mov.w	r8, #0
 800586a:	f104 0919 	add.w	r9, r4, #25
 800586e:	e7f4      	b.n	800585a <_printf_float+0x442>

08005870 <_printf_common>:
 8005870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005874:	4616      	mov	r6, r2
 8005876:	4698      	mov	r8, r3
 8005878:	688a      	ldr	r2, [r1, #8]
 800587a:	690b      	ldr	r3, [r1, #16]
 800587c:	4607      	mov	r7, r0
 800587e:	4293      	cmp	r3, r2
 8005880:	bfb8      	it	lt
 8005882:	4613      	movlt	r3, r2
 8005884:	6033      	str	r3, [r6, #0]
 8005886:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800588a:	460c      	mov	r4, r1
 800588c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005890:	b10a      	cbz	r2, 8005896 <_printf_common+0x26>
 8005892:	3301      	adds	r3, #1
 8005894:	6033      	str	r3, [r6, #0]
 8005896:	6823      	ldr	r3, [r4, #0]
 8005898:	0699      	lsls	r1, r3, #26
 800589a:	bf42      	ittt	mi
 800589c:	6833      	ldrmi	r3, [r6, #0]
 800589e:	3302      	addmi	r3, #2
 80058a0:	6033      	strmi	r3, [r6, #0]
 80058a2:	6825      	ldr	r5, [r4, #0]
 80058a4:	f015 0506 	ands.w	r5, r5, #6
 80058a8:	d106      	bne.n	80058b8 <_printf_common+0x48>
 80058aa:	f104 0a19 	add.w	sl, r4, #25
 80058ae:	68e3      	ldr	r3, [r4, #12]
 80058b0:	6832      	ldr	r2, [r6, #0]
 80058b2:	1a9b      	subs	r3, r3, r2
 80058b4:	42ab      	cmp	r3, r5
 80058b6:	dc2b      	bgt.n	8005910 <_printf_common+0xa0>
 80058b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80058bc:	6822      	ldr	r2, [r4, #0]
 80058be:	3b00      	subs	r3, #0
 80058c0:	bf18      	it	ne
 80058c2:	2301      	movne	r3, #1
 80058c4:	0692      	lsls	r2, r2, #26
 80058c6:	d430      	bmi.n	800592a <_printf_common+0xba>
 80058c8:	4641      	mov	r1, r8
 80058ca:	4638      	mov	r0, r7
 80058cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80058d0:	47c8      	blx	r9
 80058d2:	3001      	adds	r0, #1
 80058d4:	d023      	beq.n	800591e <_printf_common+0xae>
 80058d6:	6823      	ldr	r3, [r4, #0]
 80058d8:	6922      	ldr	r2, [r4, #16]
 80058da:	f003 0306 	and.w	r3, r3, #6
 80058de:	2b04      	cmp	r3, #4
 80058e0:	bf14      	ite	ne
 80058e2:	2500      	movne	r5, #0
 80058e4:	6833      	ldreq	r3, [r6, #0]
 80058e6:	f04f 0600 	mov.w	r6, #0
 80058ea:	bf08      	it	eq
 80058ec:	68e5      	ldreq	r5, [r4, #12]
 80058ee:	f104 041a 	add.w	r4, r4, #26
 80058f2:	bf08      	it	eq
 80058f4:	1aed      	subeq	r5, r5, r3
 80058f6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80058fa:	bf08      	it	eq
 80058fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005900:	4293      	cmp	r3, r2
 8005902:	bfc4      	itt	gt
 8005904:	1a9b      	subgt	r3, r3, r2
 8005906:	18ed      	addgt	r5, r5, r3
 8005908:	42b5      	cmp	r5, r6
 800590a:	d11a      	bne.n	8005942 <_printf_common+0xd2>
 800590c:	2000      	movs	r0, #0
 800590e:	e008      	b.n	8005922 <_printf_common+0xb2>
 8005910:	2301      	movs	r3, #1
 8005912:	4652      	mov	r2, sl
 8005914:	4641      	mov	r1, r8
 8005916:	4638      	mov	r0, r7
 8005918:	47c8      	blx	r9
 800591a:	3001      	adds	r0, #1
 800591c:	d103      	bne.n	8005926 <_printf_common+0xb6>
 800591e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005926:	3501      	adds	r5, #1
 8005928:	e7c1      	b.n	80058ae <_printf_common+0x3e>
 800592a:	2030      	movs	r0, #48	@ 0x30
 800592c:	18e1      	adds	r1, r4, r3
 800592e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005932:	1c5a      	adds	r2, r3, #1
 8005934:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005938:	4422      	add	r2, r4
 800593a:	3302      	adds	r3, #2
 800593c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005940:	e7c2      	b.n	80058c8 <_printf_common+0x58>
 8005942:	2301      	movs	r3, #1
 8005944:	4622      	mov	r2, r4
 8005946:	4641      	mov	r1, r8
 8005948:	4638      	mov	r0, r7
 800594a:	47c8      	blx	r9
 800594c:	3001      	adds	r0, #1
 800594e:	d0e6      	beq.n	800591e <_printf_common+0xae>
 8005950:	3601      	adds	r6, #1
 8005952:	e7d9      	b.n	8005908 <_printf_common+0x98>

08005954 <_printf_i>:
 8005954:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005958:	7e0f      	ldrb	r7, [r1, #24]
 800595a:	4691      	mov	r9, r2
 800595c:	2f78      	cmp	r7, #120	@ 0x78
 800595e:	4680      	mov	r8, r0
 8005960:	460c      	mov	r4, r1
 8005962:	469a      	mov	sl, r3
 8005964:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005966:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800596a:	d807      	bhi.n	800597c <_printf_i+0x28>
 800596c:	2f62      	cmp	r7, #98	@ 0x62
 800596e:	d80a      	bhi.n	8005986 <_printf_i+0x32>
 8005970:	2f00      	cmp	r7, #0
 8005972:	f000 80d1 	beq.w	8005b18 <_printf_i+0x1c4>
 8005976:	2f58      	cmp	r7, #88	@ 0x58
 8005978:	f000 80b8 	beq.w	8005aec <_printf_i+0x198>
 800597c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005980:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005984:	e03a      	b.n	80059fc <_printf_i+0xa8>
 8005986:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800598a:	2b15      	cmp	r3, #21
 800598c:	d8f6      	bhi.n	800597c <_printf_i+0x28>
 800598e:	a101      	add	r1, pc, #4	@ (adr r1, 8005994 <_printf_i+0x40>)
 8005990:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005994:	080059ed 	.word	0x080059ed
 8005998:	08005a01 	.word	0x08005a01
 800599c:	0800597d 	.word	0x0800597d
 80059a0:	0800597d 	.word	0x0800597d
 80059a4:	0800597d 	.word	0x0800597d
 80059a8:	0800597d 	.word	0x0800597d
 80059ac:	08005a01 	.word	0x08005a01
 80059b0:	0800597d 	.word	0x0800597d
 80059b4:	0800597d 	.word	0x0800597d
 80059b8:	0800597d 	.word	0x0800597d
 80059bc:	0800597d 	.word	0x0800597d
 80059c0:	08005aff 	.word	0x08005aff
 80059c4:	08005a2b 	.word	0x08005a2b
 80059c8:	08005ab9 	.word	0x08005ab9
 80059cc:	0800597d 	.word	0x0800597d
 80059d0:	0800597d 	.word	0x0800597d
 80059d4:	08005b21 	.word	0x08005b21
 80059d8:	0800597d 	.word	0x0800597d
 80059dc:	08005a2b 	.word	0x08005a2b
 80059e0:	0800597d 	.word	0x0800597d
 80059e4:	0800597d 	.word	0x0800597d
 80059e8:	08005ac1 	.word	0x08005ac1
 80059ec:	6833      	ldr	r3, [r6, #0]
 80059ee:	1d1a      	adds	r2, r3, #4
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	6032      	str	r2, [r6, #0]
 80059f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80059fc:	2301      	movs	r3, #1
 80059fe:	e09c      	b.n	8005b3a <_printf_i+0x1e6>
 8005a00:	6833      	ldr	r3, [r6, #0]
 8005a02:	6820      	ldr	r0, [r4, #0]
 8005a04:	1d19      	adds	r1, r3, #4
 8005a06:	6031      	str	r1, [r6, #0]
 8005a08:	0606      	lsls	r6, r0, #24
 8005a0a:	d501      	bpl.n	8005a10 <_printf_i+0xbc>
 8005a0c:	681d      	ldr	r5, [r3, #0]
 8005a0e:	e003      	b.n	8005a18 <_printf_i+0xc4>
 8005a10:	0645      	lsls	r5, r0, #25
 8005a12:	d5fb      	bpl.n	8005a0c <_printf_i+0xb8>
 8005a14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a18:	2d00      	cmp	r5, #0
 8005a1a:	da03      	bge.n	8005a24 <_printf_i+0xd0>
 8005a1c:	232d      	movs	r3, #45	@ 0x2d
 8005a1e:	426d      	negs	r5, r5
 8005a20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a24:	230a      	movs	r3, #10
 8005a26:	4858      	ldr	r0, [pc, #352]	@ (8005b88 <_printf_i+0x234>)
 8005a28:	e011      	b.n	8005a4e <_printf_i+0xfa>
 8005a2a:	6821      	ldr	r1, [r4, #0]
 8005a2c:	6833      	ldr	r3, [r6, #0]
 8005a2e:	0608      	lsls	r0, r1, #24
 8005a30:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a34:	d402      	bmi.n	8005a3c <_printf_i+0xe8>
 8005a36:	0649      	lsls	r1, r1, #25
 8005a38:	bf48      	it	mi
 8005a3a:	b2ad      	uxthmi	r5, r5
 8005a3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a3e:	6033      	str	r3, [r6, #0]
 8005a40:	bf14      	ite	ne
 8005a42:	230a      	movne	r3, #10
 8005a44:	2308      	moveq	r3, #8
 8005a46:	4850      	ldr	r0, [pc, #320]	@ (8005b88 <_printf_i+0x234>)
 8005a48:	2100      	movs	r1, #0
 8005a4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a4e:	6866      	ldr	r6, [r4, #4]
 8005a50:	2e00      	cmp	r6, #0
 8005a52:	60a6      	str	r6, [r4, #8]
 8005a54:	db05      	blt.n	8005a62 <_printf_i+0x10e>
 8005a56:	6821      	ldr	r1, [r4, #0]
 8005a58:	432e      	orrs	r6, r5
 8005a5a:	f021 0104 	bic.w	r1, r1, #4
 8005a5e:	6021      	str	r1, [r4, #0]
 8005a60:	d04b      	beq.n	8005afa <_printf_i+0x1a6>
 8005a62:	4616      	mov	r6, r2
 8005a64:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a68:	fb03 5711 	mls	r7, r3, r1, r5
 8005a6c:	5dc7      	ldrb	r7, [r0, r7]
 8005a6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a72:	462f      	mov	r7, r5
 8005a74:	42bb      	cmp	r3, r7
 8005a76:	460d      	mov	r5, r1
 8005a78:	d9f4      	bls.n	8005a64 <_printf_i+0x110>
 8005a7a:	2b08      	cmp	r3, #8
 8005a7c:	d10b      	bne.n	8005a96 <_printf_i+0x142>
 8005a7e:	6823      	ldr	r3, [r4, #0]
 8005a80:	07df      	lsls	r7, r3, #31
 8005a82:	d508      	bpl.n	8005a96 <_printf_i+0x142>
 8005a84:	6923      	ldr	r3, [r4, #16]
 8005a86:	6861      	ldr	r1, [r4, #4]
 8005a88:	4299      	cmp	r1, r3
 8005a8a:	bfde      	ittt	le
 8005a8c:	2330      	movle	r3, #48	@ 0x30
 8005a8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a92:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005a96:	1b92      	subs	r2, r2, r6
 8005a98:	6122      	str	r2, [r4, #16]
 8005a9a:	464b      	mov	r3, r9
 8005a9c:	4621      	mov	r1, r4
 8005a9e:	4640      	mov	r0, r8
 8005aa0:	f8cd a000 	str.w	sl, [sp]
 8005aa4:	aa03      	add	r2, sp, #12
 8005aa6:	f7ff fee3 	bl	8005870 <_printf_common>
 8005aaa:	3001      	adds	r0, #1
 8005aac:	d14a      	bne.n	8005b44 <_printf_i+0x1f0>
 8005aae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005ab2:	b004      	add	sp, #16
 8005ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ab8:	6823      	ldr	r3, [r4, #0]
 8005aba:	f043 0320 	orr.w	r3, r3, #32
 8005abe:	6023      	str	r3, [r4, #0]
 8005ac0:	2778      	movs	r7, #120	@ 0x78
 8005ac2:	4832      	ldr	r0, [pc, #200]	@ (8005b8c <_printf_i+0x238>)
 8005ac4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ac8:	6823      	ldr	r3, [r4, #0]
 8005aca:	6831      	ldr	r1, [r6, #0]
 8005acc:	061f      	lsls	r7, r3, #24
 8005ace:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ad2:	d402      	bmi.n	8005ada <_printf_i+0x186>
 8005ad4:	065f      	lsls	r7, r3, #25
 8005ad6:	bf48      	it	mi
 8005ad8:	b2ad      	uxthmi	r5, r5
 8005ada:	6031      	str	r1, [r6, #0]
 8005adc:	07d9      	lsls	r1, r3, #31
 8005ade:	bf44      	itt	mi
 8005ae0:	f043 0320 	orrmi.w	r3, r3, #32
 8005ae4:	6023      	strmi	r3, [r4, #0]
 8005ae6:	b11d      	cbz	r5, 8005af0 <_printf_i+0x19c>
 8005ae8:	2310      	movs	r3, #16
 8005aea:	e7ad      	b.n	8005a48 <_printf_i+0xf4>
 8005aec:	4826      	ldr	r0, [pc, #152]	@ (8005b88 <_printf_i+0x234>)
 8005aee:	e7e9      	b.n	8005ac4 <_printf_i+0x170>
 8005af0:	6823      	ldr	r3, [r4, #0]
 8005af2:	f023 0320 	bic.w	r3, r3, #32
 8005af6:	6023      	str	r3, [r4, #0]
 8005af8:	e7f6      	b.n	8005ae8 <_printf_i+0x194>
 8005afa:	4616      	mov	r6, r2
 8005afc:	e7bd      	b.n	8005a7a <_printf_i+0x126>
 8005afe:	6833      	ldr	r3, [r6, #0]
 8005b00:	6825      	ldr	r5, [r4, #0]
 8005b02:	1d18      	adds	r0, r3, #4
 8005b04:	6961      	ldr	r1, [r4, #20]
 8005b06:	6030      	str	r0, [r6, #0]
 8005b08:	062e      	lsls	r6, r5, #24
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	d501      	bpl.n	8005b12 <_printf_i+0x1be>
 8005b0e:	6019      	str	r1, [r3, #0]
 8005b10:	e002      	b.n	8005b18 <_printf_i+0x1c4>
 8005b12:	0668      	lsls	r0, r5, #25
 8005b14:	d5fb      	bpl.n	8005b0e <_printf_i+0x1ba>
 8005b16:	8019      	strh	r1, [r3, #0]
 8005b18:	2300      	movs	r3, #0
 8005b1a:	4616      	mov	r6, r2
 8005b1c:	6123      	str	r3, [r4, #16]
 8005b1e:	e7bc      	b.n	8005a9a <_printf_i+0x146>
 8005b20:	6833      	ldr	r3, [r6, #0]
 8005b22:	2100      	movs	r1, #0
 8005b24:	1d1a      	adds	r2, r3, #4
 8005b26:	6032      	str	r2, [r6, #0]
 8005b28:	681e      	ldr	r6, [r3, #0]
 8005b2a:	6862      	ldr	r2, [r4, #4]
 8005b2c:	4630      	mov	r0, r6
 8005b2e:	f000 f9d6 	bl	8005ede <memchr>
 8005b32:	b108      	cbz	r0, 8005b38 <_printf_i+0x1e4>
 8005b34:	1b80      	subs	r0, r0, r6
 8005b36:	6060      	str	r0, [r4, #4]
 8005b38:	6863      	ldr	r3, [r4, #4]
 8005b3a:	6123      	str	r3, [r4, #16]
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b42:	e7aa      	b.n	8005a9a <_printf_i+0x146>
 8005b44:	4632      	mov	r2, r6
 8005b46:	4649      	mov	r1, r9
 8005b48:	4640      	mov	r0, r8
 8005b4a:	6923      	ldr	r3, [r4, #16]
 8005b4c:	47d0      	blx	sl
 8005b4e:	3001      	adds	r0, #1
 8005b50:	d0ad      	beq.n	8005aae <_printf_i+0x15a>
 8005b52:	6823      	ldr	r3, [r4, #0]
 8005b54:	079b      	lsls	r3, r3, #30
 8005b56:	d413      	bmi.n	8005b80 <_printf_i+0x22c>
 8005b58:	68e0      	ldr	r0, [r4, #12]
 8005b5a:	9b03      	ldr	r3, [sp, #12]
 8005b5c:	4298      	cmp	r0, r3
 8005b5e:	bfb8      	it	lt
 8005b60:	4618      	movlt	r0, r3
 8005b62:	e7a6      	b.n	8005ab2 <_printf_i+0x15e>
 8005b64:	2301      	movs	r3, #1
 8005b66:	4632      	mov	r2, r6
 8005b68:	4649      	mov	r1, r9
 8005b6a:	4640      	mov	r0, r8
 8005b6c:	47d0      	blx	sl
 8005b6e:	3001      	adds	r0, #1
 8005b70:	d09d      	beq.n	8005aae <_printf_i+0x15a>
 8005b72:	3501      	adds	r5, #1
 8005b74:	68e3      	ldr	r3, [r4, #12]
 8005b76:	9903      	ldr	r1, [sp, #12]
 8005b78:	1a5b      	subs	r3, r3, r1
 8005b7a:	42ab      	cmp	r3, r5
 8005b7c:	dcf2      	bgt.n	8005b64 <_printf_i+0x210>
 8005b7e:	e7eb      	b.n	8005b58 <_printf_i+0x204>
 8005b80:	2500      	movs	r5, #0
 8005b82:	f104 0619 	add.w	r6, r4, #25
 8005b86:	e7f5      	b.n	8005b74 <_printf_i+0x220>
 8005b88:	08009414 	.word	0x08009414
 8005b8c:	08009425 	.word	0x08009425

08005b90 <std>:
 8005b90:	2300      	movs	r3, #0
 8005b92:	b510      	push	{r4, lr}
 8005b94:	4604      	mov	r4, r0
 8005b96:	e9c0 3300 	strd	r3, r3, [r0]
 8005b9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b9e:	6083      	str	r3, [r0, #8]
 8005ba0:	8181      	strh	r1, [r0, #12]
 8005ba2:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ba4:	81c2      	strh	r2, [r0, #14]
 8005ba6:	6183      	str	r3, [r0, #24]
 8005ba8:	4619      	mov	r1, r3
 8005baa:	2208      	movs	r2, #8
 8005bac:	305c      	adds	r0, #92	@ 0x5c
 8005bae:	f000 f916 	bl	8005dde <memset>
 8005bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005be8 <std+0x58>)
 8005bb4:	6224      	str	r4, [r4, #32]
 8005bb6:	6263      	str	r3, [r4, #36]	@ 0x24
 8005bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8005bec <std+0x5c>)
 8005bba:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8005bf0 <std+0x60>)
 8005bbe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8005bf4 <std+0x64>)
 8005bc2:	6323      	str	r3, [r4, #48]	@ 0x30
 8005bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8005bf8 <std+0x68>)
 8005bc6:	429c      	cmp	r4, r3
 8005bc8:	d006      	beq.n	8005bd8 <std+0x48>
 8005bca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005bce:	4294      	cmp	r4, r2
 8005bd0:	d002      	beq.n	8005bd8 <std+0x48>
 8005bd2:	33d0      	adds	r3, #208	@ 0xd0
 8005bd4:	429c      	cmp	r4, r3
 8005bd6:	d105      	bne.n	8005be4 <std+0x54>
 8005bd8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005bdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005be0:	f000 b97a 	b.w	8005ed8 <__retarget_lock_init_recursive>
 8005be4:	bd10      	pop	{r4, pc}
 8005be6:	bf00      	nop
 8005be8:	08005d59 	.word	0x08005d59
 8005bec:	08005d7b 	.word	0x08005d7b
 8005bf0:	08005db3 	.word	0x08005db3
 8005bf4:	08005dd7 	.word	0x08005dd7
 8005bf8:	20000d10 	.word	0x20000d10

08005bfc <stdio_exit_handler>:
 8005bfc:	4a02      	ldr	r2, [pc, #8]	@ (8005c08 <stdio_exit_handler+0xc>)
 8005bfe:	4903      	ldr	r1, [pc, #12]	@ (8005c0c <stdio_exit_handler+0x10>)
 8005c00:	4803      	ldr	r0, [pc, #12]	@ (8005c10 <stdio_exit_handler+0x14>)
 8005c02:	f000 b869 	b.w	8005cd8 <_fwalk_sglue>
 8005c06:	bf00      	nop
 8005c08:	20000018 	.word	0x20000018
 8005c0c:	08007859 	.word	0x08007859
 8005c10:	20000028 	.word	0x20000028

08005c14 <cleanup_stdio>:
 8005c14:	6841      	ldr	r1, [r0, #4]
 8005c16:	4b0c      	ldr	r3, [pc, #48]	@ (8005c48 <cleanup_stdio+0x34>)
 8005c18:	b510      	push	{r4, lr}
 8005c1a:	4299      	cmp	r1, r3
 8005c1c:	4604      	mov	r4, r0
 8005c1e:	d001      	beq.n	8005c24 <cleanup_stdio+0x10>
 8005c20:	f001 fe1a 	bl	8007858 <_fflush_r>
 8005c24:	68a1      	ldr	r1, [r4, #8]
 8005c26:	4b09      	ldr	r3, [pc, #36]	@ (8005c4c <cleanup_stdio+0x38>)
 8005c28:	4299      	cmp	r1, r3
 8005c2a:	d002      	beq.n	8005c32 <cleanup_stdio+0x1e>
 8005c2c:	4620      	mov	r0, r4
 8005c2e:	f001 fe13 	bl	8007858 <_fflush_r>
 8005c32:	68e1      	ldr	r1, [r4, #12]
 8005c34:	4b06      	ldr	r3, [pc, #24]	@ (8005c50 <cleanup_stdio+0x3c>)
 8005c36:	4299      	cmp	r1, r3
 8005c38:	d004      	beq.n	8005c44 <cleanup_stdio+0x30>
 8005c3a:	4620      	mov	r0, r4
 8005c3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c40:	f001 be0a 	b.w	8007858 <_fflush_r>
 8005c44:	bd10      	pop	{r4, pc}
 8005c46:	bf00      	nop
 8005c48:	20000d10 	.word	0x20000d10
 8005c4c:	20000d78 	.word	0x20000d78
 8005c50:	20000de0 	.word	0x20000de0

08005c54 <global_stdio_init.part.0>:
 8005c54:	b510      	push	{r4, lr}
 8005c56:	4b0b      	ldr	r3, [pc, #44]	@ (8005c84 <global_stdio_init.part.0+0x30>)
 8005c58:	4c0b      	ldr	r4, [pc, #44]	@ (8005c88 <global_stdio_init.part.0+0x34>)
 8005c5a:	4a0c      	ldr	r2, [pc, #48]	@ (8005c8c <global_stdio_init.part.0+0x38>)
 8005c5c:	4620      	mov	r0, r4
 8005c5e:	601a      	str	r2, [r3, #0]
 8005c60:	2104      	movs	r1, #4
 8005c62:	2200      	movs	r2, #0
 8005c64:	f7ff ff94 	bl	8005b90 <std>
 8005c68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	2109      	movs	r1, #9
 8005c70:	f7ff ff8e 	bl	8005b90 <std>
 8005c74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005c78:	2202      	movs	r2, #2
 8005c7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c7e:	2112      	movs	r1, #18
 8005c80:	f7ff bf86 	b.w	8005b90 <std>
 8005c84:	20000e48 	.word	0x20000e48
 8005c88:	20000d10 	.word	0x20000d10
 8005c8c:	08005bfd 	.word	0x08005bfd

08005c90 <__sfp_lock_acquire>:
 8005c90:	4801      	ldr	r0, [pc, #4]	@ (8005c98 <__sfp_lock_acquire+0x8>)
 8005c92:	f000 b922 	b.w	8005eda <__retarget_lock_acquire_recursive>
 8005c96:	bf00      	nop
 8005c98:	20000e51 	.word	0x20000e51

08005c9c <__sfp_lock_release>:
 8005c9c:	4801      	ldr	r0, [pc, #4]	@ (8005ca4 <__sfp_lock_release+0x8>)
 8005c9e:	f000 b91d 	b.w	8005edc <__retarget_lock_release_recursive>
 8005ca2:	bf00      	nop
 8005ca4:	20000e51 	.word	0x20000e51

08005ca8 <__sinit>:
 8005ca8:	b510      	push	{r4, lr}
 8005caa:	4604      	mov	r4, r0
 8005cac:	f7ff fff0 	bl	8005c90 <__sfp_lock_acquire>
 8005cb0:	6a23      	ldr	r3, [r4, #32]
 8005cb2:	b11b      	cbz	r3, 8005cbc <__sinit+0x14>
 8005cb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cb8:	f7ff bff0 	b.w	8005c9c <__sfp_lock_release>
 8005cbc:	4b04      	ldr	r3, [pc, #16]	@ (8005cd0 <__sinit+0x28>)
 8005cbe:	6223      	str	r3, [r4, #32]
 8005cc0:	4b04      	ldr	r3, [pc, #16]	@ (8005cd4 <__sinit+0x2c>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d1f5      	bne.n	8005cb4 <__sinit+0xc>
 8005cc8:	f7ff ffc4 	bl	8005c54 <global_stdio_init.part.0>
 8005ccc:	e7f2      	b.n	8005cb4 <__sinit+0xc>
 8005cce:	bf00      	nop
 8005cd0:	08005c15 	.word	0x08005c15
 8005cd4:	20000e48 	.word	0x20000e48

08005cd8 <_fwalk_sglue>:
 8005cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cdc:	4607      	mov	r7, r0
 8005cde:	4688      	mov	r8, r1
 8005ce0:	4614      	mov	r4, r2
 8005ce2:	2600      	movs	r6, #0
 8005ce4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ce8:	f1b9 0901 	subs.w	r9, r9, #1
 8005cec:	d505      	bpl.n	8005cfa <_fwalk_sglue+0x22>
 8005cee:	6824      	ldr	r4, [r4, #0]
 8005cf0:	2c00      	cmp	r4, #0
 8005cf2:	d1f7      	bne.n	8005ce4 <_fwalk_sglue+0xc>
 8005cf4:	4630      	mov	r0, r6
 8005cf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cfa:	89ab      	ldrh	r3, [r5, #12]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d907      	bls.n	8005d10 <_fwalk_sglue+0x38>
 8005d00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d04:	3301      	adds	r3, #1
 8005d06:	d003      	beq.n	8005d10 <_fwalk_sglue+0x38>
 8005d08:	4629      	mov	r1, r5
 8005d0a:	4638      	mov	r0, r7
 8005d0c:	47c0      	blx	r8
 8005d0e:	4306      	orrs	r6, r0
 8005d10:	3568      	adds	r5, #104	@ 0x68
 8005d12:	e7e9      	b.n	8005ce8 <_fwalk_sglue+0x10>

08005d14 <siprintf>:
 8005d14:	b40e      	push	{r1, r2, r3}
 8005d16:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005d1a:	b510      	push	{r4, lr}
 8005d1c:	2400      	movs	r4, #0
 8005d1e:	b09d      	sub	sp, #116	@ 0x74
 8005d20:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005d22:	9002      	str	r0, [sp, #8]
 8005d24:	9006      	str	r0, [sp, #24]
 8005d26:	9107      	str	r1, [sp, #28]
 8005d28:	9104      	str	r1, [sp, #16]
 8005d2a:	4809      	ldr	r0, [pc, #36]	@ (8005d50 <siprintf+0x3c>)
 8005d2c:	4909      	ldr	r1, [pc, #36]	@ (8005d54 <siprintf+0x40>)
 8005d2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d32:	9105      	str	r1, [sp, #20]
 8005d34:	6800      	ldr	r0, [r0, #0]
 8005d36:	a902      	add	r1, sp, #8
 8005d38:	9301      	str	r3, [sp, #4]
 8005d3a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005d3c:	f001 fc10 	bl	8007560 <_svfiprintf_r>
 8005d40:	9b02      	ldr	r3, [sp, #8]
 8005d42:	701c      	strb	r4, [r3, #0]
 8005d44:	b01d      	add	sp, #116	@ 0x74
 8005d46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d4a:	b003      	add	sp, #12
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	20000024 	.word	0x20000024
 8005d54:	ffff0208 	.word	0xffff0208

08005d58 <__sread>:
 8005d58:	b510      	push	{r4, lr}
 8005d5a:	460c      	mov	r4, r1
 8005d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d60:	f000 f86c 	bl	8005e3c <_read_r>
 8005d64:	2800      	cmp	r0, #0
 8005d66:	bfab      	itete	ge
 8005d68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005d6a:	89a3      	ldrhlt	r3, [r4, #12]
 8005d6c:	181b      	addge	r3, r3, r0
 8005d6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005d72:	bfac      	ite	ge
 8005d74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005d76:	81a3      	strhlt	r3, [r4, #12]
 8005d78:	bd10      	pop	{r4, pc}

08005d7a <__swrite>:
 8005d7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d7e:	461f      	mov	r7, r3
 8005d80:	898b      	ldrh	r3, [r1, #12]
 8005d82:	4605      	mov	r5, r0
 8005d84:	05db      	lsls	r3, r3, #23
 8005d86:	460c      	mov	r4, r1
 8005d88:	4616      	mov	r6, r2
 8005d8a:	d505      	bpl.n	8005d98 <__swrite+0x1e>
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d94:	f000 f840 	bl	8005e18 <_lseek_r>
 8005d98:	89a3      	ldrh	r3, [r4, #12]
 8005d9a:	4632      	mov	r2, r6
 8005d9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005da0:	81a3      	strh	r3, [r4, #12]
 8005da2:	4628      	mov	r0, r5
 8005da4:	463b      	mov	r3, r7
 8005da6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005daa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dae:	f000 b857 	b.w	8005e60 <_write_r>

08005db2 <__sseek>:
 8005db2:	b510      	push	{r4, lr}
 8005db4:	460c      	mov	r4, r1
 8005db6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dba:	f000 f82d 	bl	8005e18 <_lseek_r>
 8005dbe:	1c43      	adds	r3, r0, #1
 8005dc0:	89a3      	ldrh	r3, [r4, #12]
 8005dc2:	bf15      	itete	ne
 8005dc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005dc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005dca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005dce:	81a3      	strheq	r3, [r4, #12]
 8005dd0:	bf18      	it	ne
 8005dd2:	81a3      	strhne	r3, [r4, #12]
 8005dd4:	bd10      	pop	{r4, pc}

08005dd6 <__sclose>:
 8005dd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dda:	f000 b80d 	b.w	8005df8 <_close_r>

08005dde <memset>:
 8005dde:	4603      	mov	r3, r0
 8005de0:	4402      	add	r2, r0
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d100      	bne.n	8005de8 <memset+0xa>
 8005de6:	4770      	bx	lr
 8005de8:	f803 1b01 	strb.w	r1, [r3], #1
 8005dec:	e7f9      	b.n	8005de2 <memset+0x4>
	...

08005df0 <_localeconv_r>:
 8005df0:	4800      	ldr	r0, [pc, #0]	@ (8005df4 <_localeconv_r+0x4>)
 8005df2:	4770      	bx	lr
 8005df4:	20000164 	.word	0x20000164

08005df8 <_close_r>:
 8005df8:	b538      	push	{r3, r4, r5, lr}
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	4d05      	ldr	r5, [pc, #20]	@ (8005e14 <_close_r+0x1c>)
 8005dfe:	4604      	mov	r4, r0
 8005e00:	4608      	mov	r0, r1
 8005e02:	602b      	str	r3, [r5, #0]
 8005e04:	f7fc f8e1 	bl	8001fca <_close>
 8005e08:	1c43      	adds	r3, r0, #1
 8005e0a:	d102      	bne.n	8005e12 <_close_r+0x1a>
 8005e0c:	682b      	ldr	r3, [r5, #0]
 8005e0e:	b103      	cbz	r3, 8005e12 <_close_r+0x1a>
 8005e10:	6023      	str	r3, [r4, #0]
 8005e12:	bd38      	pop	{r3, r4, r5, pc}
 8005e14:	20000e4c 	.word	0x20000e4c

08005e18 <_lseek_r>:
 8005e18:	b538      	push	{r3, r4, r5, lr}
 8005e1a:	4604      	mov	r4, r0
 8005e1c:	4608      	mov	r0, r1
 8005e1e:	4611      	mov	r1, r2
 8005e20:	2200      	movs	r2, #0
 8005e22:	4d05      	ldr	r5, [pc, #20]	@ (8005e38 <_lseek_r+0x20>)
 8005e24:	602a      	str	r2, [r5, #0]
 8005e26:	461a      	mov	r2, r3
 8005e28:	f7fc f8f3 	bl	8002012 <_lseek>
 8005e2c:	1c43      	adds	r3, r0, #1
 8005e2e:	d102      	bne.n	8005e36 <_lseek_r+0x1e>
 8005e30:	682b      	ldr	r3, [r5, #0]
 8005e32:	b103      	cbz	r3, 8005e36 <_lseek_r+0x1e>
 8005e34:	6023      	str	r3, [r4, #0]
 8005e36:	bd38      	pop	{r3, r4, r5, pc}
 8005e38:	20000e4c 	.word	0x20000e4c

08005e3c <_read_r>:
 8005e3c:	b538      	push	{r3, r4, r5, lr}
 8005e3e:	4604      	mov	r4, r0
 8005e40:	4608      	mov	r0, r1
 8005e42:	4611      	mov	r1, r2
 8005e44:	2200      	movs	r2, #0
 8005e46:	4d05      	ldr	r5, [pc, #20]	@ (8005e5c <_read_r+0x20>)
 8005e48:	602a      	str	r2, [r5, #0]
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	f7fc f884 	bl	8001f58 <_read>
 8005e50:	1c43      	adds	r3, r0, #1
 8005e52:	d102      	bne.n	8005e5a <_read_r+0x1e>
 8005e54:	682b      	ldr	r3, [r5, #0]
 8005e56:	b103      	cbz	r3, 8005e5a <_read_r+0x1e>
 8005e58:	6023      	str	r3, [r4, #0]
 8005e5a:	bd38      	pop	{r3, r4, r5, pc}
 8005e5c:	20000e4c 	.word	0x20000e4c

08005e60 <_write_r>:
 8005e60:	b538      	push	{r3, r4, r5, lr}
 8005e62:	4604      	mov	r4, r0
 8005e64:	4608      	mov	r0, r1
 8005e66:	4611      	mov	r1, r2
 8005e68:	2200      	movs	r2, #0
 8005e6a:	4d05      	ldr	r5, [pc, #20]	@ (8005e80 <_write_r+0x20>)
 8005e6c:	602a      	str	r2, [r5, #0]
 8005e6e:	461a      	mov	r2, r3
 8005e70:	f7fc f88f 	bl	8001f92 <_write>
 8005e74:	1c43      	adds	r3, r0, #1
 8005e76:	d102      	bne.n	8005e7e <_write_r+0x1e>
 8005e78:	682b      	ldr	r3, [r5, #0]
 8005e7a:	b103      	cbz	r3, 8005e7e <_write_r+0x1e>
 8005e7c:	6023      	str	r3, [r4, #0]
 8005e7e:	bd38      	pop	{r3, r4, r5, pc}
 8005e80:	20000e4c 	.word	0x20000e4c

08005e84 <__errno>:
 8005e84:	4b01      	ldr	r3, [pc, #4]	@ (8005e8c <__errno+0x8>)
 8005e86:	6818      	ldr	r0, [r3, #0]
 8005e88:	4770      	bx	lr
 8005e8a:	bf00      	nop
 8005e8c:	20000024 	.word	0x20000024

08005e90 <__libc_init_array>:
 8005e90:	b570      	push	{r4, r5, r6, lr}
 8005e92:	2600      	movs	r6, #0
 8005e94:	4d0c      	ldr	r5, [pc, #48]	@ (8005ec8 <__libc_init_array+0x38>)
 8005e96:	4c0d      	ldr	r4, [pc, #52]	@ (8005ecc <__libc_init_array+0x3c>)
 8005e98:	1b64      	subs	r4, r4, r5
 8005e9a:	10a4      	asrs	r4, r4, #2
 8005e9c:	42a6      	cmp	r6, r4
 8005e9e:	d109      	bne.n	8005eb4 <__libc_init_array+0x24>
 8005ea0:	f002 f876 	bl	8007f90 <_init>
 8005ea4:	2600      	movs	r6, #0
 8005ea6:	4d0a      	ldr	r5, [pc, #40]	@ (8005ed0 <__libc_init_array+0x40>)
 8005ea8:	4c0a      	ldr	r4, [pc, #40]	@ (8005ed4 <__libc_init_array+0x44>)
 8005eaa:	1b64      	subs	r4, r4, r5
 8005eac:	10a4      	asrs	r4, r4, #2
 8005eae:	42a6      	cmp	r6, r4
 8005eb0:	d105      	bne.n	8005ebe <__libc_init_array+0x2e>
 8005eb2:	bd70      	pop	{r4, r5, r6, pc}
 8005eb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005eb8:	4798      	blx	r3
 8005eba:	3601      	adds	r6, #1
 8005ebc:	e7ee      	b.n	8005e9c <__libc_init_array+0xc>
 8005ebe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ec2:	4798      	blx	r3
 8005ec4:	3601      	adds	r6, #1
 8005ec6:	e7f2      	b.n	8005eae <__libc_init_array+0x1e>
 8005ec8:	0800977c 	.word	0x0800977c
 8005ecc:	0800977c 	.word	0x0800977c
 8005ed0:	0800977c 	.word	0x0800977c
 8005ed4:	08009780 	.word	0x08009780

08005ed8 <__retarget_lock_init_recursive>:
 8005ed8:	4770      	bx	lr

08005eda <__retarget_lock_acquire_recursive>:
 8005eda:	4770      	bx	lr

08005edc <__retarget_lock_release_recursive>:
 8005edc:	4770      	bx	lr

08005ede <memchr>:
 8005ede:	4603      	mov	r3, r0
 8005ee0:	b510      	push	{r4, lr}
 8005ee2:	b2c9      	uxtb	r1, r1
 8005ee4:	4402      	add	r2, r0
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	4618      	mov	r0, r3
 8005eea:	d101      	bne.n	8005ef0 <memchr+0x12>
 8005eec:	2000      	movs	r0, #0
 8005eee:	e003      	b.n	8005ef8 <memchr+0x1a>
 8005ef0:	7804      	ldrb	r4, [r0, #0]
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	428c      	cmp	r4, r1
 8005ef6:	d1f6      	bne.n	8005ee6 <memchr+0x8>
 8005ef8:	bd10      	pop	{r4, pc}

08005efa <quorem>:
 8005efa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005efe:	6903      	ldr	r3, [r0, #16]
 8005f00:	690c      	ldr	r4, [r1, #16]
 8005f02:	4607      	mov	r7, r0
 8005f04:	42a3      	cmp	r3, r4
 8005f06:	db7e      	blt.n	8006006 <quorem+0x10c>
 8005f08:	3c01      	subs	r4, #1
 8005f0a:	00a3      	lsls	r3, r4, #2
 8005f0c:	f100 0514 	add.w	r5, r0, #20
 8005f10:	f101 0814 	add.w	r8, r1, #20
 8005f14:	9300      	str	r3, [sp, #0]
 8005f16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f1a:	9301      	str	r3, [sp, #4]
 8005f1c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f24:	3301      	adds	r3, #1
 8005f26:	429a      	cmp	r2, r3
 8005f28:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f2c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f30:	d32e      	bcc.n	8005f90 <quorem+0x96>
 8005f32:	f04f 0a00 	mov.w	sl, #0
 8005f36:	46c4      	mov	ip, r8
 8005f38:	46ae      	mov	lr, r5
 8005f3a:	46d3      	mov	fp, sl
 8005f3c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005f40:	b298      	uxth	r0, r3
 8005f42:	fb06 a000 	mla	r0, r6, r0, sl
 8005f46:	0c1b      	lsrs	r3, r3, #16
 8005f48:	0c02      	lsrs	r2, r0, #16
 8005f4a:	fb06 2303 	mla	r3, r6, r3, r2
 8005f4e:	f8de 2000 	ldr.w	r2, [lr]
 8005f52:	b280      	uxth	r0, r0
 8005f54:	b292      	uxth	r2, r2
 8005f56:	1a12      	subs	r2, r2, r0
 8005f58:	445a      	add	r2, fp
 8005f5a:	f8de 0000 	ldr.w	r0, [lr]
 8005f5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005f68:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005f6c:	b292      	uxth	r2, r2
 8005f6e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005f72:	45e1      	cmp	r9, ip
 8005f74:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005f78:	f84e 2b04 	str.w	r2, [lr], #4
 8005f7c:	d2de      	bcs.n	8005f3c <quorem+0x42>
 8005f7e:	9b00      	ldr	r3, [sp, #0]
 8005f80:	58eb      	ldr	r3, [r5, r3]
 8005f82:	b92b      	cbnz	r3, 8005f90 <quorem+0x96>
 8005f84:	9b01      	ldr	r3, [sp, #4]
 8005f86:	3b04      	subs	r3, #4
 8005f88:	429d      	cmp	r5, r3
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	d32f      	bcc.n	8005fee <quorem+0xf4>
 8005f8e:	613c      	str	r4, [r7, #16]
 8005f90:	4638      	mov	r0, r7
 8005f92:	f001 f981 	bl	8007298 <__mcmp>
 8005f96:	2800      	cmp	r0, #0
 8005f98:	db25      	blt.n	8005fe6 <quorem+0xec>
 8005f9a:	4629      	mov	r1, r5
 8005f9c:	2000      	movs	r0, #0
 8005f9e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005fa2:	f8d1 c000 	ldr.w	ip, [r1]
 8005fa6:	fa1f fe82 	uxth.w	lr, r2
 8005faa:	fa1f f38c 	uxth.w	r3, ip
 8005fae:	eba3 030e 	sub.w	r3, r3, lr
 8005fb2:	4403      	add	r3, r0
 8005fb4:	0c12      	lsrs	r2, r2, #16
 8005fb6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005fba:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005fc4:	45c1      	cmp	r9, r8
 8005fc6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005fca:	f841 3b04 	str.w	r3, [r1], #4
 8005fce:	d2e6      	bcs.n	8005f9e <quorem+0xa4>
 8005fd0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005fd4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005fd8:	b922      	cbnz	r2, 8005fe4 <quorem+0xea>
 8005fda:	3b04      	subs	r3, #4
 8005fdc:	429d      	cmp	r5, r3
 8005fde:	461a      	mov	r2, r3
 8005fe0:	d30b      	bcc.n	8005ffa <quorem+0x100>
 8005fe2:	613c      	str	r4, [r7, #16]
 8005fe4:	3601      	adds	r6, #1
 8005fe6:	4630      	mov	r0, r6
 8005fe8:	b003      	add	sp, #12
 8005fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fee:	6812      	ldr	r2, [r2, #0]
 8005ff0:	3b04      	subs	r3, #4
 8005ff2:	2a00      	cmp	r2, #0
 8005ff4:	d1cb      	bne.n	8005f8e <quorem+0x94>
 8005ff6:	3c01      	subs	r4, #1
 8005ff8:	e7c6      	b.n	8005f88 <quorem+0x8e>
 8005ffa:	6812      	ldr	r2, [r2, #0]
 8005ffc:	3b04      	subs	r3, #4
 8005ffe:	2a00      	cmp	r2, #0
 8006000:	d1ef      	bne.n	8005fe2 <quorem+0xe8>
 8006002:	3c01      	subs	r4, #1
 8006004:	e7ea      	b.n	8005fdc <quorem+0xe2>
 8006006:	2000      	movs	r0, #0
 8006008:	e7ee      	b.n	8005fe8 <quorem+0xee>
 800600a:	0000      	movs	r0, r0
 800600c:	0000      	movs	r0, r0
	...

08006010 <_dtoa_r>:
 8006010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006014:	4614      	mov	r4, r2
 8006016:	461d      	mov	r5, r3
 8006018:	69c7      	ldr	r7, [r0, #28]
 800601a:	b097      	sub	sp, #92	@ 0x5c
 800601c:	4681      	mov	r9, r0
 800601e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006022:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006024:	b97f      	cbnz	r7, 8006046 <_dtoa_r+0x36>
 8006026:	2010      	movs	r0, #16
 8006028:	f000 fe0e 	bl	8006c48 <malloc>
 800602c:	4602      	mov	r2, r0
 800602e:	f8c9 001c 	str.w	r0, [r9, #28]
 8006032:	b920      	cbnz	r0, 800603e <_dtoa_r+0x2e>
 8006034:	21ef      	movs	r1, #239	@ 0xef
 8006036:	4bac      	ldr	r3, [pc, #688]	@ (80062e8 <_dtoa_r+0x2d8>)
 8006038:	48ac      	ldr	r0, [pc, #688]	@ (80062ec <_dtoa_r+0x2dc>)
 800603a:	f001 fc6d 	bl	8007918 <__assert_func>
 800603e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006042:	6007      	str	r7, [r0, #0]
 8006044:	60c7      	str	r7, [r0, #12]
 8006046:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800604a:	6819      	ldr	r1, [r3, #0]
 800604c:	b159      	cbz	r1, 8006066 <_dtoa_r+0x56>
 800604e:	685a      	ldr	r2, [r3, #4]
 8006050:	2301      	movs	r3, #1
 8006052:	4093      	lsls	r3, r2
 8006054:	604a      	str	r2, [r1, #4]
 8006056:	608b      	str	r3, [r1, #8]
 8006058:	4648      	mov	r0, r9
 800605a:	f000 feeb 	bl	8006e34 <_Bfree>
 800605e:	2200      	movs	r2, #0
 8006060:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006064:	601a      	str	r2, [r3, #0]
 8006066:	1e2b      	subs	r3, r5, #0
 8006068:	bfaf      	iteee	ge
 800606a:	2300      	movge	r3, #0
 800606c:	2201      	movlt	r2, #1
 800606e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006072:	9307      	strlt	r3, [sp, #28]
 8006074:	bfa8      	it	ge
 8006076:	6033      	strge	r3, [r6, #0]
 8006078:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800607c:	4b9c      	ldr	r3, [pc, #624]	@ (80062f0 <_dtoa_r+0x2e0>)
 800607e:	bfb8      	it	lt
 8006080:	6032      	strlt	r2, [r6, #0]
 8006082:	ea33 0308 	bics.w	r3, r3, r8
 8006086:	d112      	bne.n	80060ae <_dtoa_r+0x9e>
 8006088:	f242 730f 	movw	r3, #9999	@ 0x270f
 800608c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800608e:	6013      	str	r3, [r2, #0]
 8006090:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006094:	4323      	orrs	r3, r4
 8006096:	f000 855e 	beq.w	8006b56 <_dtoa_r+0xb46>
 800609a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800609c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80062f4 <_dtoa_r+0x2e4>
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	f000 8560 	beq.w	8006b66 <_dtoa_r+0xb56>
 80060a6:	f10a 0303 	add.w	r3, sl, #3
 80060aa:	f000 bd5a 	b.w	8006b62 <_dtoa_r+0xb52>
 80060ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060b2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80060b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060ba:	2200      	movs	r2, #0
 80060bc:	2300      	movs	r3, #0
 80060be:	f7fa fc73 	bl	80009a8 <__aeabi_dcmpeq>
 80060c2:	4607      	mov	r7, r0
 80060c4:	b158      	cbz	r0, 80060de <_dtoa_r+0xce>
 80060c6:	2301      	movs	r3, #1
 80060c8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80060ca:	6013      	str	r3, [r2, #0]
 80060cc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80060ce:	b113      	cbz	r3, 80060d6 <_dtoa_r+0xc6>
 80060d0:	4b89      	ldr	r3, [pc, #548]	@ (80062f8 <_dtoa_r+0x2e8>)
 80060d2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80060d4:	6013      	str	r3, [r2, #0]
 80060d6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80062fc <_dtoa_r+0x2ec>
 80060da:	f000 bd44 	b.w	8006b66 <_dtoa_r+0xb56>
 80060de:	ab14      	add	r3, sp, #80	@ 0x50
 80060e0:	9301      	str	r3, [sp, #4]
 80060e2:	ab15      	add	r3, sp, #84	@ 0x54
 80060e4:	9300      	str	r3, [sp, #0]
 80060e6:	4648      	mov	r0, r9
 80060e8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80060ec:	f001 f984 	bl	80073f8 <__d2b>
 80060f0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80060f4:	9003      	str	r0, [sp, #12]
 80060f6:	2e00      	cmp	r6, #0
 80060f8:	d078      	beq.n	80061ec <_dtoa_r+0x1dc>
 80060fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006100:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006104:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006108:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800610c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006110:	9712      	str	r7, [sp, #72]	@ 0x48
 8006112:	4619      	mov	r1, r3
 8006114:	2200      	movs	r2, #0
 8006116:	4b7a      	ldr	r3, [pc, #488]	@ (8006300 <_dtoa_r+0x2f0>)
 8006118:	f7fa f826 	bl	8000168 <__aeabi_dsub>
 800611c:	a36c      	add	r3, pc, #432	@ (adr r3, 80062d0 <_dtoa_r+0x2c0>)
 800611e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006122:	f7fa f9d9 	bl	80004d8 <__aeabi_dmul>
 8006126:	a36c      	add	r3, pc, #432	@ (adr r3, 80062d8 <_dtoa_r+0x2c8>)
 8006128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612c:	f7fa f81e 	bl	800016c <__adddf3>
 8006130:	4604      	mov	r4, r0
 8006132:	4630      	mov	r0, r6
 8006134:	460d      	mov	r5, r1
 8006136:	f7fa f965 	bl	8000404 <__aeabi_i2d>
 800613a:	a369      	add	r3, pc, #420	@ (adr r3, 80062e0 <_dtoa_r+0x2d0>)
 800613c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006140:	f7fa f9ca 	bl	80004d8 <__aeabi_dmul>
 8006144:	4602      	mov	r2, r0
 8006146:	460b      	mov	r3, r1
 8006148:	4620      	mov	r0, r4
 800614a:	4629      	mov	r1, r5
 800614c:	f7fa f80e 	bl	800016c <__adddf3>
 8006150:	4604      	mov	r4, r0
 8006152:	460d      	mov	r5, r1
 8006154:	f7fa fc70 	bl	8000a38 <__aeabi_d2iz>
 8006158:	2200      	movs	r2, #0
 800615a:	4607      	mov	r7, r0
 800615c:	2300      	movs	r3, #0
 800615e:	4620      	mov	r0, r4
 8006160:	4629      	mov	r1, r5
 8006162:	f7fa fc2b 	bl	80009bc <__aeabi_dcmplt>
 8006166:	b140      	cbz	r0, 800617a <_dtoa_r+0x16a>
 8006168:	4638      	mov	r0, r7
 800616a:	f7fa f94b 	bl	8000404 <__aeabi_i2d>
 800616e:	4622      	mov	r2, r4
 8006170:	462b      	mov	r3, r5
 8006172:	f7fa fc19 	bl	80009a8 <__aeabi_dcmpeq>
 8006176:	b900      	cbnz	r0, 800617a <_dtoa_r+0x16a>
 8006178:	3f01      	subs	r7, #1
 800617a:	2f16      	cmp	r7, #22
 800617c:	d854      	bhi.n	8006228 <_dtoa_r+0x218>
 800617e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006182:	4b60      	ldr	r3, [pc, #384]	@ (8006304 <_dtoa_r+0x2f4>)
 8006184:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618c:	f7fa fc16 	bl	80009bc <__aeabi_dcmplt>
 8006190:	2800      	cmp	r0, #0
 8006192:	d04b      	beq.n	800622c <_dtoa_r+0x21c>
 8006194:	2300      	movs	r3, #0
 8006196:	3f01      	subs	r7, #1
 8006198:	930f      	str	r3, [sp, #60]	@ 0x3c
 800619a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800619c:	1b9b      	subs	r3, r3, r6
 800619e:	1e5a      	subs	r2, r3, #1
 80061a0:	bf49      	itett	mi
 80061a2:	f1c3 0301 	rsbmi	r3, r3, #1
 80061a6:	2300      	movpl	r3, #0
 80061a8:	9304      	strmi	r3, [sp, #16]
 80061aa:	2300      	movmi	r3, #0
 80061ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80061ae:	bf54      	ite	pl
 80061b0:	9304      	strpl	r3, [sp, #16]
 80061b2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80061b4:	2f00      	cmp	r7, #0
 80061b6:	db3b      	blt.n	8006230 <_dtoa_r+0x220>
 80061b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061ba:	970e      	str	r7, [sp, #56]	@ 0x38
 80061bc:	443b      	add	r3, r7
 80061be:	9309      	str	r3, [sp, #36]	@ 0x24
 80061c0:	2300      	movs	r3, #0
 80061c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80061c4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80061c6:	2b09      	cmp	r3, #9
 80061c8:	d865      	bhi.n	8006296 <_dtoa_r+0x286>
 80061ca:	2b05      	cmp	r3, #5
 80061cc:	bfc4      	itt	gt
 80061ce:	3b04      	subgt	r3, #4
 80061d0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80061d2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80061d4:	bfc8      	it	gt
 80061d6:	2400      	movgt	r4, #0
 80061d8:	f1a3 0302 	sub.w	r3, r3, #2
 80061dc:	bfd8      	it	le
 80061de:	2401      	movle	r4, #1
 80061e0:	2b03      	cmp	r3, #3
 80061e2:	d864      	bhi.n	80062ae <_dtoa_r+0x29e>
 80061e4:	e8df f003 	tbb	[pc, r3]
 80061e8:	2c385553 	.word	0x2c385553
 80061ec:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80061f0:	441e      	add	r6, r3
 80061f2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80061f6:	2b20      	cmp	r3, #32
 80061f8:	bfc1      	itttt	gt
 80061fa:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80061fe:	fa08 f803 	lslgt.w	r8, r8, r3
 8006202:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006206:	fa24 f303 	lsrgt.w	r3, r4, r3
 800620a:	bfd6      	itet	le
 800620c:	f1c3 0320 	rsble	r3, r3, #32
 8006210:	ea48 0003 	orrgt.w	r0, r8, r3
 8006214:	fa04 f003 	lslle.w	r0, r4, r3
 8006218:	f7fa f8e4 	bl	80003e4 <__aeabi_ui2d>
 800621c:	2201      	movs	r2, #1
 800621e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006222:	3e01      	subs	r6, #1
 8006224:	9212      	str	r2, [sp, #72]	@ 0x48
 8006226:	e774      	b.n	8006112 <_dtoa_r+0x102>
 8006228:	2301      	movs	r3, #1
 800622a:	e7b5      	b.n	8006198 <_dtoa_r+0x188>
 800622c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800622e:	e7b4      	b.n	800619a <_dtoa_r+0x18a>
 8006230:	9b04      	ldr	r3, [sp, #16]
 8006232:	1bdb      	subs	r3, r3, r7
 8006234:	9304      	str	r3, [sp, #16]
 8006236:	427b      	negs	r3, r7
 8006238:	930a      	str	r3, [sp, #40]	@ 0x28
 800623a:	2300      	movs	r3, #0
 800623c:	930e      	str	r3, [sp, #56]	@ 0x38
 800623e:	e7c1      	b.n	80061c4 <_dtoa_r+0x1b4>
 8006240:	2301      	movs	r3, #1
 8006242:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006244:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006246:	eb07 0b03 	add.w	fp, r7, r3
 800624a:	f10b 0301 	add.w	r3, fp, #1
 800624e:	2b01      	cmp	r3, #1
 8006250:	9308      	str	r3, [sp, #32]
 8006252:	bfb8      	it	lt
 8006254:	2301      	movlt	r3, #1
 8006256:	e006      	b.n	8006266 <_dtoa_r+0x256>
 8006258:	2301      	movs	r3, #1
 800625a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800625c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800625e:	2b00      	cmp	r3, #0
 8006260:	dd28      	ble.n	80062b4 <_dtoa_r+0x2a4>
 8006262:	469b      	mov	fp, r3
 8006264:	9308      	str	r3, [sp, #32]
 8006266:	2100      	movs	r1, #0
 8006268:	2204      	movs	r2, #4
 800626a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800626e:	f102 0514 	add.w	r5, r2, #20
 8006272:	429d      	cmp	r5, r3
 8006274:	d926      	bls.n	80062c4 <_dtoa_r+0x2b4>
 8006276:	6041      	str	r1, [r0, #4]
 8006278:	4648      	mov	r0, r9
 800627a:	f000 fd9b 	bl	8006db4 <_Balloc>
 800627e:	4682      	mov	sl, r0
 8006280:	2800      	cmp	r0, #0
 8006282:	d143      	bne.n	800630c <_dtoa_r+0x2fc>
 8006284:	4602      	mov	r2, r0
 8006286:	f240 11af 	movw	r1, #431	@ 0x1af
 800628a:	4b1f      	ldr	r3, [pc, #124]	@ (8006308 <_dtoa_r+0x2f8>)
 800628c:	e6d4      	b.n	8006038 <_dtoa_r+0x28>
 800628e:	2300      	movs	r3, #0
 8006290:	e7e3      	b.n	800625a <_dtoa_r+0x24a>
 8006292:	2300      	movs	r3, #0
 8006294:	e7d5      	b.n	8006242 <_dtoa_r+0x232>
 8006296:	2401      	movs	r4, #1
 8006298:	2300      	movs	r3, #0
 800629a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800629c:	9320      	str	r3, [sp, #128]	@ 0x80
 800629e:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80062a2:	2200      	movs	r2, #0
 80062a4:	2312      	movs	r3, #18
 80062a6:	f8cd b020 	str.w	fp, [sp, #32]
 80062aa:	9221      	str	r2, [sp, #132]	@ 0x84
 80062ac:	e7db      	b.n	8006266 <_dtoa_r+0x256>
 80062ae:	2301      	movs	r3, #1
 80062b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80062b2:	e7f4      	b.n	800629e <_dtoa_r+0x28e>
 80062b4:	f04f 0b01 	mov.w	fp, #1
 80062b8:	465b      	mov	r3, fp
 80062ba:	f8cd b020 	str.w	fp, [sp, #32]
 80062be:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80062c2:	e7d0      	b.n	8006266 <_dtoa_r+0x256>
 80062c4:	3101      	adds	r1, #1
 80062c6:	0052      	lsls	r2, r2, #1
 80062c8:	e7d1      	b.n	800626e <_dtoa_r+0x25e>
 80062ca:	bf00      	nop
 80062cc:	f3af 8000 	nop.w
 80062d0:	636f4361 	.word	0x636f4361
 80062d4:	3fd287a7 	.word	0x3fd287a7
 80062d8:	8b60c8b3 	.word	0x8b60c8b3
 80062dc:	3fc68a28 	.word	0x3fc68a28
 80062e0:	509f79fb 	.word	0x509f79fb
 80062e4:	3fd34413 	.word	0x3fd34413
 80062e8:	08009443 	.word	0x08009443
 80062ec:	0800945a 	.word	0x0800945a
 80062f0:	7ff00000 	.word	0x7ff00000
 80062f4:	0800943f 	.word	0x0800943f
 80062f8:	08009413 	.word	0x08009413
 80062fc:	08009412 	.word	0x08009412
 8006300:	3ff80000 	.word	0x3ff80000
 8006304:	080095a8 	.word	0x080095a8
 8006308:	080094b2 	.word	0x080094b2
 800630c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006310:	6018      	str	r0, [r3, #0]
 8006312:	9b08      	ldr	r3, [sp, #32]
 8006314:	2b0e      	cmp	r3, #14
 8006316:	f200 80a1 	bhi.w	800645c <_dtoa_r+0x44c>
 800631a:	2c00      	cmp	r4, #0
 800631c:	f000 809e 	beq.w	800645c <_dtoa_r+0x44c>
 8006320:	2f00      	cmp	r7, #0
 8006322:	dd33      	ble.n	800638c <_dtoa_r+0x37c>
 8006324:	4b9c      	ldr	r3, [pc, #624]	@ (8006598 <_dtoa_r+0x588>)
 8006326:	f007 020f 	and.w	r2, r7, #15
 800632a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800632e:	05f8      	lsls	r0, r7, #23
 8006330:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006334:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006338:	ea4f 1427 	mov.w	r4, r7, asr #4
 800633c:	d516      	bpl.n	800636c <_dtoa_r+0x35c>
 800633e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006342:	4b96      	ldr	r3, [pc, #600]	@ (800659c <_dtoa_r+0x58c>)
 8006344:	2603      	movs	r6, #3
 8006346:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800634a:	f7fa f9ef 	bl	800072c <__aeabi_ddiv>
 800634e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006352:	f004 040f 	and.w	r4, r4, #15
 8006356:	4d91      	ldr	r5, [pc, #580]	@ (800659c <_dtoa_r+0x58c>)
 8006358:	b954      	cbnz	r4, 8006370 <_dtoa_r+0x360>
 800635a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800635e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006362:	f7fa f9e3 	bl	800072c <__aeabi_ddiv>
 8006366:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800636a:	e028      	b.n	80063be <_dtoa_r+0x3ae>
 800636c:	2602      	movs	r6, #2
 800636e:	e7f2      	b.n	8006356 <_dtoa_r+0x346>
 8006370:	07e1      	lsls	r1, r4, #31
 8006372:	d508      	bpl.n	8006386 <_dtoa_r+0x376>
 8006374:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006378:	e9d5 2300 	ldrd	r2, r3, [r5]
 800637c:	f7fa f8ac 	bl	80004d8 <__aeabi_dmul>
 8006380:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006384:	3601      	adds	r6, #1
 8006386:	1064      	asrs	r4, r4, #1
 8006388:	3508      	adds	r5, #8
 800638a:	e7e5      	b.n	8006358 <_dtoa_r+0x348>
 800638c:	f000 80af 	beq.w	80064ee <_dtoa_r+0x4de>
 8006390:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006394:	427c      	negs	r4, r7
 8006396:	4b80      	ldr	r3, [pc, #512]	@ (8006598 <_dtoa_r+0x588>)
 8006398:	f004 020f 	and.w	r2, r4, #15
 800639c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a4:	f7fa f898 	bl	80004d8 <__aeabi_dmul>
 80063a8:	2602      	movs	r6, #2
 80063aa:	2300      	movs	r3, #0
 80063ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80063b0:	4d7a      	ldr	r5, [pc, #488]	@ (800659c <_dtoa_r+0x58c>)
 80063b2:	1124      	asrs	r4, r4, #4
 80063b4:	2c00      	cmp	r4, #0
 80063b6:	f040 808f 	bne.w	80064d8 <_dtoa_r+0x4c8>
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1d3      	bne.n	8006366 <_dtoa_r+0x356>
 80063be:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80063c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	f000 8094 	beq.w	80064f2 <_dtoa_r+0x4e2>
 80063ca:	2200      	movs	r2, #0
 80063cc:	4620      	mov	r0, r4
 80063ce:	4629      	mov	r1, r5
 80063d0:	4b73      	ldr	r3, [pc, #460]	@ (80065a0 <_dtoa_r+0x590>)
 80063d2:	f7fa faf3 	bl	80009bc <__aeabi_dcmplt>
 80063d6:	2800      	cmp	r0, #0
 80063d8:	f000 808b 	beq.w	80064f2 <_dtoa_r+0x4e2>
 80063dc:	9b08      	ldr	r3, [sp, #32]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	f000 8087 	beq.w	80064f2 <_dtoa_r+0x4e2>
 80063e4:	f1bb 0f00 	cmp.w	fp, #0
 80063e8:	dd34      	ble.n	8006454 <_dtoa_r+0x444>
 80063ea:	4620      	mov	r0, r4
 80063ec:	2200      	movs	r2, #0
 80063ee:	4629      	mov	r1, r5
 80063f0:	4b6c      	ldr	r3, [pc, #432]	@ (80065a4 <_dtoa_r+0x594>)
 80063f2:	f7fa f871 	bl	80004d8 <__aeabi_dmul>
 80063f6:	465c      	mov	r4, fp
 80063f8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80063fc:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8006400:	3601      	adds	r6, #1
 8006402:	4630      	mov	r0, r6
 8006404:	f7f9 fffe 	bl	8000404 <__aeabi_i2d>
 8006408:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800640c:	f7fa f864 	bl	80004d8 <__aeabi_dmul>
 8006410:	2200      	movs	r2, #0
 8006412:	4b65      	ldr	r3, [pc, #404]	@ (80065a8 <_dtoa_r+0x598>)
 8006414:	f7f9 feaa 	bl	800016c <__adddf3>
 8006418:	4605      	mov	r5, r0
 800641a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800641e:	2c00      	cmp	r4, #0
 8006420:	d16a      	bne.n	80064f8 <_dtoa_r+0x4e8>
 8006422:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006426:	2200      	movs	r2, #0
 8006428:	4b60      	ldr	r3, [pc, #384]	@ (80065ac <_dtoa_r+0x59c>)
 800642a:	f7f9 fe9d 	bl	8000168 <__aeabi_dsub>
 800642e:	4602      	mov	r2, r0
 8006430:	460b      	mov	r3, r1
 8006432:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006436:	462a      	mov	r2, r5
 8006438:	4633      	mov	r3, r6
 800643a:	f7fa fadd 	bl	80009f8 <__aeabi_dcmpgt>
 800643e:	2800      	cmp	r0, #0
 8006440:	f040 8298 	bne.w	8006974 <_dtoa_r+0x964>
 8006444:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006448:	462a      	mov	r2, r5
 800644a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800644e:	f7fa fab5 	bl	80009bc <__aeabi_dcmplt>
 8006452:	bb38      	cbnz	r0, 80064a4 <_dtoa_r+0x494>
 8006454:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006458:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800645c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800645e:	2b00      	cmp	r3, #0
 8006460:	f2c0 8157 	blt.w	8006712 <_dtoa_r+0x702>
 8006464:	2f0e      	cmp	r7, #14
 8006466:	f300 8154 	bgt.w	8006712 <_dtoa_r+0x702>
 800646a:	4b4b      	ldr	r3, [pc, #300]	@ (8006598 <_dtoa_r+0x588>)
 800646c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006470:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006474:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006478:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800647a:	2b00      	cmp	r3, #0
 800647c:	f280 80e5 	bge.w	800664a <_dtoa_r+0x63a>
 8006480:	9b08      	ldr	r3, [sp, #32]
 8006482:	2b00      	cmp	r3, #0
 8006484:	f300 80e1 	bgt.w	800664a <_dtoa_r+0x63a>
 8006488:	d10c      	bne.n	80064a4 <_dtoa_r+0x494>
 800648a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800648e:	2200      	movs	r2, #0
 8006490:	4b46      	ldr	r3, [pc, #280]	@ (80065ac <_dtoa_r+0x59c>)
 8006492:	f7fa f821 	bl	80004d8 <__aeabi_dmul>
 8006496:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800649a:	f7fa faa3 	bl	80009e4 <__aeabi_dcmpge>
 800649e:	2800      	cmp	r0, #0
 80064a0:	f000 8266 	beq.w	8006970 <_dtoa_r+0x960>
 80064a4:	2400      	movs	r4, #0
 80064a6:	4625      	mov	r5, r4
 80064a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80064aa:	4656      	mov	r6, sl
 80064ac:	ea6f 0803 	mvn.w	r8, r3
 80064b0:	2700      	movs	r7, #0
 80064b2:	4621      	mov	r1, r4
 80064b4:	4648      	mov	r0, r9
 80064b6:	f000 fcbd 	bl	8006e34 <_Bfree>
 80064ba:	2d00      	cmp	r5, #0
 80064bc:	f000 80bd 	beq.w	800663a <_dtoa_r+0x62a>
 80064c0:	b12f      	cbz	r7, 80064ce <_dtoa_r+0x4be>
 80064c2:	42af      	cmp	r7, r5
 80064c4:	d003      	beq.n	80064ce <_dtoa_r+0x4be>
 80064c6:	4639      	mov	r1, r7
 80064c8:	4648      	mov	r0, r9
 80064ca:	f000 fcb3 	bl	8006e34 <_Bfree>
 80064ce:	4629      	mov	r1, r5
 80064d0:	4648      	mov	r0, r9
 80064d2:	f000 fcaf 	bl	8006e34 <_Bfree>
 80064d6:	e0b0      	b.n	800663a <_dtoa_r+0x62a>
 80064d8:	07e2      	lsls	r2, r4, #31
 80064da:	d505      	bpl.n	80064e8 <_dtoa_r+0x4d8>
 80064dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80064e0:	f7f9 fffa 	bl	80004d8 <__aeabi_dmul>
 80064e4:	2301      	movs	r3, #1
 80064e6:	3601      	adds	r6, #1
 80064e8:	1064      	asrs	r4, r4, #1
 80064ea:	3508      	adds	r5, #8
 80064ec:	e762      	b.n	80063b4 <_dtoa_r+0x3a4>
 80064ee:	2602      	movs	r6, #2
 80064f0:	e765      	b.n	80063be <_dtoa_r+0x3ae>
 80064f2:	46b8      	mov	r8, r7
 80064f4:	9c08      	ldr	r4, [sp, #32]
 80064f6:	e784      	b.n	8006402 <_dtoa_r+0x3f2>
 80064f8:	4b27      	ldr	r3, [pc, #156]	@ (8006598 <_dtoa_r+0x588>)
 80064fa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80064fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006500:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006504:	4454      	add	r4, sl
 8006506:	2900      	cmp	r1, #0
 8006508:	d054      	beq.n	80065b4 <_dtoa_r+0x5a4>
 800650a:	2000      	movs	r0, #0
 800650c:	4928      	ldr	r1, [pc, #160]	@ (80065b0 <_dtoa_r+0x5a0>)
 800650e:	f7fa f90d 	bl	800072c <__aeabi_ddiv>
 8006512:	4633      	mov	r3, r6
 8006514:	462a      	mov	r2, r5
 8006516:	f7f9 fe27 	bl	8000168 <__aeabi_dsub>
 800651a:	4656      	mov	r6, sl
 800651c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006520:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006524:	f7fa fa88 	bl	8000a38 <__aeabi_d2iz>
 8006528:	4605      	mov	r5, r0
 800652a:	f7f9 ff6b 	bl	8000404 <__aeabi_i2d>
 800652e:	4602      	mov	r2, r0
 8006530:	460b      	mov	r3, r1
 8006532:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006536:	f7f9 fe17 	bl	8000168 <__aeabi_dsub>
 800653a:	4602      	mov	r2, r0
 800653c:	460b      	mov	r3, r1
 800653e:	3530      	adds	r5, #48	@ 0x30
 8006540:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006544:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006548:	f806 5b01 	strb.w	r5, [r6], #1
 800654c:	f7fa fa36 	bl	80009bc <__aeabi_dcmplt>
 8006550:	2800      	cmp	r0, #0
 8006552:	d172      	bne.n	800663a <_dtoa_r+0x62a>
 8006554:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006558:	2000      	movs	r0, #0
 800655a:	4911      	ldr	r1, [pc, #68]	@ (80065a0 <_dtoa_r+0x590>)
 800655c:	f7f9 fe04 	bl	8000168 <__aeabi_dsub>
 8006560:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006564:	f7fa fa2a 	bl	80009bc <__aeabi_dcmplt>
 8006568:	2800      	cmp	r0, #0
 800656a:	f040 80b4 	bne.w	80066d6 <_dtoa_r+0x6c6>
 800656e:	42a6      	cmp	r6, r4
 8006570:	f43f af70 	beq.w	8006454 <_dtoa_r+0x444>
 8006574:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006578:	2200      	movs	r2, #0
 800657a:	4b0a      	ldr	r3, [pc, #40]	@ (80065a4 <_dtoa_r+0x594>)
 800657c:	f7f9 ffac 	bl	80004d8 <__aeabi_dmul>
 8006580:	2200      	movs	r2, #0
 8006582:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006586:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800658a:	4b06      	ldr	r3, [pc, #24]	@ (80065a4 <_dtoa_r+0x594>)
 800658c:	f7f9 ffa4 	bl	80004d8 <__aeabi_dmul>
 8006590:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006594:	e7c4      	b.n	8006520 <_dtoa_r+0x510>
 8006596:	bf00      	nop
 8006598:	080095a8 	.word	0x080095a8
 800659c:	08009580 	.word	0x08009580
 80065a0:	3ff00000 	.word	0x3ff00000
 80065a4:	40240000 	.word	0x40240000
 80065a8:	401c0000 	.word	0x401c0000
 80065ac:	40140000 	.word	0x40140000
 80065b0:	3fe00000 	.word	0x3fe00000
 80065b4:	4631      	mov	r1, r6
 80065b6:	4628      	mov	r0, r5
 80065b8:	f7f9 ff8e 	bl	80004d8 <__aeabi_dmul>
 80065bc:	4656      	mov	r6, sl
 80065be:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80065c2:	9413      	str	r4, [sp, #76]	@ 0x4c
 80065c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80065c8:	f7fa fa36 	bl	8000a38 <__aeabi_d2iz>
 80065cc:	4605      	mov	r5, r0
 80065ce:	f7f9 ff19 	bl	8000404 <__aeabi_i2d>
 80065d2:	4602      	mov	r2, r0
 80065d4:	460b      	mov	r3, r1
 80065d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80065da:	f7f9 fdc5 	bl	8000168 <__aeabi_dsub>
 80065de:	4602      	mov	r2, r0
 80065e0:	460b      	mov	r3, r1
 80065e2:	3530      	adds	r5, #48	@ 0x30
 80065e4:	f806 5b01 	strb.w	r5, [r6], #1
 80065e8:	42a6      	cmp	r6, r4
 80065ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80065ee:	f04f 0200 	mov.w	r2, #0
 80065f2:	d124      	bne.n	800663e <_dtoa_r+0x62e>
 80065f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80065f8:	4bae      	ldr	r3, [pc, #696]	@ (80068b4 <_dtoa_r+0x8a4>)
 80065fa:	f7f9 fdb7 	bl	800016c <__adddf3>
 80065fe:	4602      	mov	r2, r0
 8006600:	460b      	mov	r3, r1
 8006602:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006606:	f7fa f9f7 	bl	80009f8 <__aeabi_dcmpgt>
 800660a:	2800      	cmp	r0, #0
 800660c:	d163      	bne.n	80066d6 <_dtoa_r+0x6c6>
 800660e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006612:	2000      	movs	r0, #0
 8006614:	49a7      	ldr	r1, [pc, #668]	@ (80068b4 <_dtoa_r+0x8a4>)
 8006616:	f7f9 fda7 	bl	8000168 <__aeabi_dsub>
 800661a:	4602      	mov	r2, r0
 800661c:	460b      	mov	r3, r1
 800661e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006622:	f7fa f9cb 	bl	80009bc <__aeabi_dcmplt>
 8006626:	2800      	cmp	r0, #0
 8006628:	f43f af14 	beq.w	8006454 <_dtoa_r+0x444>
 800662c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800662e:	1e73      	subs	r3, r6, #1
 8006630:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006632:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006636:	2b30      	cmp	r3, #48	@ 0x30
 8006638:	d0f8      	beq.n	800662c <_dtoa_r+0x61c>
 800663a:	4647      	mov	r7, r8
 800663c:	e03b      	b.n	80066b6 <_dtoa_r+0x6a6>
 800663e:	4b9e      	ldr	r3, [pc, #632]	@ (80068b8 <_dtoa_r+0x8a8>)
 8006640:	f7f9 ff4a 	bl	80004d8 <__aeabi_dmul>
 8006644:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006648:	e7bc      	b.n	80065c4 <_dtoa_r+0x5b4>
 800664a:	4656      	mov	r6, sl
 800664c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006650:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006654:	4620      	mov	r0, r4
 8006656:	4629      	mov	r1, r5
 8006658:	f7fa f868 	bl	800072c <__aeabi_ddiv>
 800665c:	f7fa f9ec 	bl	8000a38 <__aeabi_d2iz>
 8006660:	4680      	mov	r8, r0
 8006662:	f7f9 fecf 	bl	8000404 <__aeabi_i2d>
 8006666:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800666a:	f7f9 ff35 	bl	80004d8 <__aeabi_dmul>
 800666e:	4602      	mov	r2, r0
 8006670:	460b      	mov	r3, r1
 8006672:	4620      	mov	r0, r4
 8006674:	4629      	mov	r1, r5
 8006676:	f7f9 fd77 	bl	8000168 <__aeabi_dsub>
 800667a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800667e:	9d08      	ldr	r5, [sp, #32]
 8006680:	f806 4b01 	strb.w	r4, [r6], #1
 8006684:	eba6 040a 	sub.w	r4, r6, sl
 8006688:	42a5      	cmp	r5, r4
 800668a:	4602      	mov	r2, r0
 800668c:	460b      	mov	r3, r1
 800668e:	d133      	bne.n	80066f8 <_dtoa_r+0x6e8>
 8006690:	f7f9 fd6c 	bl	800016c <__adddf3>
 8006694:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006698:	4604      	mov	r4, r0
 800669a:	460d      	mov	r5, r1
 800669c:	f7fa f9ac 	bl	80009f8 <__aeabi_dcmpgt>
 80066a0:	b9c0      	cbnz	r0, 80066d4 <_dtoa_r+0x6c4>
 80066a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066a6:	4620      	mov	r0, r4
 80066a8:	4629      	mov	r1, r5
 80066aa:	f7fa f97d 	bl	80009a8 <__aeabi_dcmpeq>
 80066ae:	b110      	cbz	r0, 80066b6 <_dtoa_r+0x6a6>
 80066b0:	f018 0f01 	tst.w	r8, #1
 80066b4:	d10e      	bne.n	80066d4 <_dtoa_r+0x6c4>
 80066b6:	4648      	mov	r0, r9
 80066b8:	9903      	ldr	r1, [sp, #12]
 80066ba:	f000 fbbb 	bl	8006e34 <_Bfree>
 80066be:	2300      	movs	r3, #0
 80066c0:	7033      	strb	r3, [r6, #0]
 80066c2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80066c4:	3701      	adds	r7, #1
 80066c6:	601f      	str	r7, [r3, #0]
 80066c8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	f000 824b 	beq.w	8006b66 <_dtoa_r+0xb56>
 80066d0:	601e      	str	r6, [r3, #0]
 80066d2:	e248      	b.n	8006b66 <_dtoa_r+0xb56>
 80066d4:	46b8      	mov	r8, r7
 80066d6:	4633      	mov	r3, r6
 80066d8:	461e      	mov	r6, r3
 80066da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066de:	2a39      	cmp	r2, #57	@ 0x39
 80066e0:	d106      	bne.n	80066f0 <_dtoa_r+0x6e0>
 80066e2:	459a      	cmp	sl, r3
 80066e4:	d1f8      	bne.n	80066d8 <_dtoa_r+0x6c8>
 80066e6:	2230      	movs	r2, #48	@ 0x30
 80066e8:	f108 0801 	add.w	r8, r8, #1
 80066ec:	f88a 2000 	strb.w	r2, [sl]
 80066f0:	781a      	ldrb	r2, [r3, #0]
 80066f2:	3201      	adds	r2, #1
 80066f4:	701a      	strb	r2, [r3, #0]
 80066f6:	e7a0      	b.n	800663a <_dtoa_r+0x62a>
 80066f8:	2200      	movs	r2, #0
 80066fa:	4b6f      	ldr	r3, [pc, #444]	@ (80068b8 <_dtoa_r+0x8a8>)
 80066fc:	f7f9 feec 	bl	80004d8 <__aeabi_dmul>
 8006700:	2200      	movs	r2, #0
 8006702:	2300      	movs	r3, #0
 8006704:	4604      	mov	r4, r0
 8006706:	460d      	mov	r5, r1
 8006708:	f7fa f94e 	bl	80009a8 <__aeabi_dcmpeq>
 800670c:	2800      	cmp	r0, #0
 800670e:	d09f      	beq.n	8006650 <_dtoa_r+0x640>
 8006710:	e7d1      	b.n	80066b6 <_dtoa_r+0x6a6>
 8006712:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006714:	2a00      	cmp	r2, #0
 8006716:	f000 80ea 	beq.w	80068ee <_dtoa_r+0x8de>
 800671a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800671c:	2a01      	cmp	r2, #1
 800671e:	f300 80cd 	bgt.w	80068bc <_dtoa_r+0x8ac>
 8006722:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006724:	2a00      	cmp	r2, #0
 8006726:	f000 80c1 	beq.w	80068ac <_dtoa_r+0x89c>
 800672a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800672e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006730:	9e04      	ldr	r6, [sp, #16]
 8006732:	9a04      	ldr	r2, [sp, #16]
 8006734:	2101      	movs	r1, #1
 8006736:	441a      	add	r2, r3
 8006738:	9204      	str	r2, [sp, #16]
 800673a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800673c:	4648      	mov	r0, r9
 800673e:	441a      	add	r2, r3
 8006740:	9209      	str	r2, [sp, #36]	@ 0x24
 8006742:	f000 fc2b 	bl	8006f9c <__i2b>
 8006746:	4605      	mov	r5, r0
 8006748:	b166      	cbz	r6, 8006764 <_dtoa_r+0x754>
 800674a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800674c:	2b00      	cmp	r3, #0
 800674e:	dd09      	ble.n	8006764 <_dtoa_r+0x754>
 8006750:	42b3      	cmp	r3, r6
 8006752:	bfa8      	it	ge
 8006754:	4633      	movge	r3, r6
 8006756:	9a04      	ldr	r2, [sp, #16]
 8006758:	1af6      	subs	r6, r6, r3
 800675a:	1ad2      	subs	r2, r2, r3
 800675c:	9204      	str	r2, [sp, #16]
 800675e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006760:	1ad3      	subs	r3, r2, r3
 8006762:	9309      	str	r3, [sp, #36]	@ 0x24
 8006764:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006766:	b30b      	cbz	r3, 80067ac <_dtoa_r+0x79c>
 8006768:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800676a:	2b00      	cmp	r3, #0
 800676c:	f000 80c6 	beq.w	80068fc <_dtoa_r+0x8ec>
 8006770:	2c00      	cmp	r4, #0
 8006772:	f000 80c0 	beq.w	80068f6 <_dtoa_r+0x8e6>
 8006776:	4629      	mov	r1, r5
 8006778:	4622      	mov	r2, r4
 800677a:	4648      	mov	r0, r9
 800677c:	f000 fcc6 	bl	800710c <__pow5mult>
 8006780:	9a03      	ldr	r2, [sp, #12]
 8006782:	4601      	mov	r1, r0
 8006784:	4605      	mov	r5, r0
 8006786:	4648      	mov	r0, r9
 8006788:	f000 fc1e 	bl	8006fc8 <__multiply>
 800678c:	9903      	ldr	r1, [sp, #12]
 800678e:	4680      	mov	r8, r0
 8006790:	4648      	mov	r0, r9
 8006792:	f000 fb4f 	bl	8006e34 <_Bfree>
 8006796:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006798:	1b1b      	subs	r3, r3, r4
 800679a:	930a      	str	r3, [sp, #40]	@ 0x28
 800679c:	f000 80b1 	beq.w	8006902 <_dtoa_r+0x8f2>
 80067a0:	4641      	mov	r1, r8
 80067a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80067a4:	4648      	mov	r0, r9
 80067a6:	f000 fcb1 	bl	800710c <__pow5mult>
 80067aa:	9003      	str	r0, [sp, #12]
 80067ac:	2101      	movs	r1, #1
 80067ae:	4648      	mov	r0, r9
 80067b0:	f000 fbf4 	bl	8006f9c <__i2b>
 80067b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067b6:	4604      	mov	r4, r0
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	f000 81d8 	beq.w	8006b6e <_dtoa_r+0xb5e>
 80067be:	461a      	mov	r2, r3
 80067c0:	4601      	mov	r1, r0
 80067c2:	4648      	mov	r0, r9
 80067c4:	f000 fca2 	bl	800710c <__pow5mult>
 80067c8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80067ca:	4604      	mov	r4, r0
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	f300 809f 	bgt.w	8006910 <_dtoa_r+0x900>
 80067d2:	9b06      	ldr	r3, [sp, #24]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	f040 8097 	bne.w	8006908 <_dtoa_r+0x8f8>
 80067da:	9b07      	ldr	r3, [sp, #28]
 80067dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	f040 8093 	bne.w	800690c <_dtoa_r+0x8fc>
 80067e6:	9b07      	ldr	r3, [sp, #28]
 80067e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80067ec:	0d1b      	lsrs	r3, r3, #20
 80067ee:	051b      	lsls	r3, r3, #20
 80067f0:	b133      	cbz	r3, 8006800 <_dtoa_r+0x7f0>
 80067f2:	9b04      	ldr	r3, [sp, #16]
 80067f4:	3301      	adds	r3, #1
 80067f6:	9304      	str	r3, [sp, #16]
 80067f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067fa:	3301      	adds	r3, #1
 80067fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80067fe:	2301      	movs	r3, #1
 8006800:	930a      	str	r3, [sp, #40]	@ 0x28
 8006802:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006804:	2b00      	cmp	r3, #0
 8006806:	f000 81b8 	beq.w	8006b7a <_dtoa_r+0xb6a>
 800680a:	6923      	ldr	r3, [r4, #16]
 800680c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006810:	6918      	ldr	r0, [r3, #16]
 8006812:	f000 fb77 	bl	8006f04 <__hi0bits>
 8006816:	f1c0 0020 	rsb	r0, r0, #32
 800681a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800681c:	4418      	add	r0, r3
 800681e:	f010 001f 	ands.w	r0, r0, #31
 8006822:	f000 8082 	beq.w	800692a <_dtoa_r+0x91a>
 8006826:	f1c0 0320 	rsb	r3, r0, #32
 800682a:	2b04      	cmp	r3, #4
 800682c:	dd73      	ble.n	8006916 <_dtoa_r+0x906>
 800682e:	9b04      	ldr	r3, [sp, #16]
 8006830:	f1c0 001c 	rsb	r0, r0, #28
 8006834:	4403      	add	r3, r0
 8006836:	9304      	str	r3, [sp, #16]
 8006838:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800683a:	4406      	add	r6, r0
 800683c:	4403      	add	r3, r0
 800683e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006840:	9b04      	ldr	r3, [sp, #16]
 8006842:	2b00      	cmp	r3, #0
 8006844:	dd05      	ble.n	8006852 <_dtoa_r+0x842>
 8006846:	461a      	mov	r2, r3
 8006848:	4648      	mov	r0, r9
 800684a:	9903      	ldr	r1, [sp, #12]
 800684c:	f000 fcb8 	bl	80071c0 <__lshift>
 8006850:	9003      	str	r0, [sp, #12]
 8006852:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006854:	2b00      	cmp	r3, #0
 8006856:	dd05      	ble.n	8006864 <_dtoa_r+0x854>
 8006858:	4621      	mov	r1, r4
 800685a:	461a      	mov	r2, r3
 800685c:	4648      	mov	r0, r9
 800685e:	f000 fcaf 	bl	80071c0 <__lshift>
 8006862:	4604      	mov	r4, r0
 8006864:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006866:	2b00      	cmp	r3, #0
 8006868:	d061      	beq.n	800692e <_dtoa_r+0x91e>
 800686a:	4621      	mov	r1, r4
 800686c:	9803      	ldr	r0, [sp, #12]
 800686e:	f000 fd13 	bl	8007298 <__mcmp>
 8006872:	2800      	cmp	r0, #0
 8006874:	da5b      	bge.n	800692e <_dtoa_r+0x91e>
 8006876:	2300      	movs	r3, #0
 8006878:	220a      	movs	r2, #10
 800687a:	4648      	mov	r0, r9
 800687c:	9903      	ldr	r1, [sp, #12]
 800687e:	f000 fafb 	bl	8006e78 <__multadd>
 8006882:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006884:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8006888:	9003      	str	r0, [sp, #12]
 800688a:	2b00      	cmp	r3, #0
 800688c:	f000 8177 	beq.w	8006b7e <_dtoa_r+0xb6e>
 8006890:	4629      	mov	r1, r5
 8006892:	2300      	movs	r3, #0
 8006894:	220a      	movs	r2, #10
 8006896:	4648      	mov	r0, r9
 8006898:	f000 faee 	bl	8006e78 <__multadd>
 800689c:	f1bb 0f00 	cmp.w	fp, #0
 80068a0:	4605      	mov	r5, r0
 80068a2:	dc6f      	bgt.n	8006984 <_dtoa_r+0x974>
 80068a4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80068a6:	2b02      	cmp	r3, #2
 80068a8:	dc49      	bgt.n	800693e <_dtoa_r+0x92e>
 80068aa:	e06b      	b.n	8006984 <_dtoa_r+0x974>
 80068ac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80068ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80068b2:	e73c      	b.n	800672e <_dtoa_r+0x71e>
 80068b4:	3fe00000 	.word	0x3fe00000
 80068b8:	40240000 	.word	0x40240000
 80068bc:	9b08      	ldr	r3, [sp, #32]
 80068be:	1e5c      	subs	r4, r3, #1
 80068c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068c2:	42a3      	cmp	r3, r4
 80068c4:	db09      	blt.n	80068da <_dtoa_r+0x8ca>
 80068c6:	1b1c      	subs	r4, r3, r4
 80068c8:	9b08      	ldr	r3, [sp, #32]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	f6bf af30 	bge.w	8006730 <_dtoa_r+0x720>
 80068d0:	9b04      	ldr	r3, [sp, #16]
 80068d2:	9a08      	ldr	r2, [sp, #32]
 80068d4:	1a9e      	subs	r6, r3, r2
 80068d6:	2300      	movs	r3, #0
 80068d8:	e72b      	b.n	8006732 <_dtoa_r+0x722>
 80068da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80068de:	1ae3      	subs	r3, r4, r3
 80068e0:	441a      	add	r2, r3
 80068e2:	940a      	str	r4, [sp, #40]	@ 0x28
 80068e4:	9e04      	ldr	r6, [sp, #16]
 80068e6:	2400      	movs	r4, #0
 80068e8:	9b08      	ldr	r3, [sp, #32]
 80068ea:	920e      	str	r2, [sp, #56]	@ 0x38
 80068ec:	e721      	b.n	8006732 <_dtoa_r+0x722>
 80068ee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80068f0:	9e04      	ldr	r6, [sp, #16]
 80068f2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80068f4:	e728      	b.n	8006748 <_dtoa_r+0x738>
 80068f6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80068fa:	e751      	b.n	80067a0 <_dtoa_r+0x790>
 80068fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068fe:	9903      	ldr	r1, [sp, #12]
 8006900:	e750      	b.n	80067a4 <_dtoa_r+0x794>
 8006902:	f8cd 800c 	str.w	r8, [sp, #12]
 8006906:	e751      	b.n	80067ac <_dtoa_r+0x79c>
 8006908:	2300      	movs	r3, #0
 800690a:	e779      	b.n	8006800 <_dtoa_r+0x7f0>
 800690c:	9b06      	ldr	r3, [sp, #24]
 800690e:	e777      	b.n	8006800 <_dtoa_r+0x7f0>
 8006910:	2300      	movs	r3, #0
 8006912:	930a      	str	r3, [sp, #40]	@ 0x28
 8006914:	e779      	b.n	800680a <_dtoa_r+0x7fa>
 8006916:	d093      	beq.n	8006840 <_dtoa_r+0x830>
 8006918:	9a04      	ldr	r2, [sp, #16]
 800691a:	331c      	adds	r3, #28
 800691c:	441a      	add	r2, r3
 800691e:	9204      	str	r2, [sp, #16]
 8006920:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006922:	441e      	add	r6, r3
 8006924:	441a      	add	r2, r3
 8006926:	9209      	str	r2, [sp, #36]	@ 0x24
 8006928:	e78a      	b.n	8006840 <_dtoa_r+0x830>
 800692a:	4603      	mov	r3, r0
 800692c:	e7f4      	b.n	8006918 <_dtoa_r+0x908>
 800692e:	9b08      	ldr	r3, [sp, #32]
 8006930:	46b8      	mov	r8, r7
 8006932:	2b00      	cmp	r3, #0
 8006934:	dc20      	bgt.n	8006978 <_dtoa_r+0x968>
 8006936:	469b      	mov	fp, r3
 8006938:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800693a:	2b02      	cmp	r3, #2
 800693c:	dd1e      	ble.n	800697c <_dtoa_r+0x96c>
 800693e:	f1bb 0f00 	cmp.w	fp, #0
 8006942:	f47f adb1 	bne.w	80064a8 <_dtoa_r+0x498>
 8006946:	4621      	mov	r1, r4
 8006948:	465b      	mov	r3, fp
 800694a:	2205      	movs	r2, #5
 800694c:	4648      	mov	r0, r9
 800694e:	f000 fa93 	bl	8006e78 <__multadd>
 8006952:	4601      	mov	r1, r0
 8006954:	4604      	mov	r4, r0
 8006956:	9803      	ldr	r0, [sp, #12]
 8006958:	f000 fc9e 	bl	8007298 <__mcmp>
 800695c:	2800      	cmp	r0, #0
 800695e:	f77f ada3 	ble.w	80064a8 <_dtoa_r+0x498>
 8006962:	4656      	mov	r6, sl
 8006964:	2331      	movs	r3, #49	@ 0x31
 8006966:	f108 0801 	add.w	r8, r8, #1
 800696a:	f806 3b01 	strb.w	r3, [r6], #1
 800696e:	e59f      	b.n	80064b0 <_dtoa_r+0x4a0>
 8006970:	46b8      	mov	r8, r7
 8006972:	9c08      	ldr	r4, [sp, #32]
 8006974:	4625      	mov	r5, r4
 8006976:	e7f4      	b.n	8006962 <_dtoa_r+0x952>
 8006978:	f8dd b020 	ldr.w	fp, [sp, #32]
 800697c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800697e:	2b00      	cmp	r3, #0
 8006980:	f000 8101 	beq.w	8006b86 <_dtoa_r+0xb76>
 8006984:	2e00      	cmp	r6, #0
 8006986:	dd05      	ble.n	8006994 <_dtoa_r+0x984>
 8006988:	4629      	mov	r1, r5
 800698a:	4632      	mov	r2, r6
 800698c:	4648      	mov	r0, r9
 800698e:	f000 fc17 	bl	80071c0 <__lshift>
 8006992:	4605      	mov	r5, r0
 8006994:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006996:	2b00      	cmp	r3, #0
 8006998:	d05c      	beq.n	8006a54 <_dtoa_r+0xa44>
 800699a:	4648      	mov	r0, r9
 800699c:	6869      	ldr	r1, [r5, #4]
 800699e:	f000 fa09 	bl	8006db4 <_Balloc>
 80069a2:	4606      	mov	r6, r0
 80069a4:	b928      	cbnz	r0, 80069b2 <_dtoa_r+0x9a2>
 80069a6:	4602      	mov	r2, r0
 80069a8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80069ac:	4b80      	ldr	r3, [pc, #512]	@ (8006bb0 <_dtoa_r+0xba0>)
 80069ae:	f7ff bb43 	b.w	8006038 <_dtoa_r+0x28>
 80069b2:	692a      	ldr	r2, [r5, #16]
 80069b4:	f105 010c 	add.w	r1, r5, #12
 80069b8:	3202      	adds	r2, #2
 80069ba:	0092      	lsls	r2, r2, #2
 80069bc:	300c      	adds	r0, #12
 80069be:	f000 ff9d 	bl	80078fc <memcpy>
 80069c2:	2201      	movs	r2, #1
 80069c4:	4631      	mov	r1, r6
 80069c6:	4648      	mov	r0, r9
 80069c8:	f000 fbfa 	bl	80071c0 <__lshift>
 80069cc:	462f      	mov	r7, r5
 80069ce:	4605      	mov	r5, r0
 80069d0:	f10a 0301 	add.w	r3, sl, #1
 80069d4:	9304      	str	r3, [sp, #16]
 80069d6:	eb0a 030b 	add.w	r3, sl, fp
 80069da:	930a      	str	r3, [sp, #40]	@ 0x28
 80069dc:	9b06      	ldr	r3, [sp, #24]
 80069de:	f003 0301 	and.w	r3, r3, #1
 80069e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80069e4:	9b04      	ldr	r3, [sp, #16]
 80069e6:	4621      	mov	r1, r4
 80069e8:	9803      	ldr	r0, [sp, #12]
 80069ea:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80069ee:	f7ff fa84 	bl	8005efa <quorem>
 80069f2:	4603      	mov	r3, r0
 80069f4:	4639      	mov	r1, r7
 80069f6:	3330      	adds	r3, #48	@ 0x30
 80069f8:	9006      	str	r0, [sp, #24]
 80069fa:	9803      	ldr	r0, [sp, #12]
 80069fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069fe:	f000 fc4b 	bl	8007298 <__mcmp>
 8006a02:	462a      	mov	r2, r5
 8006a04:	9008      	str	r0, [sp, #32]
 8006a06:	4621      	mov	r1, r4
 8006a08:	4648      	mov	r0, r9
 8006a0a:	f000 fc61 	bl	80072d0 <__mdiff>
 8006a0e:	68c2      	ldr	r2, [r0, #12]
 8006a10:	4606      	mov	r6, r0
 8006a12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a14:	bb02      	cbnz	r2, 8006a58 <_dtoa_r+0xa48>
 8006a16:	4601      	mov	r1, r0
 8006a18:	9803      	ldr	r0, [sp, #12]
 8006a1a:	f000 fc3d 	bl	8007298 <__mcmp>
 8006a1e:	4602      	mov	r2, r0
 8006a20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a22:	4631      	mov	r1, r6
 8006a24:	4648      	mov	r0, r9
 8006a26:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006a2a:	f000 fa03 	bl	8006e34 <_Bfree>
 8006a2e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006a30:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006a32:	9e04      	ldr	r6, [sp, #16]
 8006a34:	ea42 0103 	orr.w	r1, r2, r3
 8006a38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a3a:	4319      	orrs	r1, r3
 8006a3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a3e:	d10d      	bne.n	8006a5c <_dtoa_r+0xa4c>
 8006a40:	2b39      	cmp	r3, #57	@ 0x39
 8006a42:	d027      	beq.n	8006a94 <_dtoa_r+0xa84>
 8006a44:	9a08      	ldr	r2, [sp, #32]
 8006a46:	2a00      	cmp	r2, #0
 8006a48:	dd01      	ble.n	8006a4e <_dtoa_r+0xa3e>
 8006a4a:	9b06      	ldr	r3, [sp, #24]
 8006a4c:	3331      	adds	r3, #49	@ 0x31
 8006a4e:	f88b 3000 	strb.w	r3, [fp]
 8006a52:	e52e      	b.n	80064b2 <_dtoa_r+0x4a2>
 8006a54:	4628      	mov	r0, r5
 8006a56:	e7b9      	b.n	80069cc <_dtoa_r+0x9bc>
 8006a58:	2201      	movs	r2, #1
 8006a5a:	e7e2      	b.n	8006a22 <_dtoa_r+0xa12>
 8006a5c:	9908      	ldr	r1, [sp, #32]
 8006a5e:	2900      	cmp	r1, #0
 8006a60:	db04      	blt.n	8006a6c <_dtoa_r+0xa5c>
 8006a62:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006a64:	4301      	orrs	r1, r0
 8006a66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a68:	4301      	orrs	r1, r0
 8006a6a:	d120      	bne.n	8006aae <_dtoa_r+0xa9e>
 8006a6c:	2a00      	cmp	r2, #0
 8006a6e:	ddee      	ble.n	8006a4e <_dtoa_r+0xa3e>
 8006a70:	2201      	movs	r2, #1
 8006a72:	9903      	ldr	r1, [sp, #12]
 8006a74:	4648      	mov	r0, r9
 8006a76:	9304      	str	r3, [sp, #16]
 8006a78:	f000 fba2 	bl	80071c0 <__lshift>
 8006a7c:	4621      	mov	r1, r4
 8006a7e:	9003      	str	r0, [sp, #12]
 8006a80:	f000 fc0a 	bl	8007298 <__mcmp>
 8006a84:	2800      	cmp	r0, #0
 8006a86:	9b04      	ldr	r3, [sp, #16]
 8006a88:	dc02      	bgt.n	8006a90 <_dtoa_r+0xa80>
 8006a8a:	d1e0      	bne.n	8006a4e <_dtoa_r+0xa3e>
 8006a8c:	07da      	lsls	r2, r3, #31
 8006a8e:	d5de      	bpl.n	8006a4e <_dtoa_r+0xa3e>
 8006a90:	2b39      	cmp	r3, #57	@ 0x39
 8006a92:	d1da      	bne.n	8006a4a <_dtoa_r+0xa3a>
 8006a94:	2339      	movs	r3, #57	@ 0x39
 8006a96:	f88b 3000 	strb.w	r3, [fp]
 8006a9a:	4633      	mov	r3, r6
 8006a9c:	461e      	mov	r6, r3
 8006a9e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	2a39      	cmp	r2, #57	@ 0x39
 8006aa6:	d04e      	beq.n	8006b46 <_dtoa_r+0xb36>
 8006aa8:	3201      	adds	r2, #1
 8006aaa:	701a      	strb	r2, [r3, #0]
 8006aac:	e501      	b.n	80064b2 <_dtoa_r+0x4a2>
 8006aae:	2a00      	cmp	r2, #0
 8006ab0:	dd03      	ble.n	8006aba <_dtoa_r+0xaaa>
 8006ab2:	2b39      	cmp	r3, #57	@ 0x39
 8006ab4:	d0ee      	beq.n	8006a94 <_dtoa_r+0xa84>
 8006ab6:	3301      	adds	r3, #1
 8006ab8:	e7c9      	b.n	8006a4e <_dtoa_r+0xa3e>
 8006aba:	9a04      	ldr	r2, [sp, #16]
 8006abc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006abe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006ac2:	428a      	cmp	r2, r1
 8006ac4:	d028      	beq.n	8006b18 <_dtoa_r+0xb08>
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	220a      	movs	r2, #10
 8006aca:	9903      	ldr	r1, [sp, #12]
 8006acc:	4648      	mov	r0, r9
 8006ace:	f000 f9d3 	bl	8006e78 <__multadd>
 8006ad2:	42af      	cmp	r7, r5
 8006ad4:	9003      	str	r0, [sp, #12]
 8006ad6:	f04f 0300 	mov.w	r3, #0
 8006ada:	f04f 020a 	mov.w	r2, #10
 8006ade:	4639      	mov	r1, r7
 8006ae0:	4648      	mov	r0, r9
 8006ae2:	d107      	bne.n	8006af4 <_dtoa_r+0xae4>
 8006ae4:	f000 f9c8 	bl	8006e78 <__multadd>
 8006ae8:	4607      	mov	r7, r0
 8006aea:	4605      	mov	r5, r0
 8006aec:	9b04      	ldr	r3, [sp, #16]
 8006aee:	3301      	adds	r3, #1
 8006af0:	9304      	str	r3, [sp, #16]
 8006af2:	e777      	b.n	80069e4 <_dtoa_r+0x9d4>
 8006af4:	f000 f9c0 	bl	8006e78 <__multadd>
 8006af8:	4629      	mov	r1, r5
 8006afa:	4607      	mov	r7, r0
 8006afc:	2300      	movs	r3, #0
 8006afe:	220a      	movs	r2, #10
 8006b00:	4648      	mov	r0, r9
 8006b02:	f000 f9b9 	bl	8006e78 <__multadd>
 8006b06:	4605      	mov	r5, r0
 8006b08:	e7f0      	b.n	8006aec <_dtoa_r+0xadc>
 8006b0a:	f1bb 0f00 	cmp.w	fp, #0
 8006b0e:	bfcc      	ite	gt
 8006b10:	465e      	movgt	r6, fp
 8006b12:	2601      	movle	r6, #1
 8006b14:	2700      	movs	r7, #0
 8006b16:	4456      	add	r6, sl
 8006b18:	2201      	movs	r2, #1
 8006b1a:	9903      	ldr	r1, [sp, #12]
 8006b1c:	4648      	mov	r0, r9
 8006b1e:	9304      	str	r3, [sp, #16]
 8006b20:	f000 fb4e 	bl	80071c0 <__lshift>
 8006b24:	4621      	mov	r1, r4
 8006b26:	9003      	str	r0, [sp, #12]
 8006b28:	f000 fbb6 	bl	8007298 <__mcmp>
 8006b2c:	2800      	cmp	r0, #0
 8006b2e:	dcb4      	bgt.n	8006a9a <_dtoa_r+0xa8a>
 8006b30:	d102      	bne.n	8006b38 <_dtoa_r+0xb28>
 8006b32:	9b04      	ldr	r3, [sp, #16]
 8006b34:	07db      	lsls	r3, r3, #31
 8006b36:	d4b0      	bmi.n	8006a9a <_dtoa_r+0xa8a>
 8006b38:	4633      	mov	r3, r6
 8006b3a:	461e      	mov	r6, r3
 8006b3c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b40:	2a30      	cmp	r2, #48	@ 0x30
 8006b42:	d0fa      	beq.n	8006b3a <_dtoa_r+0xb2a>
 8006b44:	e4b5      	b.n	80064b2 <_dtoa_r+0x4a2>
 8006b46:	459a      	cmp	sl, r3
 8006b48:	d1a8      	bne.n	8006a9c <_dtoa_r+0xa8c>
 8006b4a:	2331      	movs	r3, #49	@ 0x31
 8006b4c:	f108 0801 	add.w	r8, r8, #1
 8006b50:	f88a 3000 	strb.w	r3, [sl]
 8006b54:	e4ad      	b.n	80064b2 <_dtoa_r+0x4a2>
 8006b56:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006b58:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006bb4 <_dtoa_r+0xba4>
 8006b5c:	b11b      	cbz	r3, 8006b66 <_dtoa_r+0xb56>
 8006b5e:	f10a 0308 	add.w	r3, sl, #8
 8006b62:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006b64:	6013      	str	r3, [r2, #0]
 8006b66:	4650      	mov	r0, sl
 8006b68:	b017      	add	sp, #92	@ 0x5c
 8006b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b6e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	f77f ae2e 	ble.w	80067d2 <_dtoa_r+0x7c2>
 8006b76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b78:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b7a:	2001      	movs	r0, #1
 8006b7c:	e64d      	b.n	800681a <_dtoa_r+0x80a>
 8006b7e:	f1bb 0f00 	cmp.w	fp, #0
 8006b82:	f77f aed9 	ble.w	8006938 <_dtoa_r+0x928>
 8006b86:	4656      	mov	r6, sl
 8006b88:	4621      	mov	r1, r4
 8006b8a:	9803      	ldr	r0, [sp, #12]
 8006b8c:	f7ff f9b5 	bl	8005efa <quorem>
 8006b90:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006b94:	f806 3b01 	strb.w	r3, [r6], #1
 8006b98:	eba6 020a 	sub.w	r2, r6, sl
 8006b9c:	4593      	cmp	fp, r2
 8006b9e:	ddb4      	ble.n	8006b0a <_dtoa_r+0xafa>
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	220a      	movs	r2, #10
 8006ba4:	4648      	mov	r0, r9
 8006ba6:	9903      	ldr	r1, [sp, #12]
 8006ba8:	f000 f966 	bl	8006e78 <__multadd>
 8006bac:	9003      	str	r0, [sp, #12]
 8006bae:	e7eb      	b.n	8006b88 <_dtoa_r+0xb78>
 8006bb0:	080094b2 	.word	0x080094b2
 8006bb4:	08009436 	.word	0x08009436

08006bb8 <_free_r>:
 8006bb8:	b538      	push	{r3, r4, r5, lr}
 8006bba:	4605      	mov	r5, r0
 8006bbc:	2900      	cmp	r1, #0
 8006bbe:	d040      	beq.n	8006c42 <_free_r+0x8a>
 8006bc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bc4:	1f0c      	subs	r4, r1, #4
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	bfb8      	it	lt
 8006bca:	18e4      	addlt	r4, r4, r3
 8006bcc:	f000 f8e6 	bl	8006d9c <__malloc_lock>
 8006bd0:	4a1c      	ldr	r2, [pc, #112]	@ (8006c44 <_free_r+0x8c>)
 8006bd2:	6813      	ldr	r3, [r2, #0]
 8006bd4:	b933      	cbnz	r3, 8006be4 <_free_r+0x2c>
 8006bd6:	6063      	str	r3, [r4, #4]
 8006bd8:	6014      	str	r4, [r2, #0]
 8006bda:	4628      	mov	r0, r5
 8006bdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006be0:	f000 b8e2 	b.w	8006da8 <__malloc_unlock>
 8006be4:	42a3      	cmp	r3, r4
 8006be6:	d908      	bls.n	8006bfa <_free_r+0x42>
 8006be8:	6820      	ldr	r0, [r4, #0]
 8006bea:	1821      	adds	r1, r4, r0
 8006bec:	428b      	cmp	r3, r1
 8006bee:	bf01      	itttt	eq
 8006bf0:	6819      	ldreq	r1, [r3, #0]
 8006bf2:	685b      	ldreq	r3, [r3, #4]
 8006bf4:	1809      	addeq	r1, r1, r0
 8006bf6:	6021      	streq	r1, [r4, #0]
 8006bf8:	e7ed      	b.n	8006bd6 <_free_r+0x1e>
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	b10b      	cbz	r3, 8006c04 <_free_r+0x4c>
 8006c00:	42a3      	cmp	r3, r4
 8006c02:	d9fa      	bls.n	8006bfa <_free_r+0x42>
 8006c04:	6811      	ldr	r1, [r2, #0]
 8006c06:	1850      	adds	r0, r2, r1
 8006c08:	42a0      	cmp	r0, r4
 8006c0a:	d10b      	bne.n	8006c24 <_free_r+0x6c>
 8006c0c:	6820      	ldr	r0, [r4, #0]
 8006c0e:	4401      	add	r1, r0
 8006c10:	1850      	adds	r0, r2, r1
 8006c12:	4283      	cmp	r3, r0
 8006c14:	6011      	str	r1, [r2, #0]
 8006c16:	d1e0      	bne.n	8006bda <_free_r+0x22>
 8006c18:	6818      	ldr	r0, [r3, #0]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	4408      	add	r0, r1
 8006c1e:	6010      	str	r0, [r2, #0]
 8006c20:	6053      	str	r3, [r2, #4]
 8006c22:	e7da      	b.n	8006bda <_free_r+0x22>
 8006c24:	d902      	bls.n	8006c2c <_free_r+0x74>
 8006c26:	230c      	movs	r3, #12
 8006c28:	602b      	str	r3, [r5, #0]
 8006c2a:	e7d6      	b.n	8006bda <_free_r+0x22>
 8006c2c:	6820      	ldr	r0, [r4, #0]
 8006c2e:	1821      	adds	r1, r4, r0
 8006c30:	428b      	cmp	r3, r1
 8006c32:	bf01      	itttt	eq
 8006c34:	6819      	ldreq	r1, [r3, #0]
 8006c36:	685b      	ldreq	r3, [r3, #4]
 8006c38:	1809      	addeq	r1, r1, r0
 8006c3a:	6021      	streq	r1, [r4, #0]
 8006c3c:	6063      	str	r3, [r4, #4]
 8006c3e:	6054      	str	r4, [r2, #4]
 8006c40:	e7cb      	b.n	8006bda <_free_r+0x22>
 8006c42:	bd38      	pop	{r3, r4, r5, pc}
 8006c44:	20000e58 	.word	0x20000e58

08006c48 <malloc>:
 8006c48:	4b02      	ldr	r3, [pc, #8]	@ (8006c54 <malloc+0xc>)
 8006c4a:	4601      	mov	r1, r0
 8006c4c:	6818      	ldr	r0, [r3, #0]
 8006c4e:	f000 b825 	b.w	8006c9c <_malloc_r>
 8006c52:	bf00      	nop
 8006c54:	20000024 	.word	0x20000024

08006c58 <sbrk_aligned>:
 8006c58:	b570      	push	{r4, r5, r6, lr}
 8006c5a:	4e0f      	ldr	r6, [pc, #60]	@ (8006c98 <sbrk_aligned+0x40>)
 8006c5c:	460c      	mov	r4, r1
 8006c5e:	6831      	ldr	r1, [r6, #0]
 8006c60:	4605      	mov	r5, r0
 8006c62:	b911      	cbnz	r1, 8006c6a <sbrk_aligned+0x12>
 8006c64:	f000 fe3a 	bl	80078dc <_sbrk_r>
 8006c68:	6030      	str	r0, [r6, #0]
 8006c6a:	4621      	mov	r1, r4
 8006c6c:	4628      	mov	r0, r5
 8006c6e:	f000 fe35 	bl	80078dc <_sbrk_r>
 8006c72:	1c43      	adds	r3, r0, #1
 8006c74:	d103      	bne.n	8006c7e <sbrk_aligned+0x26>
 8006c76:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006c7a:	4620      	mov	r0, r4
 8006c7c:	bd70      	pop	{r4, r5, r6, pc}
 8006c7e:	1cc4      	adds	r4, r0, #3
 8006c80:	f024 0403 	bic.w	r4, r4, #3
 8006c84:	42a0      	cmp	r0, r4
 8006c86:	d0f8      	beq.n	8006c7a <sbrk_aligned+0x22>
 8006c88:	1a21      	subs	r1, r4, r0
 8006c8a:	4628      	mov	r0, r5
 8006c8c:	f000 fe26 	bl	80078dc <_sbrk_r>
 8006c90:	3001      	adds	r0, #1
 8006c92:	d1f2      	bne.n	8006c7a <sbrk_aligned+0x22>
 8006c94:	e7ef      	b.n	8006c76 <sbrk_aligned+0x1e>
 8006c96:	bf00      	nop
 8006c98:	20000e54 	.word	0x20000e54

08006c9c <_malloc_r>:
 8006c9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ca0:	1ccd      	adds	r5, r1, #3
 8006ca2:	f025 0503 	bic.w	r5, r5, #3
 8006ca6:	3508      	adds	r5, #8
 8006ca8:	2d0c      	cmp	r5, #12
 8006caa:	bf38      	it	cc
 8006cac:	250c      	movcc	r5, #12
 8006cae:	2d00      	cmp	r5, #0
 8006cb0:	4606      	mov	r6, r0
 8006cb2:	db01      	blt.n	8006cb8 <_malloc_r+0x1c>
 8006cb4:	42a9      	cmp	r1, r5
 8006cb6:	d904      	bls.n	8006cc2 <_malloc_r+0x26>
 8006cb8:	230c      	movs	r3, #12
 8006cba:	6033      	str	r3, [r6, #0]
 8006cbc:	2000      	movs	r0, #0
 8006cbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cc2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006d98 <_malloc_r+0xfc>
 8006cc6:	f000 f869 	bl	8006d9c <__malloc_lock>
 8006cca:	f8d8 3000 	ldr.w	r3, [r8]
 8006cce:	461c      	mov	r4, r3
 8006cd0:	bb44      	cbnz	r4, 8006d24 <_malloc_r+0x88>
 8006cd2:	4629      	mov	r1, r5
 8006cd4:	4630      	mov	r0, r6
 8006cd6:	f7ff ffbf 	bl	8006c58 <sbrk_aligned>
 8006cda:	1c43      	adds	r3, r0, #1
 8006cdc:	4604      	mov	r4, r0
 8006cde:	d158      	bne.n	8006d92 <_malloc_r+0xf6>
 8006ce0:	f8d8 4000 	ldr.w	r4, [r8]
 8006ce4:	4627      	mov	r7, r4
 8006ce6:	2f00      	cmp	r7, #0
 8006ce8:	d143      	bne.n	8006d72 <_malloc_r+0xd6>
 8006cea:	2c00      	cmp	r4, #0
 8006cec:	d04b      	beq.n	8006d86 <_malloc_r+0xea>
 8006cee:	6823      	ldr	r3, [r4, #0]
 8006cf0:	4639      	mov	r1, r7
 8006cf2:	4630      	mov	r0, r6
 8006cf4:	eb04 0903 	add.w	r9, r4, r3
 8006cf8:	f000 fdf0 	bl	80078dc <_sbrk_r>
 8006cfc:	4581      	cmp	r9, r0
 8006cfe:	d142      	bne.n	8006d86 <_malloc_r+0xea>
 8006d00:	6821      	ldr	r1, [r4, #0]
 8006d02:	4630      	mov	r0, r6
 8006d04:	1a6d      	subs	r5, r5, r1
 8006d06:	4629      	mov	r1, r5
 8006d08:	f7ff ffa6 	bl	8006c58 <sbrk_aligned>
 8006d0c:	3001      	adds	r0, #1
 8006d0e:	d03a      	beq.n	8006d86 <_malloc_r+0xea>
 8006d10:	6823      	ldr	r3, [r4, #0]
 8006d12:	442b      	add	r3, r5
 8006d14:	6023      	str	r3, [r4, #0]
 8006d16:	f8d8 3000 	ldr.w	r3, [r8]
 8006d1a:	685a      	ldr	r2, [r3, #4]
 8006d1c:	bb62      	cbnz	r2, 8006d78 <_malloc_r+0xdc>
 8006d1e:	f8c8 7000 	str.w	r7, [r8]
 8006d22:	e00f      	b.n	8006d44 <_malloc_r+0xa8>
 8006d24:	6822      	ldr	r2, [r4, #0]
 8006d26:	1b52      	subs	r2, r2, r5
 8006d28:	d420      	bmi.n	8006d6c <_malloc_r+0xd0>
 8006d2a:	2a0b      	cmp	r2, #11
 8006d2c:	d917      	bls.n	8006d5e <_malloc_r+0xc2>
 8006d2e:	1961      	adds	r1, r4, r5
 8006d30:	42a3      	cmp	r3, r4
 8006d32:	6025      	str	r5, [r4, #0]
 8006d34:	bf18      	it	ne
 8006d36:	6059      	strne	r1, [r3, #4]
 8006d38:	6863      	ldr	r3, [r4, #4]
 8006d3a:	bf08      	it	eq
 8006d3c:	f8c8 1000 	streq.w	r1, [r8]
 8006d40:	5162      	str	r2, [r4, r5]
 8006d42:	604b      	str	r3, [r1, #4]
 8006d44:	4630      	mov	r0, r6
 8006d46:	f000 f82f 	bl	8006da8 <__malloc_unlock>
 8006d4a:	f104 000b 	add.w	r0, r4, #11
 8006d4e:	1d23      	adds	r3, r4, #4
 8006d50:	f020 0007 	bic.w	r0, r0, #7
 8006d54:	1ac2      	subs	r2, r0, r3
 8006d56:	bf1c      	itt	ne
 8006d58:	1a1b      	subne	r3, r3, r0
 8006d5a:	50a3      	strne	r3, [r4, r2]
 8006d5c:	e7af      	b.n	8006cbe <_malloc_r+0x22>
 8006d5e:	6862      	ldr	r2, [r4, #4]
 8006d60:	42a3      	cmp	r3, r4
 8006d62:	bf0c      	ite	eq
 8006d64:	f8c8 2000 	streq.w	r2, [r8]
 8006d68:	605a      	strne	r2, [r3, #4]
 8006d6a:	e7eb      	b.n	8006d44 <_malloc_r+0xa8>
 8006d6c:	4623      	mov	r3, r4
 8006d6e:	6864      	ldr	r4, [r4, #4]
 8006d70:	e7ae      	b.n	8006cd0 <_malloc_r+0x34>
 8006d72:	463c      	mov	r4, r7
 8006d74:	687f      	ldr	r7, [r7, #4]
 8006d76:	e7b6      	b.n	8006ce6 <_malloc_r+0x4a>
 8006d78:	461a      	mov	r2, r3
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	42a3      	cmp	r3, r4
 8006d7e:	d1fb      	bne.n	8006d78 <_malloc_r+0xdc>
 8006d80:	2300      	movs	r3, #0
 8006d82:	6053      	str	r3, [r2, #4]
 8006d84:	e7de      	b.n	8006d44 <_malloc_r+0xa8>
 8006d86:	230c      	movs	r3, #12
 8006d88:	4630      	mov	r0, r6
 8006d8a:	6033      	str	r3, [r6, #0]
 8006d8c:	f000 f80c 	bl	8006da8 <__malloc_unlock>
 8006d90:	e794      	b.n	8006cbc <_malloc_r+0x20>
 8006d92:	6005      	str	r5, [r0, #0]
 8006d94:	e7d6      	b.n	8006d44 <_malloc_r+0xa8>
 8006d96:	bf00      	nop
 8006d98:	20000e58 	.word	0x20000e58

08006d9c <__malloc_lock>:
 8006d9c:	4801      	ldr	r0, [pc, #4]	@ (8006da4 <__malloc_lock+0x8>)
 8006d9e:	f7ff b89c 	b.w	8005eda <__retarget_lock_acquire_recursive>
 8006da2:	bf00      	nop
 8006da4:	20000e50 	.word	0x20000e50

08006da8 <__malloc_unlock>:
 8006da8:	4801      	ldr	r0, [pc, #4]	@ (8006db0 <__malloc_unlock+0x8>)
 8006daa:	f7ff b897 	b.w	8005edc <__retarget_lock_release_recursive>
 8006dae:	bf00      	nop
 8006db0:	20000e50 	.word	0x20000e50

08006db4 <_Balloc>:
 8006db4:	b570      	push	{r4, r5, r6, lr}
 8006db6:	69c6      	ldr	r6, [r0, #28]
 8006db8:	4604      	mov	r4, r0
 8006dba:	460d      	mov	r5, r1
 8006dbc:	b976      	cbnz	r6, 8006ddc <_Balloc+0x28>
 8006dbe:	2010      	movs	r0, #16
 8006dc0:	f7ff ff42 	bl	8006c48 <malloc>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	61e0      	str	r0, [r4, #28]
 8006dc8:	b920      	cbnz	r0, 8006dd4 <_Balloc+0x20>
 8006dca:	216b      	movs	r1, #107	@ 0x6b
 8006dcc:	4b17      	ldr	r3, [pc, #92]	@ (8006e2c <_Balloc+0x78>)
 8006dce:	4818      	ldr	r0, [pc, #96]	@ (8006e30 <_Balloc+0x7c>)
 8006dd0:	f000 fda2 	bl	8007918 <__assert_func>
 8006dd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006dd8:	6006      	str	r6, [r0, #0]
 8006dda:	60c6      	str	r6, [r0, #12]
 8006ddc:	69e6      	ldr	r6, [r4, #28]
 8006dde:	68f3      	ldr	r3, [r6, #12]
 8006de0:	b183      	cbz	r3, 8006e04 <_Balloc+0x50>
 8006de2:	69e3      	ldr	r3, [r4, #28]
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006dea:	b9b8      	cbnz	r0, 8006e1c <_Balloc+0x68>
 8006dec:	2101      	movs	r1, #1
 8006dee:	fa01 f605 	lsl.w	r6, r1, r5
 8006df2:	1d72      	adds	r2, r6, #5
 8006df4:	4620      	mov	r0, r4
 8006df6:	0092      	lsls	r2, r2, #2
 8006df8:	f000 fdac 	bl	8007954 <_calloc_r>
 8006dfc:	b160      	cbz	r0, 8006e18 <_Balloc+0x64>
 8006dfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e02:	e00e      	b.n	8006e22 <_Balloc+0x6e>
 8006e04:	2221      	movs	r2, #33	@ 0x21
 8006e06:	2104      	movs	r1, #4
 8006e08:	4620      	mov	r0, r4
 8006e0a:	f000 fda3 	bl	8007954 <_calloc_r>
 8006e0e:	69e3      	ldr	r3, [r4, #28]
 8006e10:	60f0      	str	r0, [r6, #12]
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1e4      	bne.n	8006de2 <_Balloc+0x2e>
 8006e18:	2000      	movs	r0, #0
 8006e1a:	bd70      	pop	{r4, r5, r6, pc}
 8006e1c:	6802      	ldr	r2, [r0, #0]
 8006e1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e22:	2300      	movs	r3, #0
 8006e24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e28:	e7f7      	b.n	8006e1a <_Balloc+0x66>
 8006e2a:	bf00      	nop
 8006e2c:	08009443 	.word	0x08009443
 8006e30:	080094c3 	.word	0x080094c3

08006e34 <_Bfree>:
 8006e34:	b570      	push	{r4, r5, r6, lr}
 8006e36:	69c6      	ldr	r6, [r0, #28]
 8006e38:	4605      	mov	r5, r0
 8006e3a:	460c      	mov	r4, r1
 8006e3c:	b976      	cbnz	r6, 8006e5c <_Bfree+0x28>
 8006e3e:	2010      	movs	r0, #16
 8006e40:	f7ff ff02 	bl	8006c48 <malloc>
 8006e44:	4602      	mov	r2, r0
 8006e46:	61e8      	str	r0, [r5, #28]
 8006e48:	b920      	cbnz	r0, 8006e54 <_Bfree+0x20>
 8006e4a:	218f      	movs	r1, #143	@ 0x8f
 8006e4c:	4b08      	ldr	r3, [pc, #32]	@ (8006e70 <_Bfree+0x3c>)
 8006e4e:	4809      	ldr	r0, [pc, #36]	@ (8006e74 <_Bfree+0x40>)
 8006e50:	f000 fd62 	bl	8007918 <__assert_func>
 8006e54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e58:	6006      	str	r6, [r0, #0]
 8006e5a:	60c6      	str	r6, [r0, #12]
 8006e5c:	b13c      	cbz	r4, 8006e6e <_Bfree+0x3a>
 8006e5e:	69eb      	ldr	r3, [r5, #28]
 8006e60:	6862      	ldr	r2, [r4, #4]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e68:	6021      	str	r1, [r4, #0]
 8006e6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e6e:	bd70      	pop	{r4, r5, r6, pc}
 8006e70:	08009443 	.word	0x08009443
 8006e74:	080094c3 	.word	0x080094c3

08006e78 <__multadd>:
 8006e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e7c:	4607      	mov	r7, r0
 8006e7e:	460c      	mov	r4, r1
 8006e80:	461e      	mov	r6, r3
 8006e82:	2000      	movs	r0, #0
 8006e84:	690d      	ldr	r5, [r1, #16]
 8006e86:	f101 0c14 	add.w	ip, r1, #20
 8006e8a:	f8dc 3000 	ldr.w	r3, [ip]
 8006e8e:	3001      	adds	r0, #1
 8006e90:	b299      	uxth	r1, r3
 8006e92:	fb02 6101 	mla	r1, r2, r1, r6
 8006e96:	0c1e      	lsrs	r6, r3, #16
 8006e98:	0c0b      	lsrs	r3, r1, #16
 8006e9a:	fb02 3306 	mla	r3, r2, r6, r3
 8006e9e:	b289      	uxth	r1, r1
 8006ea0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ea4:	4285      	cmp	r5, r0
 8006ea6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006eaa:	f84c 1b04 	str.w	r1, [ip], #4
 8006eae:	dcec      	bgt.n	8006e8a <__multadd+0x12>
 8006eb0:	b30e      	cbz	r6, 8006ef6 <__multadd+0x7e>
 8006eb2:	68a3      	ldr	r3, [r4, #8]
 8006eb4:	42ab      	cmp	r3, r5
 8006eb6:	dc19      	bgt.n	8006eec <__multadd+0x74>
 8006eb8:	6861      	ldr	r1, [r4, #4]
 8006eba:	4638      	mov	r0, r7
 8006ebc:	3101      	adds	r1, #1
 8006ebe:	f7ff ff79 	bl	8006db4 <_Balloc>
 8006ec2:	4680      	mov	r8, r0
 8006ec4:	b928      	cbnz	r0, 8006ed2 <__multadd+0x5a>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	21ba      	movs	r1, #186	@ 0xba
 8006eca:	4b0c      	ldr	r3, [pc, #48]	@ (8006efc <__multadd+0x84>)
 8006ecc:	480c      	ldr	r0, [pc, #48]	@ (8006f00 <__multadd+0x88>)
 8006ece:	f000 fd23 	bl	8007918 <__assert_func>
 8006ed2:	6922      	ldr	r2, [r4, #16]
 8006ed4:	f104 010c 	add.w	r1, r4, #12
 8006ed8:	3202      	adds	r2, #2
 8006eda:	0092      	lsls	r2, r2, #2
 8006edc:	300c      	adds	r0, #12
 8006ede:	f000 fd0d 	bl	80078fc <memcpy>
 8006ee2:	4621      	mov	r1, r4
 8006ee4:	4638      	mov	r0, r7
 8006ee6:	f7ff ffa5 	bl	8006e34 <_Bfree>
 8006eea:	4644      	mov	r4, r8
 8006eec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ef0:	3501      	adds	r5, #1
 8006ef2:	615e      	str	r6, [r3, #20]
 8006ef4:	6125      	str	r5, [r4, #16]
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006efc:	080094b2 	.word	0x080094b2
 8006f00:	080094c3 	.word	0x080094c3

08006f04 <__hi0bits>:
 8006f04:	4603      	mov	r3, r0
 8006f06:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006f0a:	bf3a      	itte	cc
 8006f0c:	0403      	lslcc	r3, r0, #16
 8006f0e:	2010      	movcc	r0, #16
 8006f10:	2000      	movcs	r0, #0
 8006f12:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f16:	bf3c      	itt	cc
 8006f18:	021b      	lslcc	r3, r3, #8
 8006f1a:	3008      	addcc	r0, #8
 8006f1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f20:	bf3c      	itt	cc
 8006f22:	011b      	lslcc	r3, r3, #4
 8006f24:	3004      	addcc	r0, #4
 8006f26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f2a:	bf3c      	itt	cc
 8006f2c:	009b      	lslcc	r3, r3, #2
 8006f2e:	3002      	addcc	r0, #2
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	db05      	blt.n	8006f40 <__hi0bits+0x3c>
 8006f34:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006f38:	f100 0001 	add.w	r0, r0, #1
 8006f3c:	bf08      	it	eq
 8006f3e:	2020      	moveq	r0, #32
 8006f40:	4770      	bx	lr

08006f42 <__lo0bits>:
 8006f42:	6803      	ldr	r3, [r0, #0]
 8006f44:	4602      	mov	r2, r0
 8006f46:	f013 0007 	ands.w	r0, r3, #7
 8006f4a:	d00b      	beq.n	8006f64 <__lo0bits+0x22>
 8006f4c:	07d9      	lsls	r1, r3, #31
 8006f4e:	d421      	bmi.n	8006f94 <__lo0bits+0x52>
 8006f50:	0798      	lsls	r0, r3, #30
 8006f52:	bf49      	itett	mi
 8006f54:	085b      	lsrmi	r3, r3, #1
 8006f56:	089b      	lsrpl	r3, r3, #2
 8006f58:	2001      	movmi	r0, #1
 8006f5a:	6013      	strmi	r3, [r2, #0]
 8006f5c:	bf5c      	itt	pl
 8006f5e:	2002      	movpl	r0, #2
 8006f60:	6013      	strpl	r3, [r2, #0]
 8006f62:	4770      	bx	lr
 8006f64:	b299      	uxth	r1, r3
 8006f66:	b909      	cbnz	r1, 8006f6c <__lo0bits+0x2a>
 8006f68:	2010      	movs	r0, #16
 8006f6a:	0c1b      	lsrs	r3, r3, #16
 8006f6c:	b2d9      	uxtb	r1, r3
 8006f6e:	b909      	cbnz	r1, 8006f74 <__lo0bits+0x32>
 8006f70:	3008      	adds	r0, #8
 8006f72:	0a1b      	lsrs	r3, r3, #8
 8006f74:	0719      	lsls	r1, r3, #28
 8006f76:	bf04      	itt	eq
 8006f78:	091b      	lsreq	r3, r3, #4
 8006f7a:	3004      	addeq	r0, #4
 8006f7c:	0799      	lsls	r1, r3, #30
 8006f7e:	bf04      	itt	eq
 8006f80:	089b      	lsreq	r3, r3, #2
 8006f82:	3002      	addeq	r0, #2
 8006f84:	07d9      	lsls	r1, r3, #31
 8006f86:	d403      	bmi.n	8006f90 <__lo0bits+0x4e>
 8006f88:	085b      	lsrs	r3, r3, #1
 8006f8a:	f100 0001 	add.w	r0, r0, #1
 8006f8e:	d003      	beq.n	8006f98 <__lo0bits+0x56>
 8006f90:	6013      	str	r3, [r2, #0]
 8006f92:	4770      	bx	lr
 8006f94:	2000      	movs	r0, #0
 8006f96:	4770      	bx	lr
 8006f98:	2020      	movs	r0, #32
 8006f9a:	4770      	bx	lr

08006f9c <__i2b>:
 8006f9c:	b510      	push	{r4, lr}
 8006f9e:	460c      	mov	r4, r1
 8006fa0:	2101      	movs	r1, #1
 8006fa2:	f7ff ff07 	bl	8006db4 <_Balloc>
 8006fa6:	4602      	mov	r2, r0
 8006fa8:	b928      	cbnz	r0, 8006fb6 <__i2b+0x1a>
 8006faa:	f240 1145 	movw	r1, #325	@ 0x145
 8006fae:	4b04      	ldr	r3, [pc, #16]	@ (8006fc0 <__i2b+0x24>)
 8006fb0:	4804      	ldr	r0, [pc, #16]	@ (8006fc4 <__i2b+0x28>)
 8006fb2:	f000 fcb1 	bl	8007918 <__assert_func>
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	6144      	str	r4, [r0, #20]
 8006fba:	6103      	str	r3, [r0, #16]
 8006fbc:	bd10      	pop	{r4, pc}
 8006fbe:	bf00      	nop
 8006fc0:	080094b2 	.word	0x080094b2
 8006fc4:	080094c3 	.word	0x080094c3

08006fc8 <__multiply>:
 8006fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fcc:	4617      	mov	r7, r2
 8006fce:	690a      	ldr	r2, [r1, #16]
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	4689      	mov	r9, r1
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	bfa2      	ittt	ge
 8006fd8:	463b      	movge	r3, r7
 8006fda:	460f      	movge	r7, r1
 8006fdc:	4699      	movge	r9, r3
 8006fde:	693d      	ldr	r5, [r7, #16]
 8006fe0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	6879      	ldr	r1, [r7, #4]
 8006fe8:	eb05 060a 	add.w	r6, r5, sl
 8006fec:	42b3      	cmp	r3, r6
 8006fee:	b085      	sub	sp, #20
 8006ff0:	bfb8      	it	lt
 8006ff2:	3101      	addlt	r1, #1
 8006ff4:	f7ff fede 	bl	8006db4 <_Balloc>
 8006ff8:	b930      	cbnz	r0, 8007008 <__multiply+0x40>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007000:	4b40      	ldr	r3, [pc, #256]	@ (8007104 <__multiply+0x13c>)
 8007002:	4841      	ldr	r0, [pc, #260]	@ (8007108 <__multiply+0x140>)
 8007004:	f000 fc88 	bl	8007918 <__assert_func>
 8007008:	f100 0414 	add.w	r4, r0, #20
 800700c:	4623      	mov	r3, r4
 800700e:	2200      	movs	r2, #0
 8007010:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007014:	4573      	cmp	r3, lr
 8007016:	d320      	bcc.n	800705a <__multiply+0x92>
 8007018:	f107 0814 	add.w	r8, r7, #20
 800701c:	f109 0114 	add.w	r1, r9, #20
 8007020:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007024:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007028:	9302      	str	r3, [sp, #8]
 800702a:	1beb      	subs	r3, r5, r7
 800702c:	3b15      	subs	r3, #21
 800702e:	f023 0303 	bic.w	r3, r3, #3
 8007032:	3304      	adds	r3, #4
 8007034:	3715      	adds	r7, #21
 8007036:	42bd      	cmp	r5, r7
 8007038:	bf38      	it	cc
 800703a:	2304      	movcc	r3, #4
 800703c:	9301      	str	r3, [sp, #4]
 800703e:	9b02      	ldr	r3, [sp, #8]
 8007040:	9103      	str	r1, [sp, #12]
 8007042:	428b      	cmp	r3, r1
 8007044:	d80c      	bhi.n	8007060 <__multiply+0x98>
 8007046:	2e00      	cmp	r6, #0
 8007048:	dd03      	ble.n	8007052 <__multiply+0x8a>
 800704a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800704e:	2b00      	cmp	r3, #0
 8007050:	d055      	beq.n	80070fe <__multiply+0x136>
 8007052:	6106      	str	r6, [r0, #16]
 8007054:	b005      	add	sp, #20
 8007056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800705a:	f843 2b04 	str.w	r2, [r3], #4
 800705e:	e7d9      	b.n	8007014 <__multiply+0x4c>
 8007060:	f8b1 a000 	ldrh.w	sl, [r1]
 8007064:	f1ba 0f00 	cmp.w	sl, #0
 8007068:	d01f      	beq.n	80070aa <__multiply+0xe2>
 800706a:	46c4      	mov	ip, r8
 800706c:	46a1      	mov	r9, r4
 800706e:	2700      	movs	r7, #0
 8007070:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007074:	f8d9 3000 	ldr.w	r3, [r9]
 8007078:	fa1f fb82 	uxth.w	fp, r2
 800707c:	b29b      	uxth	r3, r3
 800707e:	fb0a 330b 	mla	r3, sl, fp, r3
 8007082:	443b      	add	r3, r7
 8007084:	f8d9 7000 	ldr.w	r7, [r9]
 8007088:	0c12      	lsrs	r2, r2, #16
 800708a:	0c3f      	lsrs	r7, r7, #16
 800708c:	fb0a 7202 	mla	r2, sl, r2, r7
 8007090:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007094:	b29b      	uxth	r3, r3
 8007096:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800709a:	4565      	cmp	r5, ip
 800709c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80070a0:	f849 3b04 	str.w	r3, [r9], #4
 80070a4:	d8e4      	bhi.n	8007070 <__multiply+0xa8>
 80070a6:	9b01      	ldr	r3, [sp, #4]
 80070a8:	50e7      	str	r7, [r4, r3]
 80070aa:	9b03      	ldr	r3, [sp, #12]
 80070ac:	3104      	adds	r1, #4
 80070ae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80070b2:	f1b9 0f00 	cmp.w	r9, #0
 80070b6:	d020      	beq.n	80070fa <__multiply+0x132>
 80070b8:	4647      	mov	r7, r8
 80070ba:	46a4      	mov	ip, r4
 80070bc:	f04f 0a00 	mov.w	sl, #0
 80070c0:	6823      	ldr	r3, [r4, #0]
 80070c2:	f8b7 b000 	ldrh.w	fp, [r7]
 80070c6:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	fb09 220b 	mla	r2, r9, fp, r2
 80070d0:	4452      	add	r2, sl
 80070d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80070d6:	f84c 3b04 	str.w	r3, [ip], #4
 80070da:	f857 3b04 	ldr.w	r3, [r7], #4
 80070de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80070e2:	f8bc 3000 	ldrh.w	r3, [ip]
 80070e6:	42bd      	cmp	r5, r7
 80070e8:	fb09 330a 	mla	r3, r9, sl, r3
 80070ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80070f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80070f4:	d8e5      	bhi.n	80070c2 <__multiply+0xfa>
 80070f6:	9a01      	ldr	r2, [sp, #4]
 80070f8:	50a3      	str	r3, [r4, r2]
 80070fa:	3404      	adds	r4, #4
 80070fc:	e79f      	b.n	800703e <__multiply+0x76>
 80070fe:	3e01      	subs	r6, #1
 8007100:	e7a1      	b.n	8007046 <__multiply+0x7e>
 8007102:	bf00      	nop
 8007104:	080094b2 	.word	0x080094b2
 8007108:	080094c3 	.word	0x080094c3

0800710c <__pow5mult>:
 800710c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007110:	4615      	mov	r5, r2
 8007112:	f012 0203 	ands.w	r2, r2, #3
 8007116:	4607      	mov	r7, r0
 8007118:	460e      	mov	r6, r1
 800711a:	d007      	beq.n	800712c <__pow5mult+0x20>
 800711c:	4c25      	ldr	r4, [pc, #148]	@ (80071b4 <__pow5mult+0xa8>)
 800711e:	3a01      	subs	r2, #1
 8007120:	2300      	movs	r3, #0
 8007122:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007126:	f7ff fea7 	bl	8006e78 <__multadd>
 800712a:	4606      	mov	r6, r0
 800712c:	10ad      	asrs	r5, r5, #2
 800712e:	d03d      	beq.n	80071ac <__pow5mult+0xa0>
 8007130:	69fc      	ldr	r4, [r7, #28]
 8007132:	b97c      	cbnz	r4, 8007154 <__pow5mult+0x48>
 8007134:	2010      	movs	r0, #16
 8007136:	f7ff fd87 	bl	8006c48 <malloc>
 800713a:	4602      	mov	r2, r0
 800713c:	61f8      	str	r0, [r7, #28]
 800713e:	b928      	cbnz	r0, 800714c <__pow5mult+0x40>
 8007140:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007144:	4b1c      	ldr	r3, [pc, #112]	@ (80071b8 <__pow5mult+0xac>)
 8007146:	481d      	ldr	r0, [pc, #116]	@ (80071bc <__pow5mult+0xb0>)
 8007148:	f000 fbe6 	bl	8007918 <__assert_func>
 800714c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007150:	6004      	str	r4, [r0, #0]
 8007152:	60c4      	str	r4, [r0, #12]
 8007154:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007158:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800715c:	b94c      	cbnz	r4, 8007172 <__pow5mult+0x66>
 800715e:	f240 2171 	movw	r1, #625	@ 0x271
 8007162:	4638      	mov	r0, r7
 8007164:	f7ff ff1a 	bl	8006f9c <__i2b>
 8007168:	2300      	movs	r3, #0
 800716a:	4604      	mov	r4, r0
 800716c:	f8c8 0008 	str.w	r0, [r8, #8]
 8007170:	6003      	str	r3, [r0, #0]
 8007172:	f04f 0900 	mov.w	r9, #0
 8007176:	07eb      	lsls	r3, r5, #31
 8007178:	d50a      	bpl.n	8007190 <__pow5mult+0x84>
 800717a:	4631      	mov	r1, r6
 800717c:	4622      	mov	r2, r4
 800717e:	4638      	mov	r0, r7
 8007180:	f7ff ff22 	bl	8006fc8 <__multiply>
 8007184:	4680      	mov	r8, r0
 8007186:	4631      	mov	r1, r6
 8007188:	4638      	mov	r0, r7
 800718a:	f7ff fe53 	bl	8006e34 <_Bfree>
 800718e:	4646      	mov	r6, r8
 8007190:	106d      	asrs	r5, r5, #1
 8007192:	d00b      	beq.n	80071ac <__pow5mult+0xa0>
 8007194:	6820      	ldr	r0, [r4, #0]
 8007196:	b938      	cbnz	r0, 80071a8 <__pow5mult+0x9c>
 8007198:	4622      	mov	r2, r4
 800719a:	4621      	mov	r1, r4
 800719c:	4638      	mov	r0, r7
 800719e:	f7ff ff13 	bl	8006fc8 <__multiply>
 80071a2:	6020      	str	r0, [r4, #0]
 80071a4:	f8c0 9000 	str.w	r9, [r0]
 80071a8:	4604      	mov	r4, r0
 80071aa:	e7e4      	b.n	8007176 <__pow5mult+0x6a>
 80071ac:	4630      	mov	r0, r6
 80071ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071b2:	bf00      	nop
 80071b4:	08009574 	.word	0x08009574
 80071b8:	08009443 	.word	0x08009443
 80071bc:	080094c3 	.word	0x080094c3

080071c0 <__lshift>:
 80071c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071c4:	460c      	mov	r4, r1
 80071c6:	4607      	mov	r7, r0
 80071c8:	4691      	mov	r9, r2
 80071ca:	6923      	ldr	r3, [r4, #16]
 80071cc:	6849      	ldr	r1, [r1, #4]
 80071ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80071d2:	68a3      	ldr	r3, [r4, #8]
 80071d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80071d8:	f108 0601 	add.w	r6, r8, #1
 80071dc:	42b3      	cmp	r3, r6
 80071de:	db0b      	blt.n	80071f8 <__lshift+0x38>
 80071e0:	4638      	mov	r0, r7
 80071e2:	f7ff fde7 	bl	8006db4 <_Balloc>
 80071e6:	4605      	mov	r5, r0
 80071e8:	b948      	cbnz	r0, 80071fe <__lshift+0x3e>
 80071ea:	4602      	mov	r2, r0
 80071ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80071f0:	4b27      	ldr	r3, [pc, #156]	@ (8007290 <__lshift+0xd0>)
 80071f2:	4828      	ldr	r0, [pc, #160]	@ (8007294 <__lshift+0xd4>)
 80071f4:	f000 fb90 	bl	8007918 <__assert_func>
 80071f8:	3101      	adds	r1, #1
 80071fa:	005b      	lsls	r3, r3, #1
 80071fc:	e7ee      	b.n	80071dc <__lshift+0x1c>
 80071fe:	2300      	movs	r3, #0
 8007200:	f100 0114 	add.w	r1, r0, #20
 8007204:	f100 0210 	add.w	r2, r0, #16
 8007208:	4618      	mov	r0, r3
 800720a:	4553      	cmp	r3, sl
 800720c:	db33      	blt.n	8007276 <__lshift+0xb6>
 800720e:	6920      	ldr	r0, [r4, #16]
 8007210:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007214:	f104 0314 	add.w	r3, r4, #20
 8007218:	f019 091f 	ands.w	r9, r9, #31
 800721c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007220:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007224:	d02b      	beq.n	800727e <__lshift+0xbe>
 8007226:	468a      	mov	sl, r1
 8007228:	2200      	movs	r2, #0
 800722a:	f1c9 0e20 	rsb	lr, r9, #32
 800722e:	6818      	ldr	r0, [r3, #0]
 8007230:	fa00 f009 	lsl.w	r0, r0, r9
 8007234:	4310      	orrs	r0, r2
 8007236:	f84a 0b04 	str.w	r0, [sl], #4
 800723a:	f853 2b04 	ldr.w	r2, [r3], #4
 800723e:	459c      	cmp	ip, r3
 8007240:	fa22 f20e 	lsr.w	r2, r2, lr
 8007244:	d8f3      	bhi.n	800722e <__lshift+0x6e>
 8007246:	ebac 0304 	sub.w	r3, ip, r4
 800724a:	3b15      	subs	r3, #21
 800724c:	f023 0303 	bic.w	r3, r3, #3
 8007250:	3304      	adds	r3, #4
 8007252:	f104 0015 	add.w	r0, r4, #21
 8007256:	4560      	cmp	r0, ip
 8007258:	bf88      	it	hi
 800725a:	2304      	movhi	r3, #4
 800725c:	50ca      	str	r2, [r1, r3]
 800725e:	b10a      	cbz	r2, 8007264 <__lshift+0xa4>
 8007260:	f108 0602 	add.w	r6, r8, #2
 8007264:	3e01      	subs	r6, #1
 8007266:	4638      	mov	r0, r7
 8007268:	4621      	mov	r1, r4
 800726a:	612e      	str	r6, [r5, #16]
 800726c:	f7ff fde2 	bl	8006e34 <_Bfree>
 8007270:	4628      	mov	r0, r5
 8007272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007276:	f842 0f04 	str.w	r0, [r2, #4]!
 800727a:	3301      	adds	r3, #1
 800727c:	e7c5      	b.n	800720a <__lshift+0x4a>
 800727e:	3904      	subs	r1, #4
 8007280:	f853 2b04 	ldr.w	r2, [r3], #4
 8007284:	459c      	cmp	ip, r3
 8007286:	f841 2f04 	str.w	r2, [r1, #4]!
 800728a:	d8f9      	bhi.n	8007280 <__lshift+0xc0>
 800728c:	e7ea      	b.n	8007264 <__lshift+0xa4>
 800728e:	bf00      	nop
 8007290:	080094b2 	.word	0x080094b2
 8007294:	080094c3 	.word	0x080094c3

08007298 <__mcmp>:
 8007298:	4603      	mov	r3, r0
 800729a:	690a      	ldr	r2, [r1, #16]
 800729c:	6900      	ldr	r0, [r0, #16]
 800729e:	b530      	push	{r4, r5, lr}
 80072a0:	1a80      	subs	r0, r0, r2
 80072a2:	d10e      	bne.n	80072c2 <__mcmp+0x2a>
 80072a4:	3314      	adds	r3, #20
 80072a6:	3114      	adds	r1, #20
 80072a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80072ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80072b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80072b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80072b8:	4295      	cmp	r5, r2
 80072ba:	d003      	beq.n	80072c4 <__mcmp+0x2c>
 80072bc:	d205      	bcs.n	80072ca <__mcmp+0x32>
 80072be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072c2:	bd30      	pop	{r4, r5, pc}
 80072c4:	42a3      	cmp	r3, r4
 80072c6:	d3f3      	bcc.n	80072b0 <__mcmp+0x18>
 80072c8:	e7fb      	b.n	80072c2 <__mcmp+0x2a>
 80072ca:	2001      	movs	r0, #1
 80072cc:	e7f9      	b.n	80072c2 <__mcmp+0x2a>
	...

080072d0 <__mdiff>:
 80072d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072d4:	4689      	mov	r9, r1
 80072d6:	4606      	mov	r6, r0
 80072d8:	4611      	mov	r1, r2
 80072da:	4648      	mov	r0, r9
 80072dc:	4614      	mov	r4, r2
 80072de:	f7ff ffdb 	bl	8007298 <__mcmp>
 80072e2:	1e05      	subs	r5, r0, #0
 80072e4:	d112      	bne.n	800730c <__mdiff+0x3c>
 80072e6:	4629      	mov	r1, r5
 80072e8:	4630      	mov	r0, r6
 80072ea:	f7ff fd63 	bl	8006db4 <_Balloc>
 80072ee:	4602      	mov	r2, r0
 80072f0:	b928      	cbnz	r0, 80072fe <__mdiff+0x2e>
 80072f2:	f240 2137 	movw	r1, #567	@ 0x237
 80072f6:	4b3e      	ldr	r3, [pc, #248]	@ (80073f0 <__mdiff+0x120>)
 80072f8:	483e      	ldr	r0, [pc, #248]	@ (80073f4 <__mdiff+0x124>)
 80072fa:	f000 fb0d 	bl	8007918 <__assert_func>
 80072fe:	2301      	movs	r3, #1
 8007300:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007304:	4610      	mov	r0, r2
 8007306:	b003      	add	sp, #12
 8007308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800730c:	bfbc      	itt	lt
 800730e:	464b      	movlt	r3, r9
 8007310:	46a1      	movlt	r9, r4
 8007312:	4630      	mov	r0, r6
 8007314:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007318:	bfba      	itte	lt
 800731a:	461c      	movlt	r4, r3
 800731c:	2501      	movlt	r5, #1
 800731e:	2500      	movge	r5, #0
 8007320:	f7ff fd48 	bl	8006db4 <_Balloc>
 8007324:	4602      	mov	r2, r0
 8007326:	b918      	cbnz	r0, 8007330 <__mdiff+0x60>
 8007328:	f240 2145 	movw	r1, #581	@ 0x245
 800732c:	4b30      	ldr	r3, [pc, #192]	@ (80073f0 <__mdiff+0x120>)
 800732e:	e7e3      	b.n	80072f8 <__mdiff+0x28>
 8007330:	f100 0b14 	add.w	fp, r0, #20
 8007334:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007338:	f109 0310 	add.w	r3, r9, #16
 800733c:	60c5      	str	r5, [r0, #12]
 800733e:	f04f 0c00 	mov.w	ip, #0
 8007342:	f109 0514 	add.w	r5, r9, #20
 8007346:	46d9      	mov	r9, fp
 8007348:	6926      	ldr	r6, [r4, #16]
 800734a:	f104 0e14 	add.w	lr, r4, #20
 800734e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007352:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007356:	9301      	str	r3, [sp, #4]
 8007358:	9b01      	ldr	r3, [sp, #4]
 800735a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800735e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007362:	b281      	uxth	r1, r0
 8007364:	9301      	str	r3, [sp, #4]
 8007366:	fa1f f38a 	uxth.w	r3, sl
 800736a:	1a5b      	subs	r3, r3, r1
 800736c:	0c00      	lsrs	r0, r0, #16
 800736e:	4463      	add	r3, ip
 8007370:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007374:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007378:	b29b      	uxth	r3, r3
 800737a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800737e:	4576      	cmp	r6, lr
 8007380:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007384:	f849 3b04 	str.w	r3, [r9], #4
 8007388:	d8e6      	bhi.n	8007358 <__mdiff+0x88>
 800738a:	1b33      	subs	r3, r6, r4
 800738c:	3b15      	subs	r3, #21
 800738e:	f023 0303 	bic.w	r3, r3, #3
 8007392:	3415      	adds	r4, #21
 8007394:	3304      	adds	r3, #4
 8007396:	42a6      	cmp	r6, r4
 8007398:	bf38      	it	cc
 800739a:	2304      	movcc	r3, #4
 800739c:	441d      	add	r5, r3
 800739e:	445b      	add	r3, fp
 80073a0:	461e      	mov	r6, r3
 80073a2:	462c      	mov	r4, r5
 80073a4:	4544      	cmp	r4, r8
 80073a6:	d30e      	bcc.n	80073c6 <__mdiff+0xf6>
 80073a8:	f108 0103 	add.w	r1, r8, #3
 80073ac:	1b49      	subs	r1, r1, r5
 80073ae:	f021 0103 	bic.w	r1, r1, #3
 80073b2:	3d03      	subs	r5, #3
 80073b4:	45a8      	cmp	r8, r5
 80073b6:	bf38      	it	cc
 80073b8:	2100      	movcc	r1, #0
 80073ba:	440b      	add	r3, r1
 80073bc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80073c0:	b199      	cbz	r1, 80073ea <__mdiff+0x11a>
 80073c2:	6117      	str	r7, [r2, #16]
 80073c4:	e79e      	b.n	8007304 <__mdiff+0x34>
 80073c6:	46e6      	mov	lr, ip
 80073c8:	f854 1b04 	ldr.w	r1, [r4], #4
 80073cc:	fa1f fc81 	uxth.w	ip, r1
 80073d0:	44f4      	add	ip, lr
 80073d2:	0c08      	lsrs	r0, r1, #16
 80073d4:	4471      	add	r1, lr
 80073d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80073da:	b289      	uxth	r1, r1
 80073dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80073e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80073e4:	f846 1b04 	str.w	r1, [r6], #4
 80073e8:	e7dc      	b.n	80073a4 <__mdiff+0xd4>
 80073ea:	3f01      	subs	r7, #1
 80073ec:	e7e6      	b.n	80073bc <__mdiff+0xec>
 80073ee:	bf00      	nop
 80073f0:	080094b2 	.word	0x080094b2
 80073f4:	080094c3 	.word	0x080094c3

080073f8 <__d2b>:
 80073f8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80073fc:	2101      	movs	r1, #1
 80073fe:	4690      	mov	r8, r2
 8007400:	4699      	mov	r9, r3
 8007402:	9e08      	ldr	r6, [sp, #32]
 8007404:	f7ff fcd6 	bl	8006db4 <_Balloc>
 8007408:	4604      	mov	r4, r0
 800740a:	b930      	cbnz	r0, 800741a <__d2b+0x22>
 800740c:	4602      	mov	r2, r0
 800740e:	f240 310f 	movw	r1, #783	@ 0x30f
 8007412:	4b23      	ldr	r3, [pc, #140]	@ (80074a0 <__d2b+0xa8>)
 8007414:	4823      	ldr	r0, [pc, #140]	@ (80074a4 <__d2b+0xac>)
 8007416:	f000 fa7f 	bl	8007918 <__assert_func>
 800741a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800741e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007422:	b10d      	cbz	r5, 8007428 <__d2b+0x30>
 8007424:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007428:	9301      	str	r3, [sp, #4]
 800742a:	f1b8 0300 	subs.w	r3, r8, #0
 800742e:	d024      	beq.n	800747a <__d2b+0x82>
 8007430:	4668      	mov	r0, sp
 8007432:	9300      	str	r3, [sp, #0]
 8007434:	f7ff fd85 	bl	8006f42 <__lo0bits>
 8007438:	e9dd 1200 	ldrd	r1, r2, [sp]
 800743c:	b1d8      	cbz	r0, 8007476 <__d2b+0x7e>
 800743e:	f1c0 0320 	rsb	r3, r0, #32
 8007442:	fa02 f303 	lsl.w	r3, r2, r3
 8007446:	430b      	orrs	r3, r1
 8007448:	40c2      	lsrs	r2, r0
 800744a:	6163      	str	r3, [r4, #20]
 800744c:	9201      	str	r2, [sp, #4]
 800744e:	9b01      	ldr	r3, [sp, #4]
 8007450:	2b00      	cmp	r3, #0
 8007452:	bf0c      	ite	eq
 8007454:	2201      	moveq	r2, #1
 8007456:	2202      	movne	r2, #2
 8007458:	61a3      	str	r3, [r4, #24]
 800745a:	6122      	str	r2, [r4, #16]
 800745c:	b1ad      	cbz	r5, 800748a <__d2b+0x92>
 800745e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007462:	4405      	add	r5, r0
 8007464:	6035      	str	r5, [r6, #0]
 8007466:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800746a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800746c:	6018      	str	r0, [r3, #0]
 800746e:	4620      	mov	r0, r4
 8007470:	b002      	add	sp, #8
 8007472:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007476:	6161      	str	r1, [r4, #20]
 8007478:	e7e9      	b.n	800744e <__d2b+0x56>
 800747a:	a801      	add	r0, sp, #4
 800747c:	f7ff fd61 	bl	8006f42 <__lo0bits>
 8007480:	9b01      	ldr	r3, [sp, #4]
 8007482:	2201      	movs	r2, #1
 8007484:	6163      	str	r3, [r4, #20]
 8007486:	3020      	adds	r0, #32
 8007488:	e7e7      	b.n	800745a <__d2b+0x62>
 800748a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800748e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007492:	6030      	str	r0, [r6, #0]
 8007494:	6918      	ldr	r0, [r3, #16]
 8007496:	f7ff fd35 	bl	8006f04 <__hi0bits>
 800749a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800749e:	e7e4      	b.n	800746a <__d2b+0x72>
 80074a0:	080094b2 	.word	0x080094b2
 80074a4:	080094c3 	.word	0x080094c3

080074a8 <__ssputs_r>:
 80074a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074ac:	461f      	mov	r7, r3
 80074ae:	688e      	ldr	r6, [r1, #8]
 80074b0:	4682      	mov	sl, r0
 80074b2:	42be      	cmp	r6, r7
 80074b4:	460c      	mov	r4, r1
 80074b6:	4690      	mov	r8, r2
 80074b8:	680b      	ldr	r3, [r1, #0]
 80074ba:	d82d      	bhi.n	8007518 <__ssputs_r+0x70>
 80074bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80074c4:	d026      	beq.n	8007514 <__ssputs_r+0x6c>
 80074c6:	6965      	ldr	r5, [r4, #20]
 80074c8:	6909      	ldr	r1, [r1, #16]
 80074ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074ce:	eba3 0901 	sub.w	r9, r3, r1
 80074d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80074d6:	1c7b      	adds	r3, r7, #1
 80074d8:	444b      	add	r3, r9
 80074da:	106d      	asrs	r5, r5, #1
 80074dc:	429d      	cmp	r5, r3
 80074de:	bf38      	it	cc
 80074e0:	461d      	movcc	r5, r3
 80074e2:	0553      	lsls	r3, r2, #21
 80074e4:	d527      	bpl.n	8007536 <__ssputs_r+0x8e>
 80074e6:	4629      	mov	r1, r5
 80074e8:	f7ff fbd8 	bl	8006c9c <_malloc_r>
 80074ec:	4606      	mov	r6, r0
 80074ee:	b360      	cbz	r0, 800754a <__ssputs_r+0xa2>
 80074f0:	464a      	mov	r2, r9
 80074f2:	6921      	ldr	r1, [r4, #16]
 80074f4:	f000 fa02 	bl	80078fc <memcpy>
 80074f8:	89a3      	ldrh	r3, [r4, #12]
 80074fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80074fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007502:	81a3      	strh	r3, [r4, #12]
 8007504:	6126      	str	r6, [r4, #16]
 8007506:	444e      	add	r6, r9
 8007508:	6026      	str	r6, [r4, #0]
 800750a:	463e      	mov	r6, r7
 800750c:	6165      	str	r5, [r4, #20]
 800750e:	eba5 0509 	sub.w	r5, r5, r9
 8007512:	60a5      	str	r5, [r4, #8]
 8007514:	42be      	cmp	r6, r7
 8007516:	d900      	bls.n	800751a <__ssputs_r+0x72>
 8007518:	463e      	mov	r6, r7
 800751a:	4632      	mov	r2, r6
 800751c:	4641      	mov	r1, r8
 800751e:	6820      	ldr	r0, [r4, #0]
 8007520:	f000 f9c2 	bl	80078a8 <memmove>
 8007524:	2000      	movs	r0, #0
 8007526:	68a3      	ldr	r3, [r4, #8]
 8007528:	1b9b      	subs	r3, r3, r6
 800752a:	60a3      	str	r3, [r4, #8]
 800752c:	6823      	ldr	r3, [r4, #0]
 800752e:	4433      	add	r3, r6
 8007530:	6023      	str	r3, [r4, #0]
 8007532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007536:	462a      	mov	r2, r5
 8007538:	f000 fa32 	bl	80079a0 <_realloc_r>
 800753c:	4606      	mov	r6, r0
 800753e:	2800      	cmp	r0, #0
 8007540:	d1e0      	bne.n	8007504 <__ssputs_r+0x5c>
 8007542:	4650      	mov	r0, sl
 8007544:	6921      	ldr	r1, [r4, #16]
 8007546:	f7ff fb37 	bl	8006bb8 <_free_r>
 800754a:	230c      	movs	r3, #12
 800754c:	f8ca 3000 	str.w	r3, [sl]
 8007550:	89a3      	ldrh	r3, [r4, #12]
 8007552:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007556:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800755a:	81a3      	strh	r3, [r4, #12]
 800755c:	e7e9      	b.n	8007532 <__ssputs_r+0x8a>
	...

08007560 <_svfiprintf_r>:
 8007560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007564:	4698      	mov	r8, r3
 8007566:	898b      	ldrh	r3, [r1, #12]
 8007568:	4607      	mov	r7, r0
 800756a:	061b      	lsls	r3, r3, #24
 800756c:	460d      	mov	r5, r1
 800756e:	4614      	mov	r4, r2
 8007570:	b09d      	sub	sp, #116	@ 0x74
 8007572:	d510      	bpl.n	8007596 <_svfiprintf_r+0x36>
 8007574:	690b      	ldr	r3, [r1, #16]
 8007576:	b973      	cbnz	r3, 8007596 <_svfiprintf_r+0x36>
 8007578:	2140      	movs	r1, #64	@ 0x40
 800757a:	f7ff fb8f 	bl	8006c9c <_malloc_r>
 800757e:	6028      	str	r0, [r5, #0]
 8007580:	6128      	str	r0, [r5, #16]
 8007582:	b930      	cbnz	r0, 8007592 <_svfiprintf_r+0x32>
 8007584:	230c      	movs	r3, #12
 8007586:	603b      	str	r3, [r7, #0]
 8007588:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800758c:	b01d      	add	sp, #116	@ 0x74
 800758e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007592:	2340      	movs	r3, #64	@ 0x40
 8007594:	616b      	str	r3, [r5, #20]
 8007596:	2300      	movs	r3, #0
 8007598:	9309      	str	r3, [sp, #36]	@ 0x24
 800759a:	2320      	movs	r3, #32
 800759c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075a0:	2330      	movs	r3, #48	@ 0x30
 80075a2:	f04f 0901 	mov.w	r9, #1
 80075a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80075aa:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007744 <_svfiprintf_r+0x1e4>
 80075ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80075b2:	4623      	mov	r3, r4
 80075b4:	469a      	mov	sl, r3
 80075b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075ba:	b10a      	cbz	r2, 80075c0 <_svfiprintf_r+0x60>
 80075bc:	2a25      	cmp	r2, #37	@ 0x25
 80075be:	d1f9      	bne.n	80075b4 <_svfiprintf_r+0x54>
 80075c0:	ebba 0b04 	subs.w	fp, sl, r4
 80075c4:	d00b      	beq.n	80075de <_svfiprintf_r+0x7e>
 80075c6:	465b      	mov	r3, fp
 80075c8:	4622      	mov	r2, r4
 80075ca:	4629      	mov	r1, r5
 80075cc:	4638      	mov	r0, r7
 80075ce:	f7ff ff6b 	bl	80074a8 <__ssputs_r>
 80075d2:	3001      	adds	r0, #1
 80075d4:	f000 80a7 	beq.w	8007726 <_svfiprintf_r+0x1c6>
 80075d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075da:	445a      	add	r2, fp
 80075dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80075de:	f89a 3000 	ldrb.w	r3, [sl]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	f000 809f 	beq.w	8007726 <_svfiprintf_r+0x1c6>
 80075e8:	2300      	movs	r3, #0
 80075ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80075ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075f2:	f10a 0a01 	add.w	sl, sl, #1
 80075f6:	9304      	str	r3, [sp, #16]
 80075f8:	9307      	str	r3, [sp, #28]
 80075fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80075fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8007600:	4654      	mov	r4, sl
 8007602:	2205      	movs	r2, #5
 8007604:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007608:	484e      	ldr	r0, [pc, #312]	@ (8007744 <_svfiprintf_r+0x1e4>)
 800760a:	f7fe fc68 	bl	8005ede <memchr>
 800760e:	9a04      	ldr	r2, [sp, #16]
 8007610:	b9d8      	cbnz	r0, 800764a <_svfiprintf_r+0xea>
 8007612:	06d0      	lsls	r0, r2, #27
 8007614:	bf44      	itt	mi
 8007616:	2320      	movmi	r3, #32
 8007618:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800761c:	0711      	lsls	r1, r2, #28
 800761e:	bf44      	itt	mi
 8007620:	232b      	movmi	r3, #43	@ 0x2b
 8007622:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007626:	f89a 3000 	ldrb.w	r3, [sl]
 800762a:	2b2a      	cmp	r3, #42	@ 0x2a
 800762c:	d015      	beq.n	800765a <_svfiprintf_r+0xfa>
 800762e:	4654      	mov	r4, sl
 8007630:	2000      	movs	r0, #0
 8007632:	f04f 0c0a 	mov.w	ip, #10
 8007636:	9a07      	ldr	r2, [sp, #28]
 8007638:	4621      	mov	r1, r4
 800763a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800763e:	3b30      	subs	r3, #48	@ 0x30
 8007640:	2b09      	cmp	r3, #9
 8007642:	d94b      	bls.n	80076dc <_svfiprintf_r+0x17c>
 8007644:	b1b0      	cbz	r0, 8007674 <_svfiprintf_r+0x114>
 8007646:	9207      	str	r2, [sp, #28]
 8007648:	e014      	b.n	8007674 <_svfiprintf_r+0x114>
 800764a:	eba0 0308 	sub.w	r3, r0, r8
 800764e:	fa09 f303 	lsl.w	r3, r9, r3
 8007652:	4313      	orrs	r3, r2
 8007654:	46a2      	mov	sl, r4
 8007656:	9304      	str	r3, [sp, #16]
 8007658:	e7d2      	b.n	8007600 <_svfiprintf_r+0xa0>
 800765a:	9b03      	ldr	r3, [sp, #12]
 800765c:	1d19      	adds	r1, r3, #4
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	9103      	str	r1, [sp, #12]
 8007662:	2b00      	cmp	r3, #0
 8007664:	bfbb      	ittet	lt
 8007666:	425b      	neglt	r3, r3
 8007668:	f042 0202 	orrlt.w	r2, r2, #2
 800766c:	9307      	strge	r3, [sp, #28]
 800766e:	9307      	strlt	r3, [sp, #28]
 8007670:	bfb8      	it	lt
 8007672:	9204      	strlt	r2, [sp, #16]
 8007674:	7823      	ldrb	r3, [r4, #0]
 8007676:	2b2e      	cmp	r3, #46	@ 0x2e
 8007678:	d10a      	bne.n	8007690 <_svfiprintf_r+0x130>
 800767a:	7863      	ldrb	r3, [r4, #1]
 800767c:	2b2a      	cmp	r3, #42	@ 0x2a
 800767e:	d132      	bne.n	80076e6 <_svfiprintf_r+0x186>
 8007680:	9b03      	ldr	r3, [sp, #12]
 8007682:	3402      	adds	r4, #2
 8007684:	1d1a      	adds	r2, r3, #4
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	9203      	str	r2, [sp, #12]
 800768a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800768e:	9305      	str	r3, [sp, #20]
 8007690:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007748 <_svfiprintf_r+0x1e8>
 8007694:	2203      	movs	r2, #3
 8007696:	4650      	mov	r0, sl
 8007698:	7821      	ldrb	r1, [r4, #0]
 800769a:	f7fe fc20 	bl	8005ede <memchr>
 800769e:	b138      	cbz	r0, 80076b0 <_svfiprintf_r+0x150>
 80076a0:	2240      	movs	r2, #64	@ 0x40
 80076a2:	9b04      	ldr	r3, [sp, #16]
 80076a4:	eba0 000a 	sub.w	r0, r0, sl
 80076a8:	4082      	lsls	r2, r0
 80076aa:	4313      	orrs	r3, r2
 80076ac:	3401      	adds	r4, #1
 80076ae:	9304      	str	r3, [sp, #16]
 80076b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076b4:	2206      	movs	r2, #6
 80076b6:	4825      	ldr	r0, [pc, #148]	@ (800774c <_svfiprintf_r+0x1ec>)
 80076b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80076bc:	f7fe fc0f 	bl	8005ede <memchr>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	d036      	beq.n	8007732 <_svfiprintf_r+0x1d2>
 80076c4:	4b22      	ldr	r3, [pc, #136]	@ (8007750 <_svfiprintf_r+0x1f0>)
 80076c6:	bb1b      	cbnz	r3, 8007710 <_svfiprintf_r+0x1b0>
 80076c8:	9b03      	ldr	r3, [sp, #12]
 80076ca:	3307      	adds	r3, #7
 80076cc:	f023 0307 	bic.w	r3, r3, #7
 80076d0:	3308      	adds	r3, #8
 80076d2:	9303      	str	r3, [sp, #12]
 80076d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076d6:	4433      	add	r3, r6
 80076d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80076da:	e76a      	b.n	80075b2 <_svfiprintf_r+0x52>
 80076dc:	460c      	mov	r4, r1
 80076de:	2001      	movs	r0, #1
 80076e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80076e4:	e7a8      	b.n	8007638 <_svfiprintf_r+0xd8>
 80076e6:	2300      	movs	r3, #0
 80076e8:	f04f 0c0a 	mov.w	ip, #10
 80076ec:	4619      	mov	r1, r3
 80076ee:	3401      	adds	r4, #1
 80076f0:	9305      	str	r3, [sp, #20]
 80076f2:	4620      	mov	r0, r4
 80076f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076f8:	3a30      	subs	r2, #48	@ 0x30
 80076fa:	2a09      	cmp	r2, #9
 80076fc:	d903      	bls.n	8007706 <_svfiprintf_r+0x1a6>
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d0c6      	beq.n	8007690 <_svfiprintf_r+0x130>
 8007702:	9105      	str	r1, [sp, #20]
 8007704:	e7c4      	b.n	8007690 <_svfiprintf_r+0x130>
 8007706:	4604      	mov	r4, r0
 8007708:	2301      	movs	r3, #1
 800770a:	fb0c 2101 	mla	r1, ip, r1, r2
 800770e:	e7f0      	b.n	80076f2 <_svfiprintf_r+0x192>
 8007710:	ab03      	add	r3, sp, #12
 8007712:	9300      	str	r3, [sp, #0]
 8007714:	462a      	mov	r2, r5
 8007716:	4638      	mov	r0, r7
 8007718:	4b0e      	ldr	r3, [pc, #56]	@ (8007754 <_svfiprintf_r+0x1f4>)
 800771a:	a904      	add	r1, sp, #16
 800771c:	f7fd fe7c 	bl	8005418 <_printf_float>
 8007720:	1c42      	adds	r2, r0, #1
 8007722:	4606      	mov	r6, r0
 8007724:	d1d6      	bne.n	80076d4 <_svfiprintf_r+0x174>
 8007726:	89ab      	ldrh	r3, [r5, #12]
 8007728:	065b      	lsls	r3, r3, #25
 800772a:	f53f af2d 	bmi.w	8007588 <_svfiprintf_r+0x28>
 800772e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007730:	e72c      	b.n	800758c <_svfiprintf_r+0x2c>
 8007732:	ab03      	add	r3, sp, #12
 8007734:	9300      	str	r3, [sp, #0]
 8007736:	462a      	mov	r2, r5
 8007738:	4638      	mov	r0, r7
 800773a:	4b06      	ldr	r3, [pc, #24]	@ (8007754 <_svfiprintf_r+0x1f4>)
 800773c:	a904      	add	r1, sp, #16
 800773e:	f7fe f909 	bl	8005954 <_printf_i>
 8007742:	e7ed      	b.n	8007720 <_svfiprintf_r+0x1c0>
 8007744:	0800951c 	.word	0x0800951c
 8007748:	08009522 	.word	0x08009522
 800774c:	08009526 	.word	0x08009526
 8007750:	08005419 	.word	0x08005419
 8007754:	080074a9 	.word	0x080074a9

08007758 <__sflush_r>:
 8007758:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800775c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800775e:	0716      	lsls	r6, r2, #28
 8007760:	4605      	mov	r5, r0
 8007762:	460c      	mov	r4, r1
 8007764:	d454      	bmi.n	8007810 <__sflush_r+0xb8>
 8007766:	684b      	ldr	r3, [r1, #4]
 8007768:	2b00      	cmp	r3, #0
 800776a:	dc02      	bgt.n	8007772 <__sflush_r+0x1a>
 800776c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800776e:	2b00      	cmp	r3, #0
 8007770:	dd48      	ble.n	8007804 <__sflush_r+0xac>
 8007772:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007774:	2e00      	cmp	r6, #0
 8007776:	d045      	beq.n	8007804 <__sflush_r+0xac>
 8007778:	2300      	movs	r3, #0
 800777a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800777e:	682f      	ldr	r7, [r5, #0]
 8007780:	6a21      	ldr	r1, [r4, #32]
 8007782:	602b      	str	r3, [r5, #0]
 8007784:	d030      	beq.n	80077e8 <__sflush_r+0x90>
 8007786:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007788:	89a3      	ldrh	r3, [r4, #12]
 800778a:	0759      	lsls	r1, r3, #29
 800778c:	d505      	bpl.n	800779a <__sflush_r+0x42>
 800778e:	6863      	ldr	r3, [r4, #4]
 8007790:	1ad2      	subs	r2, r2, r3
 8007792:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007794:	b10b      	cbz	r3, 800779a <__sflush_r+0x42>
 8007796:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007798:	1ad2      	subs	r2, r2, r3
 800779a:	2300      	movs	r3, #0
 800779c:	4628      	mov	r0, r5
 800779e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077a0:	6a21      	ldr	r1, [r4, #32]
 80077a2:	47b0      	blx	r6
 80077a4:	1c43      	adds	r3, r0, #1
 80077a6:	89a3      	ldrh	r3, [r4, #12]
 80077a8:	d106      	bne.n	80077b8 <__sflush_r+0x60>
 80077aa:	6829      	ldr	r1, [r5, #0]
 80077ac:	291d      	cmp	r1, #29
 80077ae:	d82b      	bhi.n	8007808 <__sflush_r+0xb0>
 80077b0:	4a28      	ldr	r2, [pc, #160]	@ (8007854 <__sflush_r+0xfc>)
 80077b2:	40ca      	lsrs	r2, r1
 80077b4:	07d6      	lsls	r6, r2, #31
 80077b6:	d527      	bpl.n	8007808 <__sflush_r+0xb0>
 80077b8:	2200      	movs	r2, #0
 80077ba:	6062      	str	r2, [r4, #4]
 80077bc:	6922      	ldr	r2, [r4, #16]
 80077be:	04d9      	lsls	r1, r3, #19
 80077c0:	6022      	str	r2, [r4, #0]
 80077c2:	d504      	bpl.n	80077ce <__sflush_r+0x76>
 80077c4:	1c42      	adds	r2, r0, #1
 80077c6:	d101      	bne.n	80077cc <__sflush_r+0x74>
 80077c8:	682b      	ldr	r3, [r5, #0]
 80077ca:	b903      	cbnz	r3, 80077ce <__sflush_r+0x76>
 80077cc:	6560      	str	r0, [r4, #84]	@ 0x54
 80077ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80077d0:	602f      	str	r7, [r5, #0]
 80077d2:	b1b9      	cbz	r1, 8007804 <__sflush_r+0xac>
 80077d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80077d8:	4299      	cmp	r1, r3
 80077da:	d002      	beq.n	80077e2 <__sflush_r+0x8a>
 80077dc:	4628      	mov	r0, r5
 80077de:	f7ff f9eb 	bl	8006bb8 <_free_r>
 80077e2:	2300      	movs	r3, #0
 80077e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80077e6:	e00d      	b.n	8007804 <__sflush_r+0xac>
 80077e8:	2301      	movs	r3, #1
 80077ea:	4628      	mov	r0, r5
 80077ec:	47b0      	blx	r6
 80077ee:	4602      	mov	r2, r0
 80077f0:	1c50      	adds	r0, r2, #1
 80077f2:	d1c9      	bne.n	8007788 <__sflush_r+0x30>
 80077f4:	682b      	ldr	r3, [r5, #0]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d0c6      	beq.n	8007788 <__sflush_r+0x30>
 80077fa:	2b1d      	cmp	r3, #29
 80077fc:	d001      	beq.n	8007802 <__sflush_r+0xaa>
 80077fe:	2b16      	cmp	r3, #22
 8007800:	d11d      	bne.n	800783e <__sflush_r+0xe6>
 8007802:	602f      	str	r7, [r5, #0]
 8007804:	2000      	movs	r0, #0
 8007806:	e021      	b.n	800784c <__sflush_r+0xf4>
 8007808:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800780c:	b21b      	sxth	r3, r3
 800780e:	e01a      	b.n	8007846 <__sflush_r+0xee>
 8007810:	690f      	ldr	r7, [r1, #16]
 8007812:	2f00      	cmp	r7, #0
 8007814:	d0f6      	beq.n	8007804 <__sflush_r+0xac>
 8007816:	0793      	lsls	r3, r2, #30
 8007818:	bf18      	it	ne
 800781a:	2300      	movne	r3, #0
 800781c:	680e      	ldr	r6, [r1, #0]
 800781e:	bf08      	it	eq
 8007820:	694b      	ldreq	r3, [r1, #20]
 8007822:	1bf6      	subs	r6, r6, r7
 8007824:	600f      	str	r7, [r1, #0]
 8007826:	608b      	str	r3, [r1, #8]
 8007828:	2e00      	cmp	r6, #0
 800782a:	ddeb      	ble.n	8007804 <__sflush_r+0xac>
 800782c:	4633      	mov	r3, r6
 800782e:	463a      	mov	r2, r7
 8007830:	4628      	mov	r0, r5
 8007832:	6a21      	ldr	r1, [r4, #32]
 8007834:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007838:	47e0      	blx	ip
 800783a:	2800      	cmp	r0, #0
 800783c:	dc07      	bgt.n	800784e <__sflush_r+0xf6>
 800783e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007842:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007846:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800784a:	81a3      	strh	r3, [r4, #12]
 800784c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800784e:	4407      	add	r7, r0
 8007850:	1a36      	subs	r6, r6, r0
 8007852:	e7e9      	b.n	8007828 <__sflush_r+0xd0>
 8007854:	20400001 	.word	0x20400001

08007858 <_fflush_r>:
 8007858:	b538      	push	{r3, r4, r5, lr}
 800785a:	690b      	ldr	r3, [r1, #16]
 800785c:	4605      	mov	r5, r0
 800785e:	460c      	mov	r4, r1
 8007860:	b913      	cbnz	r3, 8007868 <_fflush_r+0x10>
 8007862:	2500      	movs	r5, #0
 8007864:	4628      	mov	r0, r5
 8007866:	bd38      	pop	{r3, r4, r5, pc}
 8007868:	b118      	cbz	r0, 8007872 <_fflush_r+0x1a>
 800786a:	6a03      	ldr	r3, [r0, #32]
 800786c:	b90b      	cbnz	r3, 8007872 <_fflush_r+0x1a>
 800786e:	f7fe fa1b 	bl	8005ca8 <__sinit>
 8007872:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d0f3      	beq.n	8007862 <_fflush_r+0xa>
 800787a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800787c:	07d0      	lsls	r0, r2, #31
 800787e:	d404      	bmi.n	800788a <_fflush_r+0x32>
 8007880:	0599      	lsls	r1, r3, #22
 8007882:	d402      	bmi.n	800788a <_fflush_r+0x32>
 8007884:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007886:	f7fe fb28 	bl	8005eda <__retarget_lock_acquire_recursive>
 800788a:	4628      	mov	r0, r5
 800788c:	4621      	mov	r1, r4
 800788e:	f7ff ff63 	bl	8007758 <__sflush_r>
 8007892:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007894:	4605      	mov	r5, r0
 8007896:	07da      	lsls	r2, r3, #31
 8007898:	d4e4      	bmi.n	8007864 <_fflush_r+0xc>
 800789a:	89a3      	ldrh	r3, [r4, #12]
 800789c:	059b      	lsls	r3, r3, #22
 800789e:	d4e1      	bmi.n	8007864 <_fflush_r+0xc>
 80078a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078a2:	f7fe fb1b 	bl	8005edc <__retarget_lock_release_recursive>
 80078a6:	e7dd      	b.n	8007864 <_fflush_r+0xc>

080078a8 <memmove>:
 80078a8:	4288      	cmp	r0, r1
 80078aa:	b510      	push	{r4, lr}
 80078ac:	eb01 0402 	add.w	r4, r1, r2
 80078b0:	d902      	bls.n	80078b8 <memmove+0x10>
 80078b2:	4284      	cmp	r4, r0
 80078b4:	4623      	mov	r3, r4
 80078b6:	d807      	bhi.n	80078c8 <memmove+0x20>
 80078b8:	1e43      	subs	r3, r0, #1
 80078ba:	42a1      	cmp	r1, r4
 80078bc:	d008      	beq.n	80078d0 <memmove+0x28>
 80078be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80078c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80078c6:	e7f8      	b.n	80078ba <memmove+0x12>
 80078c8:	4601      	mov	r1, r0
 80078ca:	4402      	add	r2, r0
 80078cc:	428a      	cmp	r2, r1
 80078ce:	d100      	bne.n	80078d2 <memmove+0x2a>
 80078d0:	bd10      	pop	{r4, pc}
 80078d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80078d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80078da:	e7f7      	b.n	80078cc <memmove+0x24>

080078dc <_sbrk_r>:
 80078dc:	b538      	push	{r3, r4, r5, lr}
 80078de:	2300      	movs	r3, #0
 80078e0:	4d05      	ldr	r5, [pc, #20]	@ (80078f8 <_sbrk_r+0x1c>)
 80078e2:	4604      	mov	r4, r0
 80078e4:	4608      	mov	r0, r1
 80078e6:	602b      	str	r3, [r5, #0]
 80078e8:	f7fa fba0 	bl	800202c <_sbrk>
 80078ec:	1c43      	adds	r3, r0, #1
 80078ee:	d102      	bne.n	80078f6 <_sbrk_r+0x1a>
 80078f0:	682b      	ldr	r3, [r5, #0]
 80078f2:	b103      	cbz	r3, 80078f6 <_sbrk_r+0x1a>
 80078f4:	6023      	str	r3, [r4, #0]
 80078f6:	bd38      	pop	{r3, r4, r5, pc}
 80078f8:	20000e4c 	.word	0x20000e4c

080078fc <memcpy>:
 80078fc:	440a      	add	r2, r1
 80078fe:	4291      	cmp	r1, r2
 8007900:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007904:	d100      	bne.n	8007908 <memcpy+0xc>
 8007906:	4770      	bx	lr
 8007908:	b510      	push	{r4, lr}
 800790a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800790e:	4291      	cmp	r1, r2
 8007910:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007914:	d1f9      	bne.n	800790a <memcpy+0xe>
 8007916:	bd10      	pop	{r4, pc}

08007918 <__assert_func>:
 8007918:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800791a:	4614      	mov	r4, r2
 800791c:	461a      	mov	r2, r3
 800791e:	4b09      	ldr	r3, [pc, #36]	@ (8007944 <__assert_func+0x2c>)
 8007920:	4605      	mov	r5, r0
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	68d8      	ldr	r0, [r3, #12]
 8007926:	b14c      	cbz	r4, 800793c <__assert_func+0x24>
 8007928:	4b07      	ldr	r3, [pc, #28]	@ (8007948 <__assert_func+0x30>)
 800792a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800792e:	9100      	str	r1, [sp, #0]
 8007930:	462b      	mov	r3, r5
 8007932:	4906      	ldr	r1, [pc, #24]	@ (800794c <__assert_func+0x34>)
 8007934:	f000 f870 	bl	8007a18 <fiprintf>
 8007938:	f000 f880 	bl	8007a3c <abort>
 800793c:	4b04      	ldr	r3, [pc, #16]	@ (8007950 <__assert_func+0x38>)
 800793e:	461c      	mov	r4, r3
 8007940:	e7f3      	b.n	800792a <__assert_func+0x12>
 8007942:	bf00      	nop
 8007944:	20000024 	.word	0x20000024
 8007948:	08009537 	.word	0x08009537
 800794c:	08009544 	.word	0x08009544
 8007950:	08009572 	.word	0x08009572

08007954 <_calloc_r>:
 8007954:	b570      	push	{r4, r5, r6, lr}
 8007956:	fba1 5402 	umull	r5, r4, r1, r2
 800795a:	b934      	cbnz	r4, 800796a <_calloc_r+0x16>
 800795c:	4629      	mov	r1, r5
 800795e:	f7ff f99d 	bl	8006c9c <_malloc_r>
 8007962:	4606      	mov	r6, r0
 8007964:	b928      	cbnz	r0, 8007972 <_calloc_r+0x1e>
 8007966:	4630      	mov	r0, r6
 8007968:	bd70      	pop	{r4, r5, r6, pc}
 800796a:	220c      	movs	r2, #12
 800796c:	2600      	movs	r6, #0
 800796e:	6002      	str	r2, [r0, #0]
 8007970:	e7f9      	b.n	8007966 <_calloc_r+0x12>
 8007972:	462a      	mov	r2, r5
 8007974:	4621      	mov	r1, r4
 8007976:	f7fe fa32 	bl	8005dde <memset>
 800797a:	e7f4      	b.n	8007966 <_calloc_r+0x12>

0800797c <__ascii_mbtowc>:
 800797c:	b082      	sub	sp, #8
 800797e:	b901      	cbnz	r1, 8007982 <__ascii_mbtowc+0x6>
 8007980:	a901      	add	r1, sp, #4
 8007982:	b142      	cbz	r2, 8007996 <__ascii_mbtowc+0x1a>
 8007984:	b14b      	cbz	r3, 800799a <__ascii_mbtowc+0x1e>
 8007986:	7813      	ldrb	r3, [r2, #0]
 8007988:	600b      	str	r3, [r1, #0]
 800798a:	7812      	ldrb	r2, [r2, #0]
 800798c:	1e10      	subs	r0, r2, #0
 800798e:	bf18      	it	ne
 8007990:	2001      	movne	r0, #1
 8007992:	b002      	add	sp, #8
 8007994:	4770      	bx	lr
 8007996:	4610      	mov	r0, r2
 8007998:	e7fb      	b.n	8007992 <__ascii_mbtowc+0x16>
 800799a:	f06f 0001 	mvn.w	r0, #1
 800799e:	e7f8      	b.n	8007992 <__ascii_mbtowc+0x16>

080079a0 <_realloc_r>:
 80079a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079a4:	4607      	mov	r7, r0
 80079a6:	4614      	mov	r4, r2
 80079a8:	460d      	mov	r5, r1
 80079aa:	b921      	cbnz	r1, 80079b6 <_realloc_r+0x16>
 80079ac:	4611      	mov	r1, r2
 80079ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079b2:	f7ff b973 	b.w	8006c9c <_malloc_r>
 80079b6:	b92a      	cbnz	r2, 80079c4 <_realloc_r+0x24>
 80079b8:	f7ff f8fe 	bl	8006bb8 <_free_r>
 80079bc:	4625      	mov	r5, r4
 80079be:	4628      	mov	r0, r5
 80079c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079c4:	f000 f841 	bl	8007a4a <_malloc_usable_size_r>
 80079c8:	4284      	cmp	r4, r0
 80079ca:	4606      	mov	r6, r0
 80079cc:	d802      	bhi.n	80079d4 <_realloc_r+0x34>
 80079ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80079d2:	d8f4      	bhi.n	80079be <_realloc_r+0x1e>
 80079d4:	4621      	mov	r1, r4
 80079d6:	4638      	mov	r0, r7
 80079d8:	f7ff f960 	bl	8006c9c <_malloc_r>
 80079dc:	4680      	mov	r8, r0
 80079de:	b908      	cbnz	r0, 80079e4 <_realloc_r+0x44>
 80079e0:	4645      	mov	r5, r8
 80079e2:	e7ec      	b.n	80079be <_realloc_r+0x1e>
 80079e4:	42b4      	cmp	r4, r6
 80079e6:	4622      	mov	r2, r4
 80079e8:	4629      	mov	r1, r5
 80079ea:	bf28      	it	cs
 80079ec:	4632      	movcs	r2, r6
 80079ee:	f7ff ff85 	bl	80078fc <memcpy>
 80079f2:	4629      	mov	r1, r5
 80079f4:	4638      	mov	r0, r7
 80079f6:	f7ff f8df 	bl	8006bb8 <_free_r>
 80079fa:	e7f1      	b.n	80079e0 <_realloc_r+0x40>

080079fc <__ascii_wctomb>:
 80079fc:	4603      	mov	r3, r0
 80079fe:	4608      	mov	r0, r1
 8007a00:	b141      	cbz	r1, 8007a14 <__ascii_wctomb+0x18>
 8007a02:	2aff      	cmp	r2, #255	@ 0xff
 8007a04:	d904      	bls.n	8007a10 <__ascii_wctomb+0x14>
 8007a06:	228a      	movs	r2, #138	@ 0x8a
 8007a08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a0c:	601a      	str	r2, [r3, #0]
 8007a0e:	4770      	bx	lr
 8007a10:	2001      	movs	r0, #1
 8007a12:	700a      	strb	r2, [r1, #0]
 8007a14:	4770      	bx	lr
	...

08007a18 <fiprintf>:
 8007a18:	b40e      	push	{r1, r2, r3}
 8007a1a:	b503      	push	{r0, r1, lr}
 8007a1c:	4601      	mov	r1, r0
 8007a1e:	ab03      	add	r3, sp, #12
 8007a20:	4805      	ldr	r0, [pc, #20]	@ (8007a38 <fiprintf+0x20>)
 8007a22:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a26:	6800      	ldr	r0, [r0, #0]
 8007a28:	9301      	str	r3, [sp, #4]
 8007a2a:	f000 f83d 	bl	8007aa8 <_vfiprintf_r>
 8007a2e:	b002      	add	sp, #8
 8007a30:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a34:	b003      	add	sp, #12
 8007a36:	4770      	bx	lr
 8007a38:	20000024 	.word	0x20000024

08007a3c <abort>:
 8007a3c:	2006      	movs	r0, #6
 8007a3e:	b508      	push	{r3, lr}
 8007a40:	f000 fa06 	bl	8007e50 <raise>
 8007a44:	2001      	movs	r0, #1
 8007a46:	f7fa fa7c 	bl	8001f42 <_exit>

08007a4a <_malloc_usable_size_r>:
 8007a4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a4e:	1f18      	subs	r0, r3, #4
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	bfbc      	itt	lt
 8007a54:	580b      	ldrlt	r3, [r1, r0]
 8007a56:	18c0      	addlt	r0, r0, r3
 8007a58:	4770      	bx	lr

08007a5a <__sfputc_r>:
 8007a5a:	6893      	ldr	r3, [r2, #8]
 8007a5c:	b410      	push	{r4}
 8007a5e:	3b01      	subs	r3, #1
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	6093      	str	r3, [r2, #8]
 8007a64:	da07      	bge.n	8007a76 <__sfputc_r+0x1c>
 8007a66:	6994      	ldr	r4, [r2, #24]
 8007a68:	42a3      	cmp	r3, r4
 8007a6a:	db01      	blt.n	8007a70 <__sfputc_r+0x16>
 8007a6c:	290a      	cmp	r1, #10
 8007a6e:	d102      	bne.n	8007a76 <__sfputc_r+0x1c>
 8007a70:	bc10      	pop	{r4}
 8007a72:	f000 b931 	b.w	8007cd8 <__swbuf_r>
 8007a76:	6813      	ldr	r3, [r2, #0]
 8007a78:	1c58      	adds	r0, r3, #1
 8007a7a:	6010      	str	r0, [r2, #0]
 8007a7c:	7019      	strb	r1, [r3, #0]
 8007a7e:	4608      	mov	r0, r1
 8007a80:	bc10      	pop	{r4}
 8007a82:	4770      	bx	lr

08007a84 <__sfputs_r>:
 8007a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a86:	4606      	mov	r6, r0
 8007a88:	460f      	mov	r7, r1
 8007a8a:	4614      	mov	r4, r2
 8007a8c:	18d5      	adds	r5, r2, r3
 8007a8e:	42ac      	cmp	r4, r5
 8007a90:	d101      	bne.n	8007a96 <__sfputs_r+0x12>
 8007a92:	2000      	movs	r0, #0
 8007a94:	e007      	b.n	8007aa6 <__sfputs_r+0x22>
 8007a96:	463a      	mov	r2, r7
 8007a98:	4630      	mov	r0, r6
 8007a9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a9e:	f7ff ffdc 	bl	8007a5a <__sfputc_r>
 8007aa2:	1c43      	adds	r3, r0, #1
 8007aa4:	d1f3      	bne.n	8007a8e <__sfputs_r+0xa>
 8007aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007aa8 <_vfiprintf_r>:
 8007aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aac:	460d      	mov	r5, r1
 8007aae:	4614      	mov	r4, r2
 8007ab0:	4698      	mov	r8, r3
 8007ab2:	4606      	mov	r6, r0
 8007ab4:	b09d      	sub	sp, #116	@ 0x74
 8007ab6:	b118      	cbz	r0, 8007ac0 <_vfiprintf_r+0x18>
 8007ab8:	6a03      	ldr	r3, [r0, #32]
 8007aba:	b90b      	cbnz	r3, 8007ac0 <_vfiprintf_r+0x18>
 8007abc:	f7fe f8f4 	bl	8005ca8 <__sinit>
 8007ac0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ac2:	07d9      	lsls	r1, r3, #31
 8007ac4:	d405      	bmi.n	8007ad2 <_vfiprintf_r+0x2a>
 8007ac6:	89ab      	ldrh	r3, [r5, #12]
 8007ac8:	059a      	lsls	r2, r3, #22
 8007aca:	d402      	bmi.n	8007ad2 <_vfiprintf_r+0x2a>
 8007acc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ace:	f7fe fa04 	bl	8005eda <__retarget_lock_acquire_recursive>
 8007ad2:	89ab      	ldrh	r3, [r5, #12]
 8007ad4:	071b      	lsls	r3, r3, #28
 8007ad6:	d501      	bpl.n	8007adc <_vfiprintf_r+0x34>
 8007ad8:	692b      	ldr	r3, [r5, #16]
 8007ada:	b99b      	cbnz	r3, 8007b04 <_vfiprintf_r+0x5c>
 8007adc:	4629      	mov	r1, r5
 8007ade:	4630      	mov	r0, r6
 8007ae0:	f000 f938 	bl	8007d54 <__swsetup_r>
 8007ae4:	b170      	cbz	r0, 8007b04 <_vfiprintf_r+0x5c>
 8007ae6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ae8:	07dc      	lsls	r4, r3, #31
 8007aea:	d504      	bpl.n	8007af6 <_vfiprintf_r+0x4e>
 8007aec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007af0:	b01d      	add	sp, #116	@ 0x74
 8007af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007af6:	89ab      	ldrh	r3, [r5, #12]
 8007af8:	0598      	lsls	r0, r3, #22
 8007afa:	d4f7      	bmi.n	8007aec <_vfiprintf_r+0x44>
 8007afc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007afe:	f7fe f9ed 	bl	8005edc <__retarget_lock_release_recursive>
 8007b02:	e7f3      	b.n	8007aec <_vfiprintf_r+0x44>
 8007b04:	2300      	movs	r3, #0
 8007b06:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b08:	2320      	movs	r3, #32
 8007b0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007b0e:	2330      	movs	r3, #48	@ 0x30
 8007b10:	f04f 0901 	mov.w	r9, #1
 8007b14:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b18:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007cc4 <_vfiprintf_r+0x21c>
 8007b1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007b20:	4623      	mov	r3, r4
 8007b22:	469a      	mov	sl, r3
 8007b24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b28:	b10a      	cbz	r2, 8007b2e <_vfiprintf_r+0x86>
 8007b2a:	2a25      	cmp	r2, #37	@ 0x25
 8007b2c:	d1f9      	bne.n	8007b22 <_vfiprintf_r+0x7a>
 8007b2e:	ebba 0b04 	subs.w	fp, sl, r4
 8007b32:	d00b      	beq.n	8007b4c <_vfiprintf_r+0xa4>
 8007b34:	465b      	mov	r3, fp
 8007b36:	4622      	mov	r2, r4
 8007b38:	4629      	mov	r1, r5
 8007b3a:	4630      	mov	r0, r6
 8007b3c:	f7ff ffa2 	bl	8007a84 <__sfputs_r>
 8007b40:	3001      	adds	r0, #1
 8007b42:	f000 80a7 	beq.w	8007c94 <_vfiprintf_r+0x1ec>
 8007b46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b48:	445a      	add	r2, fp
 8007b4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b4c:	f89a 3000 	ldrb.w	r3, [sl]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	f000 809f 	beq.w	8007c94 <_vfiprintf_r+0x1ec>
 8007b56:	2300      	movs	r3, #0
 8007b58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007b5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b60:	f10a 0a01 	add.w	sl, sl, #1
 8007b64:	9304      	str	r3, [sp, #16]
 8007b66:	9307      	str	r3, [sp, #28]
 8007b68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007b6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007b6e:	4654      	mov	r4, sl
 8007b70:	2205      	movs	r2, #5
 8007b72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b76:	4853      	ldr	r0, [pc, #332]	@ (8007cc4 <_vfiprintf_r+0x21c>)
 8007b78:	f7fe f9b1 	bl	8005ede <memchr>
 8007b7c:	9a04      	ldr	r2, [sp, #16]
 8007b7e:	b9d8      	cbnz	r0, 8007bb8 <_vfiprintf_r+0x110>
 8007b80:	06d1      	lsls	r1, r2, #27
 8007b82:	bf44      	itt	mi
 8007b84:	2320      	movmi	r3, #32
 8007b86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b8a:	0713      	lsls	r3, r2, #28
 8007b8c:	bf44      	itt	mi
 8007b8e:	232b      	movmi	r3, #43	@ 0x2b
 8007b90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b94:	f89a 3000 	ldrb.w	r3, [sl]
 8007b98:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b9a:	d015      	beq.n	8007bc8 <_vfiprintf_r+0x120>
 8007b9c:	4654      	mov	r4, sl
 8007b9e:	2000      	movs	r0, #0
 8007ba0:	f04f 0c0a 	mov.w	ip, #10
 8007ba4:	9a07      	ldr	r2, [sp, #28]
 8007ba6:	4621      	mov	r1, r4
 8007ba8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007bac:	3b30      	subs	r3, #48	@ 0x30
 8007bae:	2b09      	cmp	r3, #9
 8007bb0:	d94b      	bls.n	8007c4a <_vfiprintf_r+0x1a2>
 8007bb2:	b1b0      	cbz	r0, 8007be2 <_vfiprintf_r+0x13a>
 8007bb4:	9207      	str	r2, [sp, #28]
 8007bb6:	e014      	b.n	8007be2 <_vfiprintf_r+0x13a>
 8007bb8:	eba0 0308 	sub.w	r3, r0, r8
 8007bbc:	fa09 f303 	lsl.w	r3, r9, r3
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	46a2      	mov	sl, r4
 8007bc4:	9304      	str	r3, [sp, #16]
 8007bc6:	e7d2      	b.n	8007b6e <_vfiprintf_r+0xc6>
 8007bc8:	9b03      	ldr	r3, [sp, #12]
 8007bca:	1d19      	adds	r1, r3, #4
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	9103      	str	r1, [sp, #12]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	bfbb      	ittet	lt
 8007bd4:	425b      	neglt	r3, r3
 8007bd6:	f042 0202 	orrlt.w	r2, r2, #2
 8007bda:	9307      	strge	r3, [sp, #28]
 8007bdc:	9307      	strlt	r3, [sp, #28]
 8007bde:	bfb8      	it	lt
 8007be0:	9204      	strlt	r2, [sp, #16]
 8007be2:	7823      	ldrb	r3, [r4, #0]
 8007be4:	2b2e      	cmp	r3, #46	@ 0x2e
 8007be6:	d10a      	bne.n	8007bfe <_vfiprintf_r+0x156>
 8007be8:	7863      	ldrb	r3, [r4, #1]
 8007bea:	2b2a      	cmp	r3, #42	@ 0x2a
 8007bec:	d132      	bne.n	8007c54 <_vfiprintf_r+0x1ac>
 8007bee:	9b03      	ldr	r3, [sp, #12]
 8007bf0:	3402      	adds	r4, #2
 8007bf2:	1d1a      	adds	r2, r3, #4
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	9203      	str	r2, [sp, #12]
 8007bf8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007bfc:	9305      	str	r3, [sp, #20]
 8007bfe:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007cc8 <_vfiprintf_r+0x220>
 8007c02:	2203      	movs	r2, #3
 8007c04:	4650      	mov	r0, sl
 8007c06:	7821      	ldrb	r1, [r4, #0]
 8007c08:	f7fe f969 	bl	8005ede <memchr>
 8007c0c:	b138      	cbz	r0, 8007c1e <_vfiprintf_r+0x176>
 8007c0e:	2240      	movs	r2, #64	@ 0x40
 8007c10:	9b04      	ldr	r3, [sp, #16]
 8007c12:	eba0 000a 	sub.w	r0, r0, sl
 8007c16:	4082      	lsls	r2, r0
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	3401      	adds	r4, #1
 8007c1c:	9304      	str	r3, [sp, #16]
 8007c1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c22:	2206      	movs	r2, #6
 8007c24:	4829      	ldr	r0, [pc, #164]	@ (8007ccc <_vfiprintf_r+0x224>)
 8007c26:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007c2a:	f7fe f958 	bl	8005ede <memchr>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	d03f      	beq.n	8007cb2 <_vfiprintf_r+0x20a>
 8007c32:	4b27      	ldr	r3, [pc, #156]	@ (8007cd0 <_vfiprintf_r+0x228>)
 8007c34:	bb1b      	cbnz	r3, 8007c7e <_vfiprintf_r+0x1d6>
 8007c36:	9b03      	ldr	r3, [sp, #12]
 8007c38:	3307      	adds	r3, #7
 8007c3a:	f023 0307 	bic.w	r3, r3, #7
 8007c3e:	3308      	adds	r3, #8
 8007c40:	9303      	str	r3, [sp, #12]
 8007c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c44:	443b      	add	r3, r7
 8007c46:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c48:	e76a      	b.n	8007b20 <_vfiprintf_r+0x78>
 8007c4a:	460c      	mov	r4, r1
 8007c4c:	2001      	movs	r0, #1
 8007c4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c52:	e7a8      	b.n	8007ba6 <_vfiprintf_r+0xfe>
 8007c54:	2300      	movs	r3, #0
 8007c56:	f04f 0c0a 	mov.w	ip, #10
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	3401      	adds	r4, #1
 8007c5e:	9305      	str	r3, [sp, #20]
 8007c60:	4620      	mov	r0, r4
 8007c62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c66:	3a30      	subs	r2, #48	@ 0x30
 8007c68:	2a09      	cmp	r2, #9
 8007c6a:	d903      	bls.n	8007c74 <_vfiprintf_r+0x1cc>
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d0c6      	beq.n	8007bfe <_vfiprintf_r+0x156>
 8007c70:	9105      	str	r1, [sp, #20]
 8007c72:	e7c4      	b.n	8007bfe <_vfiprintf_r+0x156>
 8007c74:	4604      	mov	r4, r0
 8007c76:	2301      	movs	r3, #1
 8007c78:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c7c:	e7f0      	b.n	8007c60 <_vfiprintf_r+0x1b8>
 8007c7e:	ab03      	add	r3, sp, #12
 8007c80:	9300      	str	r3, [sp, #0]
 8007c82:	462a      	mov	r2, r5
 8007c84:	4630      	mov	r0, r6
 8007c86:	4b13      	ldr	r3, [pc, #76]	@ (8007cd4 <_vfiprintf_r+0x22c>)
 8007c88:	a904      	add	r1, sp, #16
 8007c8a:	f7fd fbc5 	bl	8005418 <_printf_float>
 8007c8e:	4607      	mov	r7, r0
 8007c90:	1c78      	adds	r0, r7, #1
 8007c92:	d1d6      	bne.n	8007c42 <_vfiprintf_r+0x19a>
 8007c94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c96:	07d9      	lsls	r1, r3, #31
 8007c98:	d405      	bmi.n	8007ca6 <_vfiprintf_r+0x1fe>
 8007c9a:	89ab      	ldrh	r3, [r5, #12]
 8007c9c:	059a      	lsls	r2, r3, #22
 8007c9e:	d402      	bmi.n	8007ca6 <_vfiprintf_r+0x1fe>
 8007ca0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ca2:	f7fe f91b 	bl	8005edc <__retarget_lock_release_recursive>
 8007ca6:	89ab      	ldrh	r3, [r5, #12]
 8007ca8:	065b      	lsls	r3, r3, #25
 8007caa:	f53f af1f 	bmi.w	8007aec <_vfiprintf_r+0x44>
 8007cae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007cb0:	e71e      	b.n	8007af0 <_vfiprintf_r+0x48>
 8007cb2:	ab03      	add	r3, sp, #12
 8007cb4:	9300      	str	r3, [sp, #0]
 8007cb6:	462a      	mov	r2, r5
 8007cb8:	4630      	mov	r0, r6
 8007cba:	4b06      	ldr	r3, [pc, #24]	@ (8007cd4 <_vfiprintf_r+0x22c>)
 8007cbc:	a904      	add	r1, sp, #16
 8007cbe:	f7fd fe49 	bl	8005954 <_printf_i>
 8007cc2:	e7e4      	b.n	8007c8e <_vfiprintf_r+0x1e6>
 8007cc4:	0800951c 	.word	0x0800951c
 8007cc8:	08009522 	.word	0x08009522
 8007ccc:	08009526 	.word	0x08009526
 8007cd0:	08005419 	.word	0x08005419
 8007cd4:	08007a85 	.word	0x08007a85

08007cd8 <__swbuf_r>:
 8007cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cda:	460e      	mov	r6, r1
 8007cdc:	4614      	mov	r4, r2
 8007cde:	4605      	mov	r5, r0
 8007ce0:	b118      	cbz	r0, 8007cea <__swbuf_r+0x12>
 8007ce2:	6a03      	ldr	r3, [r0, #32]
 8007ce4:	b90b      	cbnz	r3, 8007cea <__swbuf_r+0x12>
 8007ce6:	f7fd ffdf 	bl	8005ca8 <__sinit>
 8007cea:	69a3      	ldr	r3, [r4, #24]
 8007cec:	60a3      	str	r3, [r4, #8]
 8007cee:	89a3      	ldrh	r3, [r4, #12]
 8007cf0:	071a      	lsls	r2, r3, #28
 8007cf2:	d501      	bpl.n	8007cf8 <__swbuf_r+0x20>
 8007cf4:	6923      	ldr	r3, [r4, #16]
 8007cf6:	b943      	cbnz	r3, 8007d0a <__swbuf_r+0x32>
 8007cf8:	4621      	mov	r1, r4
 8007cfa:	4628      	mov	r0, r5
 8007cfc:	f000 f82a 	bl	8007d54 <__swsetup_r>
 8007d00:	b118      	cbz	r0, 8007d0a <__swbuf_r+0x32>
 8007d02:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007d06:	4638      	mov	r0, r7
 8007d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d0a:	6823      	ldr	r3, [r4, #0]
 8007d0c:	6922      	ldr	r2, [r4, #16]
 8007d0e:	b2f6      	uxtb	r6, r6
 8007d10:	1a98      	subs	r0, r3, r2
 8007d12:	6963      	ldr	r3, [r4, #20]
 8007d14:	4637      	mov	r7, r6
 8007d16:	4283      	cmp	r3, r0
 8007d18:	dc05      	bgt.n	8007d26 <__swbuf_r+0x4e>
 8007d1a:	4621      	mov	r1, r4
 8007d1c:	4628      	mov	r0, r5
 8007d1e:	f7ff fd9b 	bl	8007858 <_fflush_r>
 8007d22:	2800      	cmp	r0, #0
 8007d24:	d1ed      	bne.n	8007d02 <__swbuf_r+0x2a>
 8007d26:	68a3      	ldr	r3, [r4, #8]
 8007d28:	3b01      	subs	r3, #1
 8007d2a:	60a3      	str	r3, [r4, #8]
 8007d2c:	6823      	ldr	r3, [r4, #0]
 8007d2e:	1c5a      	adds	r2, r3, #1
 8007d30:	6022      	str	r2, [r4, #0]
 8007d32:	701e      	strb	r6, [r3, #0]
 8007d34:	6962      	ldr	r2, [r4, #20]
 8007d36:	1c43      	adds	r3, r0, #1
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d004      	beq.n	8007d46 <__swbuf_r+0x6e>
 8007d3c:	89a3      	ldrh	r3, [r4, #12]
 8007d3e:	07db      	lsls	r3, r3, #31
 8007d40:	d5e1      	bpl.n	8007d06 <__swbuf_r+0x2e>
 8007d42:	2e0a      	cmp	r6, #10
 8007d44:	d1df      	bne.n	8007d06 <__swbuf_r+0x2e>
 8007d46:	4621      	mov	r1, r4
 8007d48:	4628      	mov	r0, r5
 8007d4a:	f7ff fd85 	bl	8007858 <_fflush_r>
 8007d4e:	2800      	cmp	r0, #0
 8007d50:	d0d9      	beq.n	8007d06 <__swbuf_r+0x2e>
 8007d52:	e7d6      	b.n	8007d02 <__swbuf_r+0x2a>

08007d54 <__swsetup_r>:
 8007d54:	b538      	push	{r3, r4, r5, lr}
 8007d56:	4b29      	ldr	r3, [pc, #164]	@ (8007dfc <__swsetup_r+0xa8>)
 8007d58:	4605      	mov	r5, r0
 8007d5a:	6818      	ldr	r0, [r3, #0]
 8007d5c:	460c      	mov	r4, r1
 8007d5e:	b118      	cbz	r0, 8007d68 <__swsetup_r+0x14>
 8007d60:	6a03      	ldr	r3, [r0, #32]
 8007d62:	b90b      	cbnz	r3, 8007d68 <__swsetup_r+0x14>
 8007d64:	f7fd ffa0 	bl	8005ca8 <__sinit>
 8007d68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d6c:	0719      	lsls	r1, r3, #28
 8007d6e:	d422      	bmi.n	8007db6 <__swsetup_r+0x62>
 8007d70:	06da      	lsls	r2, r3, #27
 8007d72:	d407      	bmi.n	8007d84 <__swsetup_r+0x30>
 8007d74:	2209      	movs	r2, #9
 8007d76:	602a      	str	r2, [r5, #0]
 8007d78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d80:	81a3      	strh	r3, [r4, #12]
 8007d82:	e033      	b.n	8007dec <__swsetup_r+0x98>
 8007d84:	0758      	lsls	r0, r3, #29
 8007d86:	d512      	bpl.n	8007dae <__swsetup_r+0x5a>
 8007d88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d8a:	b141      	cbz	r1, 8007d9e <__swsetup_r+0x4a>
 8007d8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d90:	4299      	cmp	r1, r3
 8007d92:	d002      	beq.n	8007d9a <__swsetup_r+0x46>
 8007d94:	4628      	mov	r0, r5
 8007d96:	f7fe ff0f 	bl	8006bb8 <_free_r>
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d9e:	89a3      	ldrh	r3, [r4, #12]
 8007da0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007da4:	81a3      	strh	r3, [r4, #12]
 8007da6:	2300      	movs	r3, #0
 8007da8:	6063      	str	r3, [r4, #4]
 8007daa:	6923      	ldr	r3, [r4, #16]
 8007dac:	6023      	str	r3, [r4, #0]
 8007dae:	89a3      	ldrh	r3, [r4, #12]
 8007db0:	f043 0308 	orr.w	r3, r3, #8
 8007db4:	81a3      	strh	r3, [r4, #12]
 8007db6:	6923      	ldr	r3, [r4, #16]
 8007db8:	b94b      	cbnz	r3, 8007dce <__swsetup_r+0x7a>
 8007dba:	89a3      	ldrh	r3, [r4, #12]
 8007dbc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007dc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dc4:	d003      	beq.n	8007dce <__swsetup_r+0x7a>
 8007dc6:	4621      	mov	r1, r4
 8007dc8:	4628      	mov	r0, r5
 8007dca:	f000 f882 	bl	8007ed2 <__smakebuf_r>
 8007dce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dd2:	f013 0201 	ands.w	r2, r3, #1
 8007dd6:	d00a      	beq.n	8007dee <__swsetup_r+0x9a>
 8007dd8:	2200      	movs	r2, #0
 8007dda:	60a2      	str	r2, [r4, #8]
 8007ddc:	6962      	ldr	r2, [r4, #20]
 8007dde:	4252      	negs	r2, r2
 8007de0:	61a2      	str	r2, [r4, #24]
 8007de2:	6922      	ldr	r2, [r4, #16]
 8007de4:	b942      	cbnz	r2, 8007df8 <__swsetup_r+0xa4>
 8007de6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007dea:	d1c5      	bne.n	8007d78 <__swsetup_r+0x24>
 8007dec:	bd38      	pop	{r3, r4, r5, pc}
 8007dee:	0799      	lsls	r1, r3, #30
 8007df0:	bf58      	it	pl
 8007df2:	6962      	ldrpl	r2, [r4, #20]
 8007df4:	60a2      	str	r2, [r4, #8]
 8007df6:	e7f4      	b.n	8007de2 <__swsetup_r+0x8e>
 8007df8:	2000      	movs	r0, #0
 8007dfa:	e7f7      	b.n	8007dec <__swsetup_r+0x98>
 8007dfc:	20000024 	.word	0x20000024

08007e00 <_raise_r>:
 8007e00:	291f      	cmp	r1, #31
 8007e02:	b538      	push	{r3, r4, r5, lr}
 8007e04:	4605      	mov	r5, r0
 8007e06:	460c      	mov	r4, r1
 8007e08:	d904      	bls.n	8007e14 <_raise_r+0x14>
 8007e0a:	2316      	movs	r3, #22
 8007e0c:	6003      	str	r3, [r0, #0]
 8007e0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007e12:	bd38      	pop	{r3, r4, r5, pc}
 8007e14:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007e16:	b112      	cbz	r2, 8007e1e <_raise_r+0x1e>
 8007e18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007e1c:	b94b      	cbnz	r3, 8007e32 <_raise_r+0x32>
 8007e1e:	4628      	mov	r0, r5
 8007e20:	f000 f830 	bl	8007e84 <_getpid_r>
 8007e24:	4622      	mov	r2, r4
 8007e26:	4601      	mov	r1, r0
 8007e28:	4628      	mov	r0, r5
 8007e2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e2e:	f000 b817 	b.w	8007e60 <_kill_r>
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	d00a      	beq.n	8007e4c <_raise_r+0x4c>
 8007e36:	1c59      	adds	r1, r3, #1
 8007e38:	d103      	bne.n	8007e42 <_raise_r+0x42>
 8007e3a:	2316      	movs	r3, #22
 8007e3c:	6003      	str	r3, [r0, #0]
 8007e3e:	2001      	movs	r0, #1
 8007e40:	e7e7      	b.n	8007e12 <_raise_r+0x12>
 8007e42:	2100      	movs	r1, #0
 8007e44:	4620      	mov	r0, r4
 8007e46:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007e4a:	4798      	blx	r3
 8007e4c:	2000      	movs	r0, #0
 8007e4e:	e7e0      	b.n	8007e12 <_raise_r+0x12>

08007e50 <raise>:
 8007e50:	4b02      	ldr	r3, [pc, #8]	@ (8007e5c <raise+0xc>)
 8007e52:	4601      	mov	r1, r0
 8007e54:	6818      	ldr	r0, [r3, #0]
 8007e56:	f7ff bfd3 	b.w	8007e00 <_raise_r>
 8007e5a:	bf00      	nop
 8007e5c:	20000024 	.word	0x20000024

08007e60 <_kill_r>:
 8007e60:	b538      	push	{r3, r4, r5, lr}
 8007e62:	2300      	movs	r3, #0
 8007e64:	4d06      	ldr	r5, [pc, #24]	@ (8007e80 <_kill_r+0x20>)
 8007e66:	4604      	mov	r4, r0
 8007e68:	4608      	mov	r0, r1
 8007e6a:	4611      	mov	r1, r2
 8007e6c:	602b      	str	r3, [r5, #0]
 8007e6e:	f7fa f858 	bl	8001f22 <_kill>
 8007e72:	1c43      	adds	r3, r0, #1
 8007e74:	d102      	bne.n	8007e7c <_kill_r+0x1c>
 8007e76:	682b      	ldr	r3, [r5, #0]
 8007e78:	b103      	cbz	r3, 8007e7c <_kill_r+0x1c>
 8007e7a:	6023      	str	r3, [r4, #0]
 8007e7c:	bd38      	pop	{r3, r4, r5, pc}
 8007e7e:	bf00      	nop
 8007e80:	20000e4c 	.word	0x20000e4c

08007e84 <_getpid_r>:
 8007e84:	f7fa b846 	b.w	8001f14 <_getpid>

08007e88 <__swhatbuf_r>:
 8007e88:	b570      	push	{r4, r5, r6, lr}
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e90:	4615      	mov	r5, r2
 8007e92:	2900      	cmp	r1, #0
 8007e94:	461e      	mov	r6, r3
 8007e96:	b096      	sub	sp, #88	@ 0x58
 8007e98:	da0c      	bge.n	8007eb4 <__swhatbuf_r+0x2c>
 8007e9a:	89a3      	ldrh	r3, [r4, #12]
 8007e9c:	2100      	movs	r1, #0
 8007e9e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007ea2:	bf14      	ite	ne
 8007ea4:	2340      	movne	r3, #64	@ 0x40
 8007ea6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007eaa:	2000      	movs	r0, #0
 8007eac:	6031      	str	r1, [r6, #0]
 8007eae:	602b      	str	r3, [r5, #0]
 8007eb0:	b016      	add	sp, #88	@ 0x58
 8007eb2:	bd70      	pop	{r4, r5, r6, pc}
 8007eb4:	466a      	mov	r2, sp
 8007eb6:	f000 f849 	bl	8007f4c <_fstat_r>
 8007eba:	2800      	cmp	r0, #0
 8007ebc:	dbed      	blt.n	8007e9a <__swhatbuf_r+0x12>
 8007ebe:	9901      	ldr	r1, [sp, #4]
 8007ec0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007ec4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007ec8:	4259      	negs	r1, r3
 8007eca:	4159      	adcs	r1, r3
 8007ecc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ed0:	e7eb      	b.n	8007eaa <__swhatbuf_r+0x22>

08007ed2 <__smakebuf_r>:
 8007ed2:	898b      	ldrh	r3, [r1, #12]
 8007ed4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ed6:	079d      	lsls	r5, r3, #30
 8007ed8:	4606      	mov	r6, r0
 8007eda:	460c      	mov	r4, r1
 8007edc:	d507      	bpl.n	8007eee <__smakebuf_r+0x1c>
 8007ede:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007ee2:	6023      	str	r3, [r4, #0]
 8007ee4:	6123      	str	r3, [r4, #16]
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	6163      	str	r3, [r4, #20]
 8007eea:	b003      	add	sp, #12
 8007eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007eee:	466a      	mov	r2, sp
 8007ef0:	ab01      	add	r3, sp, #4
 8007ef2:	f7ff ffc9 	bl	8007e88 <__swhatbuf_r>
 8007ef6:	9f00      	ldr	r7, [sp, #0]
 8007ef8:	4605      	mov	r5, r0
 8007efa:	4639      	mov	r1, r7
 8007efc:	4630      	mov	r0, r6
 8007efe:	f7fe fecd 	bl	8006c9c <_malloc_r>
 8007f02:	b948      	cbnz	r0, 8007f18 <__smakebuf_r+0x46>
 8007f04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f08:	059a      	lsls	r2, r3, #22
 8007f0a:	d4ee      	bmi.n	8007eea <__smakebuf_r+0x18>
 8007f0c:	f023 0303 	bic.w	r3, r3, #3
 8007f10:	f043 0302 	orr.w	r3, r3, #2
 8007f14:	81a3      	strh	r3, [r4, #12]
 8007f16:	e7e2      	b.n	8007ede <__smakebuf_r+0xc>
 8007f18:	89a3      	ldrh	r3, [r4, #12]
 8007f1a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007f1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f22:	81a3      	strh	r3, [r4, #12]
 8007f24:	9b01      	ldr	r3, [sp, #4]
 8007f26:	6020      	str	r0, [r4, #0]
 8007f28:	b15b      	cbz	r3, 8007f42 <__smakebuf_r+0x70>
 8007f2a:	4630      	mov	r0, r6
 8007f2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f30:	f000 f81e 	bl	8007f70 <_isatty_r>
 8007f34:	b128      	cbz	r0, 8007f42 <__smakebuf_r+0x70>
 8007f36:	89a3      	ldrh	r3, [r4, #12]
 8007f38:	f023 0303 	bic.w	r3, r3, #3
 8007f3c:	f043 0301 	orr.w	r3, r3, #1
 8007f40:	81a3      	strh	r3, [r4, #12]
 8007f42:	89a3      	ldrh	r3, [r4, #12]
 8007f44:	431d      	orrs	r5, r3
 8007f46:	81a5      	strh	r5, [r4, #12]
 8007f48:	e7cf      	b.n	8007eea <__smakebuf_r+0x18>
	...

08007f4c <_fstat_r>:
 8007f4c:	b538      	push	{r3, r4, r5, lr}
 8007f4e:	2300      	movs	r3, #0
 8007f50:	4d06      	ldr	r5, [pc, #24]	@ (8007f6c <_fstat_r+0x20>)
 8007f52:	4604      	mov	r4, r0
 8007f54:	4608      	mov	r0, r1
 8007f56:	4611      	mov	r1, r2
 8007f58:	602b      	str	r3, [r5, #0]
 8007f5a:	f7fa f841 	bl	8001fe0 <_fstat>
 8007f5e:	1c43      	adds	r3, r0, #1
 8007f60:	d102      	bne.n	8007f68 <_fstat_r+0x1c>
 8007f62:	682b      	ldr	r3, [r5, #0]
 8007f64:	b103      	cbz	r3, 8007f68 <_fstat_r+0x1c>
 8007f66:	6023      	str	r3, [r4, #0]
 8007f68:	bd38      	pop	{r3, r4, r5, pc}
 8007f6a:	bf00      	nop
 8007f6c:	20000e4c 	.word	0x20000e4c

08007f70 <_isatty_r>:
 8007f70:	b538      	push	{r3, r4, r5, lr}
 8007f72:	2300      	movs	r3, #0
 8007f74:	4d05      	ldr	r5, [pc, #20]	@ (8007f8c <_isatty_r+0x1c>)
 8007f76:	4604      	mov	r4, r0
 8007f78:	4608      	mov	r0, r1
 8007f7a:	602b      	str	r3, [r5, #0]
 8007f7c:	f7fa f83f 	bl	8001ffe <_isatty>
 8007f80:	1c43      	adds	r3, r0, #1
 8007f82:	d102      	bne.n	8007f8a <_isatty_r+0x1a>
 8007f84:	682b      	ldr	r3, [r5, #0]
 8007f86:	b103      	cbz	r3, 8007f8a <_isatty_r+0x1a>
 8007f88:	6023      	str	r3, [r4, #0]
 8007f8a:	bd38      	pop	{r3, r4, r5, pc}
 8007f8c:	20000e4c 	.word	0x20000e4c

08007f90 <_init>:
 8007f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f92:	bf00      	nop
 8007f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f96:	bc08      	pop	{r3}
 8007f98:	469e      	mov	lr, r3
 8007f9a:	4770      	bx	lr

08007f9c <_fini>:
 8007f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f9e:	bf00      	nop
 8007fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fa2:	bc08      	pop	{r3}
 8007fa4:	469e      	mov	lr, r3
 8007fa6:	4770      	bx	lr
