{
   "ActiveEmotionalView":"Default View",
   "Addressing View_ExpandedHierarchyInLayout":"/zynq_us_ss_0",
   "Addressing View_Layers":"/zynq_us_ss_0/net_zynq_us_pl_clk1:false|/net_vid_phy_controller_tx_tmds_clk:false|/net_vid_phy_controller_rx_tmds_clk_n:false|/net_v_hdmi_tx_ss_irq:false|/net_vid_phy_controller_rx_tmds_clk_p:false|/zynq_us_ss_0/net_zynq_us_pl_clk0:false|/net_bdry_in_reset:false|/zynq_us_ss_0/net_rst_processor_1_300M_interconnect_aresetn:false|/v_frmbuf_wr_0_interrupt:false|/net_gt_refclk_buf_IBUF_DS_ODIV2:false|/zynq_us_ss_0/net_zynq_us_pl_resetn0:false|/net_vid_phy_controller_irq:false|/zynq_us_ss_0/net_rst_processor_1_300M_peripheral_aresetn:false|/net_dru_ibufds_gt_odiv2_BUFG_GT_O:false|/zynq_us_ss_0/net_rst_processor_1_100M_interconnect_aresetn:false|/net_vid_phy_controller_tx_video_clk:false|/net_gt_refclk_buf_IBUF_OUT:false|/net_vid_phy_controller_tx_tmds_clk_n:false|/net_vid_phy_controller_rxoutclk:false|/net_vid_phy_controller_rx_video_clk:false|/net_v_hdmi_rx_ss_irq:false|/audio_ss_0/net_clk_wiz_clk_out1:false|/zynq_us_ss_0/net_rst_processor_1_100M_peripheral_aresetn:false|/v_frmbuf_rd_0_interrupt:false|/zynq_us_ss_0/fmch_axi_iic_iic2intc_irpt:false|/net_vid_phy_controller_tx_tmds_clk_p:false|/net_vid_phy_controller_txoutclk:false|/audio_ss_0/net_hdmi_acr_ctrl_aud_resetn_out:false|",
   "Addressing View_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port fmch_iic -pg 1 -lvl 8 -x 3420 -y 400 -defaultsOSRD
preplace port TX_DDC_OUT -pg 1 -lvl 8 -x 3420 -y 260 -defaultsOSRD
preplace port RX_DDC_OUT -pg 1 -lvl 8 -x 3420 -y 370 -defaultsOSRD
preplace port port-id_TX_HPD_IN -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_RX_DET_IN -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_RX_HPD_OUT -pg 1 -lvl 8 -x 3420 -y 140 -defaultsOSRD
preplace port port-id_TX_REFCLK_P_IN -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port port-id_TX_REFCLK_N_IN -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port port-id_HDMI_RX_CLK_P_IN -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace port port-id_HDMI_RX_CLK_N_IN -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_SI5324_LOL_IN -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port port-id_LED0 -pg 1 -lvl 8 -x 3420 -y 110 -defaultsOSRD
preplace portBus TX_EN_OUT -pg 1 -lvl 8 -x 3420 -y 80 -defaultsOSRD
preplace portBus HDMI_TX_DAT_P_OUT -pg 1 -lvl 8 -x 3420 -y 50 -defaultsOSRD
preplace portBus HDMI_TX_DAT_N_OUT -pg 1 -lvl 8 -x 3420 -y 20 -defaultsOSRD
preplace portBus HDMI_RX_DAT_P_IN -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace portBus HDMI_RX_DAT_N_IN -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace inst vid_phy_controller -pg 1 -lvl 6 -x 2890 -y 360 -defaultsOSRD
preplace inst v_hdmi_tx_ss -pg 1 -lvl 5 -x 2520 -y 460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 44 42 43 41 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64} -defaultsOSRD
preplace inst v_hdmi_rx_ss -pg 1 -lvl 7 -x 3250 -y 370 -swap {0 1 2 3 4 5 6 7 8 41 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 9 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64} -defaultsOSRD
preplace inst v_tpg_ss_0 -pg 1 -lvl 4 -x 2200 -y 470 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 46 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 0 47 48 49 50 51 52 53} -defaultsOSRD
preplace inst audio_ss_0 -pg 1 -lvl 4 -x 2200 -y 330 -defaultsOSRD
preplace inst zynq_us_ss_0 -pg 1 -lvl 3 -x 570 -y 282 -swap {67 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 85 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 27 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 125 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 47 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 215 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 251 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 0 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298} -defaultsOSRD
preplace inst v_frmbuf_wr_0 -pg 1 -lvl 2 -x 230 -y 480 -swap {54 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 0 55 56 57 58 59 60 61 62 63 64 65 66} -defaultsOSRD
preplace inst v_frmbuf_rd_0 -pg 1 -lvl 2 -x 230 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 54 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 18 55 56 57 58 59 60 61 62 63 64 65 66} -defaultsOSRD
preplace inst zynq_us_ss_0|axi_interconnect_0 -pg 1 -lvl 3 -x 1540 -y 372 -defaultsOSRD
preplace inst zynq_us_ss_0|zynq_us -pg 1 -lvl 2 -x 1100 -y 312 -defaultsOSRD
preplace inst zynq_us_ss_0|fmch_axi_iic -pg 1 -lvl 4 -x 1800 -y 382 -defaultsOSRD
preplace inst zynq_us_ss_0|axi_interconnect_1 -pg 1 -lvl 1 -x 660 -y 292 -defaultsOSRD
preplace netloc net_bdry_in_reset 1 0 3 30J 560n NJ 560n 770J
preplace netloc net_zynq_us_ss_0_peripheral_aresetn 1 3 5 2960 350n 3580 340n 4090 210n 4630 910n NJ
preplace netloc net_zynq_us_ss_0_dcm_locked 1 0 7 60 640n 290J 650n 790J 1414n 3070 670n 3510 890n NJ 890n 4750J
preplace netloc net_zynq_us_ss_0_clk_out2 1 0 7 80 650n 280 550n 780J 1404n 3040 650n 3520 920n NJ 920n 4770J
preplace netloc net_zynq_us_ss_0_s_axi_aclk 1 3 4 3000 640n 3590 350n 4000 770n NJ
preplace netloc net_audio_ss_0_aud_acr_n_out 1 4 1 3460 450n
preplace netloc net_audio_ss_0_audio_clk 1 4 3 3610 880n NJ 880n 4740J
preplace netloc net_audio_ss_0_aud_acr_valid_out 1 4 1 3560 510n
preplace netloc net_audio_ss_0_aud_rstn 1 4 3 3570 860n NJ 860n 4730J
preplace netloc net_audio_ss_0_aud_acr_cts_out 1 4 1 3620 470n
preplace netloc net_v_hdmi_tx_ss_irq 1 2 4 850 1434n 3080J 680n 3530J 870n 3970
preplace netloc net_dru_ibufds_gt_odiv2_BUFG_GT_O 1 5 1 4020 630n
preplace netloc net_gt_refclk_buf_IBUF_OUT 1 4 2 NJ 950n 4010
preplace netloc net_gt_refclk_buf_IBUF_DS_ODIV2 1 4 1 3560 970n
preplace netloc net_vcc_const0_dout 1 4 1 N 1110n
preplace netloc net_vid_phy_controller_tx_tmds_clk 1 3 4 3120 720n 3450J 940n NJ 940n 4480
preplace netloc net_vid_phy_controller_rx_tmds_clk_n 1 6 2 4530J 410n 5210J
preplace netloc net_vid_phy_controller_rx_tmds_clk_p 1 6 2 4540J 420n 5140J
preplace netloc net_vid_phy_controller_tx_tmds_clk_n 1 6 2 4550J 430n 5170J
preplace netloc net_vid_phy_controller_tx_tmds_clk_p 1 6 2 4560J 440n 5150J
preplace netloc net_vid_phy_controller_tx_video_clk 1 4 3 3640 840n NJ 840n 4470
preplace netloc net_vid_phy_controller_irq 1 2 5 840 1464n 3110J 710n 3470J 930n NJ 930n 4500
preplace netloc net_vid_phy_controller_rx_video_clk 1 6 1 4590 550n
preplace netloc net_vid_phy_controller_txoutclk 1 4 3 3640 330n 4020 200n 4490
preplace netloc net_vid_phy_controller_rxoutclk 1 5 2 4100 760n 4530
preplace netloc net_v_hdmi_rx_ss_fid 1 4 4 3630 830n NJ 830n 4710J 510n 5100
preplace netloc net_v_hdmi_rx_ss_acr_cts 1 3 5 3130 610n 3460J 800n NJ 800n 4640J 480n 5120
preplace netloc net_v_hdmi_rx_ss_irq 1 2 6 830 1454n 3100J 700n 3490J 910n NJ 910n 4580J 530n 5090
preplace netloc net_v_hdmi_rx_ss_acr_n 1 3 5 3090 620n 3600J 810n NJ 810n 4660J 490n 5070
preplace netloc net_v_hdmi_rx_ss_acr_valid 1 3 5 3110 630n 3550J 820n NJ 820n 4690J 500n 5110
preplace netloc net_vcc_const_dout 1 5 3 4060 780n 4600J 460n 5160J
preplace netloc zynq_us_ss_0_Dout 1 1 3 310 660n 660J 1474n 2870
preplace netloc zynq_us_ss_0_Dout1 1 1 3 310 640n 680J 1394n 2860
preplace netloc v_frmbuf_rd_0_interrupt 1 2 1 820 280n
preplace netloc v_frmbuf_wr_0_interrupt 1 2 1 740 672n
preplace netloc intf_net_bdry_in_DRU_CLK_IN 1 0 4 NJ 960n NJ 960n 650J 1714n 3130J
preplace netloc intf_net_zynq_us_ss_0_IIC 1 3 5 2040J 250 NJ 250 NJ 250 NJ 250 3400J
preplace netloc intf_net_zynq_us_ss_0_M00_AXI 1 3 3 2030J 220 NJ 220 2670J
preplace netloc intf_net_zynq_us_ss_0_M02_AXI 1 3 2 2050J 240 2360J
preplace netloc intf_net_zynq_us_ss_0_M06_AXI 1 3 1 2050 320n
preplace netloc intf_net_zynq_us_ss_0_M08_AXI 1 3 1 2030 472n
preplace netloc intf_net_zynq_us_ss_0_M01_AXI 1 3 4 2060 260 NJ 260 NJ 260 3080J
preplace netloc intf_net_zynq_us_ss_0_M05_AXI 1 3 1 2040 322n
preplace netloc intf_net_audio_ss_0_axis_audio_out 1 4 1 2340 330n
preplace netloc intf_net_v_hdmi_tx_ss_LINK_DATA0_OUT 1 5 1 2670 350n
preplace netloc intf_net_v_hdmi_tx_ss_LINK_DATA2_OUT 1 5 1 2680 390n
preplace netloc intf_net_v_hdmi_tx_ss_LINK_DATA1_OUT 1 5 1 2710 370n
preplace netloc intf_net_v_hdmi_tx_ss_DDC_OUT 1 5 3 NJ 490 3090J 260 NJ
preplace netloc intf_net_vid_phy_controller_vid_phy_status_sb_tx 1 4 3 2370 370 2690J 460 3070
preplace netloc intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch0 1 6 1 3110 320n
preplace netloc intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch1 1 6 1 3070 340n
preplace netloc intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch2 1 6 1 3070 360n
preplace netloc intf_net_vid_phy_controller_vid_phy_status_sb_rx 1 6 1 3110 390n
preplace netloc intf_net_v_hdmi_rx_ss_AUDIO_OUT 1 3 5 2060 390 2350J 360 2700J 470 3100J 270 3390
preplace netloc intf_net_v_hdmi_rx_ss_VIDEO_OUT 1 7 1 N 390
preplace netloc intf_net_v_hdmi_rx_ss_DDC_OUT 1 7 1 NJ 370
preplace netloc v_frmbuf_rd_0_m_axi_mm_video 1 2 1 410 80n
preplace netloc v_frmbuf_wr_0_m_axi_mm_video 1 2 1 410 242n
preplace netloc rx_video_axis_reg_slice_M_AXIS 1 1 1 N 470
preplace netloc v_frmbuf_rd_0_m_axis_video 1 2 1 NJ 60
preplace netloc zynq_us_ss_0_M07_AXI 1 1 3 60 410 400J 574 2010
preplace netloc zynq_us_ss_0_M03_AXI 1 1 3 60 140 NJ 140 2020
preplace netloc tx_video_axis_reg_slice_M_AXIS 1 3 1 N 450
preplace netloc v_tpg_ss_0_m_axis_video 1 4 1 N 470
preplace netloc zynq_us_ss_0|net_zynq_us_pl_resetn0 1 2 1 N 322
preplace netloc zynq_us_ss_0|net_zynq_us_pl_clk0 1 1 3 800 202 1410 542 1710
preplace netloc zynq_us_ss_0|net_zynq_us_pl_clk1 1 2 1 1400 362n
preplace netloc zynq_us_ss_0|S00_ACLK_1 1 0 2 530 182 790
preplace netloc zynq_us_ss_0|zynq_us_emio_gpio_o 1 2 1 N 302
preplace netloc zynq_us_ss_0|intf_net_fmch_axi_iic_IIC 1 4 1 1900 242n
preplace netloc zynq_us_ss_0|intf_net_zynq_us_M_AXI_HPM0_LPD 1 2 1 N 262
preplace netloc zynq_us_ss_0|intf_net_axi_interconnect_0_M00_AXI 1 3 2 1670 262 NJ
preplace netloc zynq_us_ss_0|intf_net_axi_interconnect_0_M01_AXI 1 3 2 1680 282 NJ
preplace netloc zynq_us_ss_0|intf_net_axi_interconnect_0_M02_AXI 1 3 2 1690 302 NJ
preplace netloc zynq_us_ss_0|intf_net_axi_interconnect_0_M04_AXI 1 3 1 N 372
preplace netloc zynq_us_ss_0|intf_net_axi_interconnect_0_M05_AXI 1 3 2 1700 312 1890J
preplace netloc zynq_us_ss_0|intf_net_axi_interconnect_0_M06_AXI 1 3 2 1700 452 NJ
preplace netloc zynq_us_ss_0|intf_net_axi_interconnect_0_M08_AXI 1 3 2 1670 472 NJ
preplace netloc zynq_us_ss_0|Conn1 1 0 1 520 222n
preplace netloc zynq_us_ss_0|Conn2 1 0 1 N 242
preplace netloc zynq_us_ss_0|axi_interconnect_1_M00_AXI 1 1 1 N 292
preplace netloc zynq_us_ss_0|Conn3 1 3 2 1680 492 NJ
preplace netloc zynq_us_ss_0|Conn4 1 3 2 1690 512 NJ
levelinfo -pg 1 0 40 230 570 2200 2520 2890 3250 3420
levelinfo -hier zynq_us_ss_0 * 660 1100 1540 1800 *
pagesize -pg 1 -db -bbox -sgen -210 0 3640 590
pagesize -hier zynq_us_ss_0 -db -bbox -sgen 490 172 1930 552
",
   "Addressing View_ScaleFactor":"0.777914",
   "Addressing View_TopLeft":"-207,-293",
   "Color Coded_ExpandedHierarchyInLayout":"/zynq_us_ss_0",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port fmch_iic -pg 1 -lvl 8 -x 5230 -y 690 -defaultsOSRD
preplace port TX_DDC_OUT -pg 1 -lvl 8 -x 5230 -y 510 -defaultsOSRD
preplace port RX_DDC_OUT -pg 1 -lvl 8 -x 5230 -y 660 -defaultsOSRD
preplace port DRU_CLK_IN -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace port port-id_TX_HPD_IN -pg 1 -lvl 0 -x 0 -y 630 -defaultsOSRD
preplace port port-id_RX_DET_IN -pg 1 -lvl 0 -x 0 -y 570 -defaultsOSRD
preplace port port-id_RX_HPD_OUT -pg 1 -lvl 8 -x 5230 -y 480 -defaultsOSRD
preplace port port-id_HDMI_TX_CLK_P_OUT -pg 1 -lvl 8 -x 5230 -y 630 -defaultsOSRD
preplace port port-id_HDMI_TX_CLK_N_OUT -pg 1 -lvl 8 -x 5230 -y 600 -defaultsOSRD
preplace port port-id_TX_REFCLK_P_IN -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD
preplace port port-id_TX_REFCLK_N_IN -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace port port-id_HDMI_RX_CLK_P_IN -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port port-id_HDMI_RX_CLK_N_IN -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD
preplace port port-id_RX_REFCLK_P_OUT -pg 1 -lvl 8 -x 5230 -y 570 -defaultsOSRD
preplace port port-id_RX_REFCLK_N_OUT -pg 1 -lvl 8 -x 5230 -y 540 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace port port-id_SI5324_LOL_IN -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace port port-id_LED0 -pg 1 -lvl 8 -x 5230 -y 450 -defaultsOSRD
preplace portBus TX_EN_OUT -pg 1 -lvl 8 -x 5230 -y 420 -defaultsOSRD
preplace portBus HDMI_TX_DAT_P_OUT -pg 1 -lvl 8 -x 5230 -y 390 -defaultsOSRD
preplace portBus HDMI_TX_DAT_N_OUT -pg 1 -lvl 8 -x 5230 -y 360 -defaultsOSRD
preplace portBus HDMI_RX_DAT_P_IN -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace portBus HDMI_RX_DAT_N_IN -pg 1 -lvl 0 -x 0 -y 450 -defaultsOSRD
preplace portBus SI5324_RST_OUT -pg 1 -lvl 8 -x 5230 -y 910 -defaultsOSRD
preplace inst vid_phy_controller -pg 1 -lvl 6 -x 4290 -y 480 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 54 51 52 53 50 55 56 57 58 78 77 65 64 60 66 63 62 67 68 69 70 84 85 71 72 59 61 75 83 79 86 88 87 76 82 74 81 73 80} -defaultsOSRD
preplace inst vcc_const -pg 1 -lvl 5 -x 3800 -y 1210 -defaultsOSRD
preplace inst tx_video_axis_reg_slice -pg 1 -lvl 3 -x 1060 -y 80 -defaultsOSRD
preplace inst v_hdmi_tx_ss -pg 1 -lvl 5 -x 3800 -y 570 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 44 42 43 41 45 46 47 48 49 52 53 50 56 58 55 54 57 51 62 64 63 59 60 61} -defaultsOSRD
preplace inst v_hdmi_rx_ss -pg 1 -lvl 7 -x 4920 -y 720 -swap {0 1 2 3 4 5 6 7 8 41 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 9 42 43 44 45 46 47 48 49 54 55 64 51 53 52 57 56 58 59 62 50 60 61 63} -defaultsOSRD
preplace inst rx_video_axis_reg_slice -pg 1 -lvl 1 -x 180 -y 730 -defaultsOSRD
preplace inst dru_ibufds_gt_odiv2 -pg 1 -lvl 5 -x 3800 -y 1060 -swap {0 5 1 2 3 4 6} -defaultsOSRD
preplace inst gt_refclk_buf -pg 1 -lvl 4 -x 3290 -y 960 -defaultsOSRD
preplace inst vcc_const0 -pg 1 -lvl 4 -x 3290 -y 1110 -defaultsOSRD
preplace inst v_tpg_ss_0 -pg 1 -lvl 4 -x 3290 -y 820 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 46 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 0 47 48 49 50 51 52 53} -defaultsOSRD
preplace inst audio_ss_0 -pg 1 -lvl 4 -x 3290 -y 480 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 51 50 55 53 52 54 57 56 59 60 58} -defaultsOSRD
preplace inst zynq_us_ss_0 -pg 1 -lvl 3 -x 1060 -y 382 -swap {67 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 85 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 27 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 125 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 47 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 215 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 251 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 0 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 289 290 298 297 293 295 291 292 294 296 287 288} -defaultsOSRD
preplace inst v_frmbuf_wr_0 -pg 1 -lvl 2 -x 480 -y 750 -swap {54 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 0 55 56 57 58 59 60 61 62 63 64 65 66} -defaultsOSRD
preplace inst v_frmbuf_rd_0 -pg 1 -lvl 2 -x 480 -y 260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 54 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 18 55 56 57 58 59 60 61 62 63 64 65 66} -defaultsOSRD
preplace inst zynq_us_ss_0|axi_interconnect_0 -pg 1 -lvl 3 -x 2150 -y 502 -defaultsOSRD
preplace inst zynq_us_ss_0|xlconcat0 -pg 1 -lvl 1 -x 1140 -y 642 -defaultsOSRD
preplace inst zynq_us_ss_0|zynq_us -pg 1 -lvl 2 -x 1600 -y 412 -defaultsOSRD
preplace inst zynq_us_ss_0|fmch_axi_iic -pg 1 -lvl 4 -x 2530 -y 662 -defaultsOSRD
preplace inst zynq_us_ss_0|rst_processor_1_100M -pg 1 -lvl 3 -x 2150 -y 912 -defaultsOSRD
preplace inst zynq_us_ss_0|rst_processor_1_300M -pg 1 -lvl 4 -x 2530 -y 952 -defaultsOSRD
preplace inst zynq_us_ss_0|axi_interconnect_1 -pg 1 -lvl 1 -x 1140 -y 372 -defaultsOSRD
preplace inst zynq_us_ss_0|xlslice_0 -pg 1 -lvl 4 -x 2530 -y 1142 -defaultsOSRD
preplace inst zynq_us_ss_0|xlslice_1 -pg 1 -lvl 4 -x 2530 -y 1242 -defaultsOSRD
preplace netloc net_bdry_in_reset 1 0 3 30J 560 NJ 560 770J
preplace netloc net_bdry_in_TX_REFCLK_P_IN 1 0 6 50J 630 NJ 630 670J 1424 3060J 660 3540J 850 3960
preplace netloc net_bdry_in_TX_REFCLK_N_IN 1 0 6 40J 620 NJ 620 700J 1384 3020J 320 NJ 320 4070
preplace netloc net_bdry_in_HDMI_RX_CLK_P_IN 1 0 6 NJ 540 NJ 540 760J 1334 2910J 270 NJ 270 4100
preplace netloc net_bdry_in_SI5324_LOL_IN 1 0 6 NJ 600 NJ 600 720J 1364 2980J 310 NJ 310 4030
preplace netloc net_bdry_in_HDMI_RX_CLK_N_IN 1 0 6 20J 520 NJ 520 810J 1324 2920J 280 NJ 280 4080
preplace netloc net_bdry_in_HDMI_RX_DAT_P_IN 1 0 6 NJ 480 290J 530 750J 1354 2950J 300 NJ 300 4060
preplace netloc net_bdry_in_RX_DET_IN 1 0 7 NJ 570 NJ 570 690J 1444 3090J 690 3500J 900 NJ 900 4760
preplace netloc net_bdry_in_TX_HPD_IN 1 0 5 20J 610 NJ 610 710J 1374 3030J 340 3570
preplace netloc net_bdry_in_HDMI_RX_DAT_N_IN 1 0 6 NJ 450 NJ 450 800J 1344 2940J 290 NJ 290 3970
preplace netloc net_zynq_us_ss_0_peripheral_aresetn 1 3 5 2960 350 3580 340 4090 210 4630 910 NJ
preplace netloc net_zynq_us_ss_0_dcm_locked 1 0 7 60 640 290J 650 790J 1414 3070 670 3510 890 NJ 890 4750J
preplace netloc net_zynq_us_ss_0_clk_out2 1 0 7 80 650 280 550 780J 1404 3040 650 3520 920 NJ 920 4770J
preplace netloc net_zynq_us_ss_0_s_axi_aclk 1 3 4 3000 640 3590 350 4000 770 NJ
preplace netloc net_audio_ss_0_aud_acr_n_out 1 4 1 3460 450n
preplace netloc net_audio_ss_0_audio_clk 1 4 3 3610 880 NJ 880 4740J
preplace netloc net_audio_ss_0_aud_acr_valid_out 1 4 1 3560 510n
preplace netloc net_audio_ss_0_aud_rstn 1 4 3 3570 860 NJ 860 4730J
preplace netloc net_audio_ss_0_aud_acr_cts_out 1 4 1 3620 470n
preplace netloc net_v_hdmi_tx_ss_locked 1 5 3 3990 750 4570J 450 NJ
preplace netloc net_v_hdmi_tx_ss_irq 1 2 4 850 1434 3080J 680 3530J 870 3970
preplace netloc net_dru_ibufds_gt_odiv2_BUFG_GT_O 1 5 1 4020 630n
preplace netloc net_gt_refclk_buf_IBUF_OUT 1 4 2 NJ 950 4010
preplace netloc net_gt_refclk_buf_IBUF_DS_ODIV2 1 4 1 3560 970n
preplace netloc net_vcc_const0_dout 1 4 1 N 1110
preplace netloc net_vid_phy_controller_tx_tmds_clk 1 3 4 3120 720 3450J 940 NJ 940 4480
preplace netloc net_vid_phy_controller_rx_tmds_clk_n 1 6 2 4530J 410 5210J
preplace netloc net_vid_phy_controller_rx_tmds_clk_p 1 6 2 4540J 420 5140J
preplace netloc net_vid_phy_controller_tx_tmds_clk_n 1 6 2 4550J 430 5170J
preplace netloc net_vid_phy_controller_tx_tmds_clk_p 1 6 2 4560J 440 5150J
preplace netloc net_vid_phy_controller_tx_video_clk 1 4 3 3640 840 NJ 840 4470
preplace netloc net_vid_phy_controller_irq 1 2 5 840 1464 3110J 710 3470J 930 NJ 930 4500
preplace netloc net_vid_phy_controller_rx_video_clk 1 6 1 4590 550n
preplace netloc net_vid_phy_controller_txoutclk 1 4 3 3640 330 4020 200 4490
preplace netloc net_vid_phy_controller_phy_txn_out 1 6 2 4510 360 NJ
preplace netloc net_vid_phy_controller_phy_txp_out 1 6 2 4520 390 NJ
preplace netloc net_vid_phy_controller_rxoutclk 1 5 2 4100 760 4530
preplace netloc net_v_hdmi_rx_ss_fid 1 4 4 3630 830 NJ 830 4710J 510 5100
preplace netloc net_v_hdmi_rx_ss_acr_cts 1 3 5 3130 610 3460J 800 NJ 800 4640J 480 5120
preplace netloc net_v_hdmi_rx_ss_irq 1 2 6 830 1454 3100J 700 3490J 910 NJ 910 4580J 530 5090
preplace netloc net_v_hdmi_rx_ss_acr_n 1 3 5 3090 620 3600J 810 NJ 810 4660J 490 5070
preplace netloc net_v_hdmi_rx_ss_acr_valid 1 3 5 3110 630 3550J 820 NJ 820 4690J 500 5110
preplace netloc net_v_hdmi_rx_ss_hpd 1 7 1 5190 480n
preplace netloc net_vcc_const_dout 1 5 3 4060 780 4600J 460 5160J
preplace netloc zynq_us_ss_0_Dout 1 1 3 310 660 660J 1474 2870
preplace netloc zynq_us_ss_0_Dout1 1 1 3 310 640 680J 1394 2860
preplace netloc v_frmbuf_rd_0_interrupt 1 2 1 820 280n
preplace netloc v_frmbuf_wr_0_interrupt 1 2 1 740 672n
preplace netloc intf_net_bdry_in_DRU_CLK_IN 1 0 4 NJ 960 NJ 960 650J 1714 3130J
preplace netloc intf_net_zynq_us_ss_0_IIC 1 3 5 2880J 180 NJ 180 NJ 180 NJ 180 5180J
preplace netloc intf_net_zynq_us_ss_0_M00_AXI 1 3 3 2900J 260 NJ 260 4110J
preplace netloc intf_net_zynq_us_ss_0_M02_AXI 1 3 2 2930J 330 3620J
preplace netloc intf_net_zynq_us_ss_0_M06_AXI 1 3 1 2970 410n
preplace netloc intf_net_zynq_us_ss_0_M08_AXI 1 3 1 2990 542n
preplace netloc intf_net_zynq_us_ss_0_M01_AXI 1 3 4 2890 190 NJ 190 NJ 190 4680J
preplace netloc intf_net_zynq_us_ss_0_M05_AXI 1 3 1 3010 502n
preplace netloc intf_net_audio_ss_0_axis_audio_out 1 4 1 N 430
preplace netloc intf_net_v_hdmi_tx_ss_LINK_DATA0_OUT 1 5 1 4010 290n
preplace netloc intf_net_v_hdmi_tx_ss_LINK_DATA2_OUT 1 5 1 4050 330n
preplace netloc intf_net_v_hdmi_tx_ss_LINK_DATA1_OUT 1 5 1 4040 310n
preplace netloc intf_net_v_hdmi_tx_ss_DDC_OUT 1 5 3 3980J 850 4720J 520 5200J
preplace netloc intf_net_vid_phy_controller_vid_phy_status_sb_tx 1 4 3 3630 170 NJ 170 4500
preplace netloc intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch0 1 6 1 4700 310n
preplace netloc intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch1 1 6 1 4670 330n
preplace netloc intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch2 1 6 1 4650 350n
preplace netloc intf_net_vid_phy_controller_vid_phy_status_sb_rx 1 6 1 4620 370n
preplace netloc intf_net_v_hdmi_rx_ss_AUDIO_OUT 1 3 5 3100 600 3620J 790 NJ 790 4610J 470 5080
preplace netloc intf_net_v_hdmi_rx_ss_VIDEO_OUT 1 0 8 70 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 5130
preplace netloc intf_net_v_hdmi_rx_ss_DDC_OUT 1 7 1 NJ 660
preplace netloc v_frmbuf_rd_0_m_axi_mm_video 1 2 1 850 260n
preplace netloc v_frmbuf_wr_0_m_axi_mm_video 1 2 1 730 322n
preplace netloc rx_video_axis_reg_slice_M_AXIS 1 1 1 290 720n
preplace netloc v_frmbuf_rd_0_m_axis_video 1 2 1 730J 60n
preplace netloc zynq_us_ss_0_M07_AXI 1 1 3 300 170 NJ 170 2870
preplace netloc zynq_us_ss_0_M03_AXI 1 1 3 310 180 NJ 180 2860
preplace netloc tx_video_axis_reg_slice_M_AXIS 1 3 1 3050 80n
preplace netloc v_tpg_ss_0_m_axis_video 1 4 1 3480 450n
preplace netloc zynq_us_ss_0|net_bdry_in_ext_reset_in 1 0 4 NJ 532 1280J 292 1950 1012 2340J
preplace netloc zynq_us_ss_0|net_bdry_in_hdmi_rx_irq 1 0 1 990 592n
preplace netloc zynq_us_ss_0|net_bdry_in_hdmi_tx_irq 1 0 1 980 612n
preplace netloc zynq_us_ss_0|net_bdry_in_vphy_irq 1 0 1 1000 592n
preplace netloc zynq_us_ss_0|net_xlconcat0_dout 1 1 1 1300 432n
preplace netloc zynq_us_ss_0|net_rst_processor_1_100M_interconnect_aresetn 1 2 2 1970 802 2320
preplace netloc zynq_us_ss_0|net_rst_processor_1_100M_peripheral_aresetn 1 2 3 1980 782 2350 1062 NJ
preplace netloc zynq_us_ss_0|net_zynq_us_pl_resetn0 1 2 2 1900 1022 2360
preplace netloc zynq_us_ss_0|net_zynq_us_pl_clk0 1 1 4 1300 302 1930 1042 2330 1082 NJ
preplace netloc zynq_us_ss_0|net_zynq_us_pl_clk1 1 2 3 1920 812 2360 782 NJ
preplace netloc zynq_us_ss_0|net_rst_processor_1_300M_peripheral_aresetn 1 4 1 N 992
preplace netloc zynq_us_ss_0|net_rst_processor_1_300M_interconnect_aresetn 1 0 5 990 222 NJ 222 1960 792 NJ 792 2700
preplace netloc zynq_us_ss_0|S00_ACLK_1 1 0 2 1000 522 1290
preplace netloc zynq_us_ss_0|zynq_us_emio_gpio_o 1 2 2 1910J 1032 2320
preplace netloc zynq_us_ss_0|xlslice_0_Dout 1 4 1 NJ 1142
preplace netloc zynq_us_ss_0|xlslice_1_Dout 1 4 1 NJ 1242
preplace netloc zynq_us_ss_0|In3_1 1 0 1 N 652
preplace netloc zynq_us_ss_0|In4_1 1 0 1 N 672
preplace netloc zynq_us_ss_0|fmch_axi_iic_iic2intc_irpt 1 0 5 990 1052 NJ 1052 NJ 1052 NJ 1052 2710
preplace netloc zynq_us_ss_0|intf_net_fmch_axi_iic_IIC 1 4 1 2710 402n
preplace netloc zynq_us_ss_0|intf_net_zynq_us_M_AXI_HPM0_LPD 1 2 1 1940 282n
preplace netloc zynq_us_ss_0|intf_net_axi_interconnect_0_M00_AXI 1 3 2 N 422 NJ
preplace netloc zynq_us_ss_0|intf_net_axi_interconnect_0_M01_AXI 1 3 2 N 442 NJ
preplace netloc zynq_us_ss_0|intf_net_axi_interconnect_0_M02_AXI 1 3 2 N 462 NJ
preplace netloc zynq_us_ss_0|intf_net_axi_interconnect_0_M04_AXI 1 3 1 2320 502n
preplace netloc zynq_us_ss_0|intf_net_axi_interconnect_0_M05_AXI 1 3 2 2330 502 NJ
preplace netloc zynq_us_ss_0|intf_net_axi_interconnect_0_M06_AXI 1 3 2 2340 522 NJ
preplace netloc zynq_us_ss_0|intf_net_axi_interconnect_0_M08_AXI 1 3 2 2350 542 NJ
preplace netloc zynq_us_ss_0|Conn1 1 0 1 N 302
preplace netloc zynq_us_ss_0|Conn2 1 0 1 980 282n
preplace netloc zynq_us_ss_0|axi_interconnect_1_M00_AXI 1 1 1 N 372
preplace netloc zynq_us_ss_0|Conn3 1 3 2 N 562 NJ
preplace netloc zynq_us_ss_0|Conn4 1 3 2 2360 582 NJ
levelinfo -pg 1 0 180 480 1060 3290 3800 4290 4920 5230
levelinfo -hier zynq_us_ss_0 * 1140 1600 2150 2530 *
pagesize -pg 1 -db -bbox -sgen -210 0 5450 1730
pagesize -hier zynq_us_ss_0 -db -bbox -sgen 950 212 2740 1302
",
   "Color Coded_ScaleFactor":"1.31226",
   "Color Coded_TopLeft":"1813,64",
   "Default View_Layers":"/zynq_us_ss_0/net_zynq_us_pl_clk1:true|/net_vid_phy_controller_tx_tmds_clk:true|/net_vid_phy_controller_rx_tmds_clk_n:true|/net_v_hdmi_tx_ss_irq:true|/net_vid_phy_controller_rx_tmds_clk_p:true|/zynq_us_ss_0/net_zynq_us_pl_clk0:true|/net_bdry_in_reset:true|/zynq_us_ss_0/net_rst_processor_1_300M_interconnect_aresetn:true|/v_frmbuf_wr_0_interrupt:true|/net_gt_refclk_buf_IBUF_DS_ODIV2:true|/zynq_us_ss_0/net_zynq_us_pl_resetn0:true|/net_vid_phy_controller_irq:true|/zynq_us_ss_0/net_rst_processor_1_300M_peripheral_aresetn:true|/net_dru_ibufds_gt_odiv2_BUFG_GT_O:true|/zynq_us_ss_0/net_rst_processor_1_100M_interconnect_aresetn:true|/net_vid_phy_controller_tx_video_clk:true|/net_gt_refclk_buf_IBUF_OUT:true|/net_vid_phy_controller_tx_tmds_clk_n:true|/net_vid_phy_controller_rxoutclk:true|/net_vid_phy_controller_rx_video_clk:true|/net_v_hdmi_rx_ss_irq:true|/audio_ss_0/net_clk_wiz_clk_out1:true|/zynq_us_ss_0/net_rst_processor_1_100M_peripheral_aresetn:true|/v_frmbuf_rd_0_interrupt:true|/zynq_us_ss_0/fmch_axi_iic_iic2intc_irpt:true|/net_vid_phy_controller_tx_tmds_clk_p:true|/net_vid_phy_controller_txoutclk:true|/audio_ss_0/net_hdmi_acr_ctrl_aud_resetn_out:true|",
   "Default View_ScaleFactor":"0.301848",
   "Default View_TopLeft":"-1229,-411",
   "Display-PortTypeClock":"true",
   "Display-PortTypeGtUsrClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/zynq_us_ss_0/net_zynq_us_pl_clk1:false|/net_vid_phy_controller_tx_tmds_clk:false|/net_vid_phy_controller_rx_tmds_clk_n:false|/net_v_hdmi_tx_ss_irq:false|/net_vid_phy_controller_rx_tmds_clk_p:false|/zynq_us_ss_0/net_zynq_us_pl_clk0:false|/net_bdry_in_reset:false|/zynq_us_ss_0/net_rst_processor_1_300M_interconnect_aresetn:false|/v_frmbuf_wr_0_interrupt:false|/net_gt_refclk_buf_IBUF_DS_ODIV2:false|/zynq_us_ss_0/net_zynq_us_pl_resetn0:false|/net_vid_phy_controller_irq:false|/zynq_us_ss_0/net_rst_processor_1_300M_peripheral_aresetn:false|/net_dru_ibufds_gt_odiv2_BUFG_GT_O:false|/zynq_us_ss_0/net_rst_processor_1_100M_interconnect_aresetn:false|/net_vid_phy_controller_tx_video_clk:false|/net_gt_refclk_buf_IBUF_OUT:false|/net_vid_phy_controller_tx_tmds_clk_n:false|/net_vid_phy_controller_rxoutclk:false|/net_vid_phy_controller_rx_video_clk:false|/net_v_hdmi_rx_ss_irq:false|/audio_ss_0/net_clk_wiz_clk_out1:false|/zynq_us_ss_0/net_rst_processor_1_100M_peripheral_aresetn:false|/v_frmbuf_rd_0_interrupt:false|/zynq_us_ss_0/fmch_axi_iic_iic2intc_irpt:false|/net_vid_phy_controller_tx_tmds_clk_p:false|/net_vid_phy_controller_txoutclk:false|/audio_ss_0/net_hdmi_acr_ctrl_aud_resetn_out:false|",
   "Interfaces View_ScaleFactor":"0.719093",
   "Interfaces View_TopLeft":"-206,-296",
   "Reduced Jogs_Layers":"/zynq_us_ss_0/net_zynq_us_pl_clk1:true|/net_vid_phy_controller_tx_tmds_clk:true|/net_vid_phy_controller_rx_tmds_clk_n:true|/net_v_hdmi_tx_ss_irq:true|/net_vid_phy_controller_rx_tmds_clk_p:true|/zynq_us_ss_0/net_zynq_us_pl_clk0:true|/net_bdry_in_reset:true|/zynq_us_ss_0/net_rst_processor_1_300M_interconnect_aresetn:true|/v_frmbuf_wr_0_interrupt:true|/net_gt_refclk_buf_IBUF_DS_ODIV2:true|/zynq_us_ss_0/net_zynq_us_pl_resetn0:true|/net_vid_phy_controller_irq:true|/zynq_us_ss_0/net_rst_processor_1_300M_peripheral_aresetn:true|/net_dru_ibufds_gt_odiv2_BUFG_GT_O:true|/zynq_us_ss_0/net_rst_processor_1_100M_interconnect_aresetn:true|/net_vid_phy_controller_tx_video_clk:true|/net_gt_refclk_buf_IBUF_OUT:true|/net_vid_phy_controller_tx_tmds_clk_n:true|/net_vid_phy_controller_rxoutclk:true|/net_vid_phy_controller_rx_video_clk:true|/net_v_hdmi_rx_ss_irq:true|/audio_ss_0/net_clk_wiz_clk_out1:true|/zynq_us_ss_0/net_rst_processor_1_100M_peripheral_aresetn:true|/v_frmbuf_rd_0_interrupt:true|/zynq_us_ss_0/fmch_axi_iic_iic2intc_irpt:true|/net_vid_phy_controller_tx_tmds_clk_p:true|/net_vid_phy_controller_txoutclk:true|/audio_ss_0/net_hdmi_acr_ctrl_aud_resetn_out:true|",
   "Reduced Jogs_ScaleFactor":"0.433751",
   "Reduced Jogs_TopLeft":"-205,-187",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port fmch_iic -pg 1 -lvl 8 -x 3340 -y 880 -defaultsOSRD
preplace port TX_DDC_OUT -pg 1 -lvl 8 -x 3340 -y 410 -defaultsOSRD
preplace port RX_DDC_OUT -pg 1 -lvl 8 -x 3340 -y 560 -defaultsOSRD
preplace port DRU_CLK_IN -pg 1 -lvl 0 -x -80 -y 1680 -defaultsOSRD
preplace port port-id_TX_HPD_IN -pg 1 -lvl 0 -x -80 -y 1620 -defaultsOSRD
preplace port port-id_RX_DET_IN -pg 1 -lvl 0 -x -80 -y 230 -defaultsOSRD
preplace port port-id_RX_HPD_OUT -pg 1 -lvl 8 -x 3340 -y 660 -defaultsOSRD
preplace port port-id_HDMI_TX_CLK_P_OUT -pg 1 -lvl 8 -x 3340 -y 230 -defaultsOSRD
preplace port port-id_HDMI_TX_CLK_N_OUT -pg 1 -lvl 8 -x 3340 -y 260 -defaultsOSRD
preplace port port-id_TX_REFCLK_P_IN -pg 1 -lvl 0 -x -80 -y 1650 -defaultsOSRD
preplace port port-id_TX_REFCLK_N_IN -pg 1 -lvl 0 -x -80 -y 1590 -defaultsOSRD
preplace port port-id_HDMI_RX_CLK_P_IN -pg 1 -lvl 0 -x -80 -y 50 -defaultsOSRD
preplace port port-id_HDMI_RX_CLK_N_IN -pg 1 -lvl 0 -x -80 -y 80 -defaultsOSRD
preplace port port-id_RX_REFCLK_P_OUT -pg 1 -lvl 8 -x 3340 -y 290 -defaultsOSRD
preplace port port-id_RX_REFCLK_N_OUT -pg 1 -lvl 8 -x 3340 -y 320 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x -80 -y 600 -defaultsOSRD
preplace port port-id_SI5324_LOL_IN -pg 1 -lvl 0 -x -80 -y 1560 -defaultsOSRD
preplace port port-id_LED0 -pg 1 -lvl 8 -x 3340 -y 440 -defaultsOSRD
preplace portBus TX_EN_OUT -pg 1 -lvl 8 -x 3340 -y 840 -defaultsOSRD
preplace portBus HDMI_TX_DAT_P_OUT -pg 1 -lvl 8 -x 3340 -y 380 -defaultsOSRD
preplace portBus HDMI_TX_DAT_N_OUT -pg 1 -lvl 8 -x 3340 -y 350 -defaultsOSRD
preplace portBus HDMI_RX_DAT_P_IN -pg 1 -lvl 0 -x -80 -y 140 -defaultsOSRD
preplace portBus HDMI_RX_DAT_N_IN -pg 1 -lvl 0 -x -80 -y 110 -defaultsOSRD
preplace portBus SI5324_RST_OUT -pg 1 -lvl 8 -x 3340 -y 810 -defaultsOSRD
preplace inst vid_phy_controller -pg 1 -lvl 6 -x 2610 -y 290 -defaultsOSRD
preplace inst vcc_const -pg 1 -lvl 6 -x 2610 -y 790 -defaultsOSRD
preplace inst tx_video_axis_reg_slice -pg 1 -lvl 3 -x 1000 -y 380 -defaultsOSRD
preplace inst v_hdmi_tx_ss -pg 1 -lvl 5 -x 2010 -y 370 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 44 42 43 41 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64} -defaultsOSRD
preplace inst v_hdmi_rx_ss -pg 1 -lvl 7 -x 3130 -y 620 -swap {0 1 2 3 4 5 6 7 8 41 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 9 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64} -defaultsOSRD
preplace inst rx_video_axis_reg_slice -pg 1 -lvl 1 -x 140 -y 690 -defaultsOSRD
preplace inst dru_ibufds_gt_odiv2 -pg 1 -lvl 5 -x 2010 -y 1780 -defaultsOSRD
preplace inst gt_refclk_buf -pg 1 -lvl 4 -x 1526 -y 1680 -defaultsOSRD
preplace inst vcc_const0 -pg 1 -lvl 4 -x 1526 -y 1790 -defaultsOSRD
preplace inst audio_ss_0 -pg 1 -lvl 4 -x 1526 -y 380 -defaultsOSRD
preplace inst zynq_us_ss_0 -pg 1 -lvl 3 -x 1000 -y 650 -defaultsOSRD
preplace inst v_frmbuf_wr_0 -pg 1 -lvl 2 -x 500 -y 710 -swap {54 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 0 55 56 57 58 59 60 61 62 63 64 65 66} -defaultsOSRD
preplace inst v_frmbuf_rd_0 -pg 1 -lvl 2 -x 500 -y 530 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 54 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 18 55 56 57 58 59 60 61 62 63 64 65 66} -defaultsOSRD
preplace netloc net_audio_ss_0_aud_acr_cts_out 1 4 1 1760 350n
preplace netloc net_audio_ss_0_aud_acr_n_out 1 4 1 1740 370n
preplace netloc net_audio_ss_0_aud_acr_valid_out 1 4 1 1730 390n
preplace netloc net_audio_ss_0_aud_rstn 1 4 3 1800 710 2260J 700 2970J
preplace netloc net_audio_ss_0_audio_clk 1 4 3 1790 670 NJ 670 NJ
preplace netloc net_bdry_in_HDMI_RX_CLK_N_IN 1 0 6 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 2210J
preplace netloc net_bdry_in_HDMI_RX_CLK_P_IN 1 0 6 -60J 30 NJ 30 NJ 30 NJ 30 NJ 30 2400J
preplace netloc net_bdry_in_HDMI_RX_DAT_N_IN 1 0 6 -40J 90 NJ 90 NJ 90 NJ 90 NJ 90 2380J
preplace netloc net_bdry_in_HDMI_RX_DAT_P_IN 1 0 6 NJ 140 NJ 140 NJ 140 1160J 120 NJ 120 2240J
preplace netloc net_bdry_in_RX_DET_IN 1 0 7 -50J 40 NJ 40 NJ 40 NJ 40 NJ 40 2360J 630 NJ
preplace netloc net_bdry_in_SI5324_LOL_IN 1 0 6 -30J 50 NJ 50 NJ 50 NJ 50 NJ 50 2410J
preplace netloc net_bdry_in_TX_HPD_IN 1 0 5 0J 240 NJ 240 NJ 240 NJ 240 1750J
preplace netloc net_bdry_in_TX_REFCLK_N_IN 1 0 6 -20J 100 NJ 100 NJ 100 NJ 100 NJ 100 2200J
preplace netloc net_bdry_in_TX_REFCLK_P_IN 1 0 6 -10J 150 NJ 150 NJ 150 1240J 130 NJ 130 2390J
preplace netloc net_bdry_in_reset 1 0 3 NJ 600 250J 610 690J
preplace netloc net_dru_ibufds_gt_odiv2_BUFG_GT_O 1 5 1 2370 280n
preplace netloc net_gt_refclk_buf_IBUF_DS_ODIV2 1 4 1 1770 1690n
preplace netloc net_gt_refclk_buf_IBUF_OUT 1 4 2 1720J 140 2330
preplace netloc net_v_hdmi_rx_ss_acr_cts 1 3 5 1300 110 NJ 110 2350J 580 2910J 420 3290
preplace netloc net_v_hdmi_rx_ss_acr_n 1 3 5 1320 860 NJ 860 NJ 860 2820J 850 3320
preplace netloc net_v_hdmi_rx_ss_acr_valid 1 3 5 1330 870 NJ 870 NJ 870 2830J 860 3310
preplace netloc net_v_hdmi_rx_ss_fid 1 4 4 1830 890 NJ 890 NJ 890 3290
preplace netloc net_v_hdmi_rx_ss_hpd 1 7 1 NJ 660
preplace netloc net_v_hdmi_rx_ss_irq 1 2 6 730 60 NJ 60 NJ 60 2320J 880 NJ 880 3300
preplace netloc net_v_hdmi_tx_ss_irq 1 2 4 740 70 NJ 70 NJ 70 2190
preplace netloc net_v_hdmi_tx_ss_locked 1 5 3 2290J 590 2940J 430 3320J
preplace netloc net_vcc_const0_dout 1 4 1 1770 1750n
preplace netloc net_vcc_const_dout 1 5 3 2400 850 2810 840 NJ
preplace netloc net_vid_phy_controller_irq 1 2 5 750 280 1270J 620 NJ 620 NJ 620 2810
preplace netloc net_vid_phy_controller_phy_txn_out 1 6 2 2910J 350 NJ
preplace netloc net_vid_phy_controller_phy_txp_out 1 6 2 2920J 380 NJ
preplace netloc net_vid_phy_controller_rx_tmds_clk_n 1 6 2 2900J 320 NJ
preplace netloc net_vid_phy_controller_rx_tmds_clk_p 1 6 2 2880J 290 NJ
preplace netloc net_vid_phy_controller_rx_video_clk 1 6 1 2890 320n
preplace netloc net_vid_phy_controller_rxoutclk 1 5 2 2410 650 2860
preplace netloc net_vid_phy_controller_tx_tmds_clk 1 3 4 1310 690 NJ 690 2240J 680 2850
preplace netloc net_vid_phy_controller_tx_tmds_clk_n 1 6 2 2900J 260 NJ
preplace netloc net_vid_phy_controller_tx_tmds_clk_p 1 6 2 2880J 230 NJ
preplace netloc net_vid_phy_controller_tx_video_clk 1 4 3 1820 640 NJ 640 2840
preplace netloc net_vid_phy_controller_txoutclk 1 4 3 1810 590 2280 610 2820
preplace netloc net_zynq_us_ss_0_clk_out2 1 0 7 30 770 260 450 710J 460 1200 510 1760 720 NJ 720 2870J
preplace netloc net_zynq_us_ss_0_dcm_locked 1 0 7 20 440 NJ 440 720J 470 1220 530 1740 730 NJ 730 NJ
preplace netloc net_zynq_us_ss_0_peripheral_aresetn 1 3 5 1290 520 1780 610 2270 710 2880 810 NJ
preplace netloc net_zynq_us_ss_0_s_axi_aclk 1 3 4 1280 500 1770 600 2390 600 2970J
preplace netloc v_frmbuf_rd_0_interrupt 1 2 1 710 550n
preplace netloc v_frmbuf_wr_0_interrupt 1 2 1 N 720
preplace netloc zynq_us_ss_0_Dout 1 1 3 280 260 NJ 260 1190
preplace netloc zynq_us_ss_0_Dout1 1 1 3 290 270 NJ 270 1180
preplace netloc intf_net_audio_ss_0_axis_audio_out 1 4 1 1730 230n
preplace netloc intf_net_bdry_in_DRU_CLK_IN 1 0 4 NJ 1680 NJ 1680 720J 896 1240J
preplace netloc intf_net_v_hdmi_rx_ss_AUDIO_OUT 1 3 5 1290 10 NJ 10 NJ 10 NJ 10 3310
preplace netloc intf_net_v_hdmi_rx_ss_DDC_OUT 1 7 1 NJ 560
preplace netloc intf_net_v_hdmi_rx_ss_VIDEO_OUT 1 0 8 10 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 3300
preplace netloc intf_net_v_hdmi_tx_ss_DDC_OUT 1 5 3 2300J 560 2880J 410 NJ
preplace netloc intf_net_v_hdmi_tx_ss_LINK_DATA0_OUT 1 5 1 2220 100n
preplace netloc intf_net_v_hdmi_tx_ss_LINK_DATA1_OUT 1 5 1 2270 120n
preplace netloc intf_net_v_hdmi_tx_ss_LINK_DATA2_OUT 1 5 1 2340 140n
preplace netloc intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch0 1 6 1 2970 120n
preplace netloc intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch1 1 6 1 2960 140n
preplace netloc intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch2 1 6 1 2950 160n
preplace netloc intf_net_vid_phy_controller_vid_phy_status_sb_rx 1 6 1 2930 200n
preplace netloc intf_net_vid_phy_controller_vid_phy_status_sb_tx 1 4 3 1810 150 2310J 570 2830
preplace netloc intf_net_zynq_us_ss_0_IIC 1 3 5 1210J 662 1780J 660 NJ 660 2860J 870 3320J
preplace netloc intf_net_zynq_us_ss_0_M00_AXI 1 3 3 1250J 680 NJ 680 2230
preplace netloc intf_net_zynq_us_ss_0_M01_AXI 1 3 4 1230 700 NJ 700 2250J 690 2960J
preplace netloc intf_net_zynq_us_ss_0_M02_AXI 1 3 2 1240J 230 1710
preplace netloc intf_net_zynq_us_ss_0_M06_AXI 1 3 1 1260 310n
preplace netloc rx_video_axis_reg_slice_M_AXIS 1 1 1 270 680n
preplace netloc tx_video_axis_reg_slice_M_AXIS 1 3 2 1250 250 NJ
preplace netloc v_frmbuf_rd_0_m_axi_mm_video 1 2 1 720 530n
preplace netloc v_frmbuf_rd_0_m_axis_video 1 2 1 700J 360n
preplace netloc v_frmbuf_wr_0_m_axi_mm_video 1 2 1 700 600n
preplace netloc zynq_us_ss_0_M03_AXI 1 1 3 310 290 NJ 290 1170
preplace netloc zynq_us_ss_0_M05_AXI 1 1 3 300 300 NJ 300 1160
levelinfo -pg 1 -80 140 500 1000 1526 2010 2610 3130 3340
pagesize -pg 1 -db -bbox -sgen -310 0 3580 2450
"
}
{
   "da_zynq_ultra_ps_e_cnt":"1"
}
