#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Aug  8 00:40:26 2024
# Process ID: 816179
# Current directory: /home/berkb/Project/model_2/hls4ml_prj
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/berkb/Project/model_2/hls4ml_prj/vivado.log
# Journal file: /home/berkb/Project/model_2/hls4ml_prj/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "Encoder"
## variable backend
## set backend "vivado"
## variable part
## set part "xcvu13p-flga2577-2-e"
## variable clock_period
## set clock_period 10
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top Encoder -part xcvu13p-flga2577-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Common 17-86] Your Synthesis license expires in 29 day(s)
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 816223
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.223 ; gain = 0.000 ; free physical = 152 ; free virtual = 5452
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Encoder' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:74]
INFO: [Synth 8-3491] module 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s.vhd:12' bound to instance 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0' of component 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1413]
INFO: [Synth 8-638] synthesizing module 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s.vhd:33]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s.vhd:91]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (1#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (2#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (3#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s' (4#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s.vhd:33]
INFO: [Synth 8-3491] module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:12' bound to instance 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_U0' of component 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1432]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_9s_16s_25_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9s_16s_25_1_1.vhd:31' bound to instance 'Encoder_mul_mul_9s_16s_25_1_1_U4' of component 'Encoder_mul_mul_9s_16s_25_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1290]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_9s_16s_25_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9s_16s_25_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_9s_16s_25_1_1_DSP48_0' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9s_16s_25_1_1.vhd:6' bound to instance 'Encoder_mul_mul_9s_16s_25_1_1_DSP48_0_U' of component 'Encoder_mul_mul_9s_16s_25_1_1_DSP48_0' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9s_16s_25_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_9s_16s_25_1_1_DSP48_0' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9s_16s_25_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_9s_16s_25_1_1_DSP48_0' (5#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9s_16s_25_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_9s_16s_25_1_1' (6#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9s_16s_25_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_10s_16s_26_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_16s_26_1_1.vhd:31' bound to instance 'Encoder_mul_mul_10s_16s_26_1_1_U5' of component 'Encoder_mul_mul_10s_16s_26_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1302]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_10s_16s_26_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_10s_16s_26_1_1_DSP48_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_16s_26_1_1.vhd:6' bound to instance 'Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U' of component 'Encoder_mul_mul_10s_16s_26_1_1_DSP48_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_16s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_10s_16s_26_1_1_DSP48_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_10s_16s_26_1_1_DSP48_1' (7#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_10s_16s_26_1_1' (8#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_10s_16s_26_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_16s_26_1_1.vhd:31' bound to instance 'Encoder_mul_mul_10s_16s_26_1_1_U6' of component 'Encoder_mul_mul_10s_16s_26_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1314]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_11s_16s_27_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_16s_27_1_1.vhd:31' bound to instance 'Encoder_mul_mul_11s_16s_27_1_1_U7' of component 'Encoder_mul_mul_11s_16s_27_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1326]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_11s_16s_27_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_16s_27_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_11s_16s_27_1_1_DSP48_2' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_16s_27_1_1.vhd:6' bound to instance 'Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U' of component 'Encoder_mul_mul_11s_16s_27_1_1_DSP48_2' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_16s_27_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_11s_16s_27_1_1_DSP48_2' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_16s_27_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_11s_16s_27_1_1_DSP48_2' (9#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_16s_27_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_11s_16s_27_1_1' (10#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_16s_27_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_11ns_16s_27_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11ns_16s_27_1_1.vhd:31' bound to instance 'Encoder_mul_mul_11ns_16s_27_1_1_U8' of component 'Encoder_mul_mul_11ns_16s_27_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1338]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_11ns_16s_27_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11ns_16s_27_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11ns_16s_27_1_1.vhd:6' bound to instance 'Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U' of component 'Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11ns_16s_27_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11ns_16s_27_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3' (11#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11ns_16s_27_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_11ns_16s_27_1_1' (12#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11ns_16s_27_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_12ns_16s_28_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12ns_16s_28_1_1.vhd:31' bound to instance 'Encoder_mul_mul_12ns_16s_28_1_1_U9' of component 'Encoder_mul_mul_12ns_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1350]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_12ns_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12ns_16s_28_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12ns_16s_28_1_1.vhd:6' bound to instance 'Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U' of component 'Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12ns_16s_28_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12ns_16s_28_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4' (13#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12ns_16s_28_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_12ns_16s_28_1_1' (14#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12ns_16s_28_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_12s_16s_28_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12s_16s_28_1_1.vhd:31' bound to instance 'Encoder_mul_mul_12s_16s_28_1_1_U10' of component 'Encoder_mul_mul_12s_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1362]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_12s_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12s_16s_28_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_12s_16s_28_1_1_DSP48_5' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12s_16s_28_1_1.vhd:6' bound to instance 'Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U' of component 'Encoder_mul_mul_12s_16s_28_1_1_DSP48_5' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12s_16s_28_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_12s_16s_28_1_1_DSP48_5' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12s_16s_28_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_12s_16s_28_1_1_DSP48_5' (15#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12s_16s_28_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_12s_16s_28_1_1' (16#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12s_16s_28_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_13s_16s_28_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13s_16s_28_1_1.vhd:31' bound to instance 'Encoder_mul_mul_13s_16s_28_1_1_U11' of component 'Encoder_mul_mul_13s_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1374]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_13s_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13s_16s_28_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_13s_16s_28_1_1_DSP48_6' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13s_16s_28_1_1.vhd:6' bound to instance 'Encoder_mul_mul_13s_16s_28_1_1_DSP48_6_U' of component 'Encoder_mul_mul_13s_16s_28_1_1_DSP48_6' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13s_16s_28_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_13s_16s_28_1_1_DSP48_6' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13s_16s_28_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_13s_16s_28_1_1_DSP48_6' (17#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13s_16s_28_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_13s_16s_28_1_1' (18#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13s_16s_28_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_12ns_16s_28_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12ns_16s_28_1_1.vhd:31' bound to instance 'Encoder_mul_mul_12ns_16s_28_1_1_U12' of component 'Encoder_mul_mul_12ns_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1386]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_13ns_16s_28_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13ns_16s_28_1_1.vhd:31' bound to instance 'Encoder_mul_mul_13ns_16s_28_1_1_U13' of component 'Encoder_mul_mul_13ns_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1398]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_13ns_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13ns_16s_28_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13ns_16s_28_1_1.vhd:6' bound to instance 'Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7_U' of component 'Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13ns_16s_28_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13ns_16s_28_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7' (19#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13ns_16s_28_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_13ns_16s_28_1_1' (20#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13ns_16s_28_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_10s_16s_26_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_16s_26_1_1.vhd:31' bound to instance 'Encoder_mul_mul_10s_16s_26_1_1_U14' of component 'Encoder_mul_mul_10s_16s_26_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1410]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_11s_16s_27_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_16s_27_1_1.vhd:31' bound to instance 'Encoder_mul_mul_11s_16s_27_1_1_U15' of component 'Encoder_mul_mul_11s_16s_27_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1422]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_9ns_16s_25_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9ns_16s_25_1_1.vhd:31' bound to instance 'Encoder_mul_mul_9ns_16s_25_1_1_U16' of component 'Encoder_mul_mul_9ns_16s_25_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_9ns_16s_25_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9ns_16s_25_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9ns_16s_25_1_1.vhd:6' bound to instance 'Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U' of component 'Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9ns_16s_25_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9ns_16s_25_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8' (21#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9ns_16s_25_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_9ns_16s_25_1_1' (22#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9ns_16s_25_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_10ns_16s_26_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10ns_16s_26_1_1.vhd:31' bound to instance 'Encoder_mul_mul_10ns_16s_26_1_1_U17' of component 'Encoder_mul_mul_10ns_16s_26_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1446]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_10ns_16s_26_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10ns_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10ns_16s_26_1_1.vhd:6' bound to instance 'Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U' of component 'Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10ns_16s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10ns_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9' (23#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10ns_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_10ns_16s_26_1_1' (24#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10ns_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_11s_16s_27_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_16s_27_1_1.vhd:31' bound to instance 'Encoder_mul_mul_11s_16s_27_1_1_U18' of component 'Encoder_mul_mul_11s_16s_27_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1458]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_12s_16s_28_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12s_16s_28_1_1.vhd:31' bound to instance 'Encoder_mul_mul_12s_16s_28_1_1_U19' of component 'Encoder_mul_mul_12s_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1470]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_9s_16s_25_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9s_16s_25_1_1.vhd:31' bound to instance 'Encoder_mul_mul_9s_16s_25_1_1_U20' of component 'Encoder_mul_mul_9s_16s_25_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1482]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_10s_16s_26_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_16s_26_1_1.vhd:31' bound to instance 'Encoder_mul_mul_10s_16s_26_1_1_U21' of component 'Encoder_mul_mul_10s_16s_26_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1494]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_11ns_16s_27_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11ns_16s_27_1_1.vhd:31' bound to instance 'Encoder_mul_mul_11ns_16s_27_1_1_U22' of component 'Encoder_mul_mul_11ns_16s_27_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1506]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_12ns_16s_28_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12ns_16s_28_1_1.vhd:31' bound to instance 'Encoder_mul_mul_12ns_16s_28_1_1_U23' of component 'Encoder_mul_mul_12ns_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1518]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_11ns_16s_27_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11ns_16s_27_1_1.vhd:31' bound to instance 'Encoder_mul_mul_11ns_16s_27_1_1_U24' of component 'Encoder_mul_mul_11ns_16s_27_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1530]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_12ns_16s_28_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12ns_16s_28_1_1.vhd:31' bound to instance 'Encoder_mul_mul_12ns_16s_28_1_1_U25' of component 'Encoder_mul_mul_12ns_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1542]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_9ns_16s_25_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9ns_16s_25_1_1.vhd:31' bound to instance 'Encoder_mul_mul_9ns_16s_25_1_1_U26' of component 'Encoder_mul_mul_9ns_16s_25_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1554]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_10ns_16s_26_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10ns_16s_26_1_1.vhd:31' bound to instance 'Encoder_mul_mul_10ns_16s_26_1_1_U27' of component 'Encoder_mul_mul_10ns_16s_26_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1566]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_12s_16s_28_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12s_16s_28_1_1.vhd:31' bound to instance 'Encoder_mul_mul_12s_16s_28_1_1_U28' of component 'Encoder_mul_mul_12s_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1578]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_13s_16s_28_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13s_16s_28_1_1.vhd:31' bound to instance 'Encoder_mul_mul_13s_16s_28_1_1_U29' of component 'Encoder_mul_mul_13s_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1590]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_11ns_16s_27_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11ns_16s_27_1_1.vhd:31' bound to instance 'Encoder_mul_mul_11ns_16s_27_1_1_U30' of component 'Encoder_mul_mul_11ns_16s_27_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1602]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_12ns_16s_28_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12ns_16s_28_1_1.vhd:31' bound to instance 'Encoder_mul_mul_12ns_16s_28_1_1_U31' of component 'Encoder_mul_mul_12ns_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1614]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_12ns_16s_28_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12ns_16s_28_1_1.vhd:31' bound to instance 'Encoder_mul_mul_12ns_16s_28_1_1_U32' of component 'Encoder_mul_mul_12ns_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1626]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_13ns_16s_28_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_13ns_16s_28_1_1.vhd:31' bound to instance 'Encoder_mul_mul_13ns_16s_28_1_1_U33' of component 'Encoder_mul_mul_13ns_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1638]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_9ns_16s_25_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9ns_16s_25_1_1.vhd:31' bound to instance 'Encoder_mul_mul_9ns_16s_25_1_1_U34' of component 'Encoder_mul_mul_9ns_16s_25_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1650]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_10ns_16s_26_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10ns_16s_26_1_1.vhd:31' bound to instance 'Encoder_mul_mul_10ns_16s_26_1_1_U35' of component 'Encoder_mul_mul_10ns_16s_26_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1662]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_10ns_16s_26_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10ns_16s_26_1_1.vhd:31' bound to instance 'Encoder_mul_mul_10ns_16s_26_1_1_U36' of component 'Encoder_mul_mul_10ns_16s_26_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1674]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_11ns_16s_27_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11ns_16s_27_1_1.vhd:31' bound to instance 'Encoder_mul_mul_11ns_16s_27_1_1_U37' of component 'Encoder_mul_mul_11ns_16s_27_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1686]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_10s_16s_26_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_16s_26_1_1.vhd:31' bound to instance 'Encoder_mul_mul_10s_16s_26_1_1_U38' of component 'Encoder_mul_mul_10s_16s_26_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1698]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_11s_16s_27_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_16s_27_1_1.vhd:31' bound to instance 'Encoder_mul_mul_11s_16s_27_1_1_U39' of component 'Encoder_mul_mul_11s_16s_27_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1710]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_9ns_16s_25_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_9ns_16s_25_1_1.vhd:31' bound to instance 'Encoder_mul_mul_9ns_16s_25_1_1_U40' of component 'Encoder_mul_mul_9ns_16s_25_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1722]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_10ns_16s_26_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10ns_16s_26_1_1.vhd:31' bound to instance 'Encoder_mul_mul_10ns_16s_26_1_1_U41' of component 'Encoder_mul_mul_10ns_16s_26_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1734]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_10s_16s_26_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_16s_26_1_1.vhd:31' bound to instance 'Encoder_mul_mul_10s_16s_26_1_1_U42' of component 'Encoder_mul_mul_10s_16s_26_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1746]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_11s_16s_27_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_16s_27_1_1.vhd:31' bound to instance 'Encoder_mul_mul_11s_16s_27_1_1_U43' of component 'Encoder_mul_mul_11s_16s_27_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1758]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_11ns_16s_27_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11ns_16s_27_1_1.vhd:31' bound to instance 'Encoder_mul_mul_11ns_16s_27_1_1_U44' of component 'Encoder_mul_mul_11ns_16s_27_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1770]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_12ns_16s_28_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12ns_16s_28_1_1.vhd:31' bound to instance 'Encoder_mul_mul_12ns_16s_28_1_1_U45' of component 'Encoder_mul_mul_12ns_16s_28_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1782]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s' (25#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:54]
INFO: [Synth 8-3491] module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s.vhd:12' bound to instance 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0' of component 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1472]
INFO: [Synth 8-638] synthesizing module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s' (26#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s.vhd:75]
INFO: [Synth 8-3491] module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:12' bound to instance 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0' of component 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1533]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:75]
	Parameter DataWidth bound to: 1917 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V.vhd:62' bound to instance 'w5_V_U' of component 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8200]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V.vhd:75]
	Parameter DataWidth bound to: 1917 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V_rom' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V.vhd:9' bound to instance 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V_rom_U' of component 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V_rom' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V.vhd:87]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V_rom' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V.vhd:24]
	Parameter DWIDTH bound to: 1917 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V_rom' (27#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V' (28#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U81' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8212]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1_DSP48_10' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:6' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U' of component 'Encoder_mul_mul_28s_12s_40_1_1_DSP48_10' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_28s_12s_40_1_1_DSP48_10' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_28s_12s_40_1_1_DSP48_10' (29#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_28s_12s_40_1_1' (30#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U82' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8224]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U83' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8236]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U84' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8248]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U85' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8260]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U86' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8272]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U87' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8284]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U88' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8296]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U89' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8308]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U90' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8320]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U91' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8332]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U92' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8344]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U93' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8356]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U94' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8368]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U95' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8380]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U96' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8392]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U97' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8404]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U98' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8416]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U99' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8428]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U100' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8440]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U101' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8452]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U102' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8464]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U103' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8476]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U104' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8488]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U105' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8500]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U106' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8512]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U107' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8524]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U108' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8536]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U109' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8548]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U110' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8560]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U111' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8572]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U112' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8584]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U113' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8596]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U114' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8608]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U115' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8620]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U116' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8632]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U117' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8644]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_28s_12s_40_1_1' declared at '/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:31' bound to instance 'Encoder_mul_mul_28s_12s_40_1_1_U118' of component 'Encoder_mul_mul_28s_12s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:8656]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_28s_9s_37_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_9s_37_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_28s_9s_37_1_1_DSP48_11' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_9s_37_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_28s_9s_37_1_1_DSP48_11' (31#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_9s_37_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_28s_9s_37_1_1' (32#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_9s_37_1_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s' (33#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:75]
INFO: [Synth 8-638] synthesizing module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_s.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_s' (34#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_s.vhd:75]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s.vhd:63]
	Parameter DataWidth bound to: 959 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s_w8_V' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s_w8_V.vhd:75]
	Parameter DataWidth bound to: 959 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s_w8_V_rom' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s_w8_V.vhd:24]
	Parameter DWIDTH bound to: 959 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s_w8_V_rom' (35#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s_w8_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s_w8_V' (36#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s_w8_V.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_12s_28s_40_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12s_28s_40_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_12s_28s_40_1_1_DSP48_12' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12s_28s_40_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_12s_28s_40_1_1_DSP48_12' (37#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12s_28s_40_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_12s_28s_40_1_1' (38#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_12s_28s_40_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_11s_28s_39_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_28s_39_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_11s_28s_39_1_1_DSP48_13' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_28s_39_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_11s_28s_39_1_1_DSP48_13' (39#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_28s_39_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_11s_28s_39_1_1' (40#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_11s_28s_39_1_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s' (41#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s.vhd:63]
INFO: [Synth 8-638] synthesizing module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_s.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_s' (42#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_s.vhd:51]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s.vhd:51]
	Parameter DataWidth bound to: 478 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s_w11_V' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s_w11_V.vhd:79]
	Parameter DataWidth bound to: 478 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s_w11_V_rom' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s_w11_V.vhd:24]
	Parameter DWIDTH bound to: 478 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s_w11_V_rom' (43#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s_w11_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s_w11_V' (44#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s_w11_V.vhd:79]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_10s_28s_38_1_1' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_28s_38_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_10s_28s_38_1_1_DSP48_14' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_28s_38_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_10s_28s_38_1_1_DSP48_14' (45#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_28s_38_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_10s_28s_38_1_1' (46#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_10s_28s_38_1_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s' (47#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s.vhd:51]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s.vhd:87]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s.vhd:103]
	Parameter DataWidth bound to: 6141 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V.vhd:75]
	Parameter DataWidth bound to: 6141 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V.vhd:24]
	Parameter DWIDTH bound to: 6141 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom' (48#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V' (49#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s' (50#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s' (51#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s.vhd:87]
INFO: [Synth 8-638] synthesizing module 'linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:120]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s' (52#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:120]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d66_A' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w16_d66_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d66_A' (53#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w16_d66_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d64_A' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d64_A' (54#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d68_A' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d68_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d68_A' (55#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d68_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d67_A' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d67_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 67 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d67_A' (56#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d67_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d32_A' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d32_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d32_A_shiftReg' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d32_A.vhd:23]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d32_A_shiftReg' (57#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d32_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d32_A' (58#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d32_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d35_A' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d35_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 35 - type: integer 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 35 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d35_A_shiftReg' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d35_A.vhd:23]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d35_A_shiftReg' (59#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d35_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d35_A' (60#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d35_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d16_A' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d16_A_shiftReg' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d16_A_shiftReg' (61#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d16_A' (62#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d16_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d1_A' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d1_A_shiftReg' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d1_A_shiftReg' (63#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d1_A' (64#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb_shiftReg' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb_shiftReg' (65#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb' (66#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0_shiftReg' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0_shiftReg' (67#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0' (68#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0_shiftReg' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0_shiftReg' (69#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0' (70#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0_shiftReg' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0_shiftReg' (71#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0' (72#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0_shiftReg' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0_shiftReg' (73#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0' (74#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0_shiftReg' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0_shiftReg' (75#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0' (76#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud_shiftReg' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud_shiftReg' (77#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud' (78#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0_shiftReg' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0_shiftReg' (79#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0' (80#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0_shiftReg' [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0_shiftReg' (81#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0' (82#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'Encoder' (83#1) [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:74]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2505.730 ; gain = 368.508 ; free physical = 389 ; free virtual = 5639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2505.730 ; gain = 368.508 ; free physical = 484 ; free virtual = 5734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu13p-flga2577-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvu13p-flga2577-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2525.656 ; gain = 388.434 ; free physical = 478 ; free virtual = 5728
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d66_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d66_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 3370.348 ; gain = 1233.125 ; free physical = 133 ; free virtual = 2197
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input   29 Bit       Adders := 816   
	   2 Input   28 Bit       Adders := 1606  
	   2 Input   27 Bit       Adders := 2     
	   3 Input   25 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 2     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 16    
	   2 Input    7 Bit       Adders := 61    
	   2 Input    6 Bit       Adders := 54    
	   2 Input    5 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 30    
+---XORs : 
	   2 Input      1 Bit         XORs := 5700  
+---Registers : 
	             6141 Bit    Registers := 1     
	             1917 Bit    Registers := 1     
	              959 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	               28 Bit    Registers := 1322  
	               17 Bit    Registers := 34    
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 83    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 47    
	                6 Bit    Registers := 42    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 49    
	                1 Bit    Registers := 289   
+---RAMs : 
	               1K Bit	(67 X 28 bit)          RAMs := 8     
	               1K Bit	(64 X 28 bit)          RAMs := 16    
	               1K Bit	(68 X 28 bit)          RAMs := 8     
	               1K Bit	(66 X 16 bit)          RAMs := 1     
+---Muxes : 
	   3 Input 6141 Bit        Muxes := 1     
	   3 Input 1917 Bit        Muxes := 1     
	   3 Input  959 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 4     
	   2 Input   28 Bit        Muxes := 3318  
	   3 Input   28 Bit        Muxes := 20    
	   2 Input   17 Bit        Muxes := 17    
	   2 Input   16 Bit        Muxes := 36    
	   2 Input    7 Bit        Muxes := 34    
	   3 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 74    
	   2 Input    5 Bit        Muxes := 6     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 65    
	   4 Input    2 Bit        Muxes := 19    
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1148  
	   3 Input    1 Bit        Muxes := 66    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_551_reg_50559_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U228/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U228/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U188/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U188/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U187/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U187/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U186/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U186/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U185/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U185/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U169/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U169/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U168/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U168/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U167/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U167/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U152/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U152/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U151/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U151/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U150/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U150/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U149/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U149/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U119/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U119/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U116/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U116/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U115/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U115/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U114/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U114/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_571_reg_50677_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U230/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U230/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U224/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U224/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U203/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U203/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U177/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U177/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U175/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U175/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U166/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U166/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U165/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U165/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U164/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U164/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U159/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U159/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U157/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U157/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U146/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U146/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U141/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U141/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U131/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U131/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U128/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U128/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U120/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U120/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U118/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U118/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U112/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U112/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U111/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U111/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U103/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U103/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U84/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U84/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U82/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U82/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U191/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U191/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U173/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U173/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U171/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U171/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U117/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U117/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U101/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U101/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U99/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U99/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U83/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U83/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U81/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U81/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_752_reg_26337_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_11s_28s_39_1_1_U355/Encoder_mul_mul_11s_28s_39_1_1_DSP48_13_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_11s_28s_39_1_1_U355/Encoder_mul_mul_11s_28s_39_1_1_DSP48_13_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_732_reg_26219_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U353/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U353/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_712_reg_26101_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U351/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U351/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_692_reg_25983_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U349/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U349/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U330/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U330/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U312/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U312/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U295/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U295/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U294/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U294/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register w8_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s_w8_V_rom_U/q0_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U276/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U276/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_751_reg_26332_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U354/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U354/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_731_reg_26214_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U352/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U352/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_711_reg_26096_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U350/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U350/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U348/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U348/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U347/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U347/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U346/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U346/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U345/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U345/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U329/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U329/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U328/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U328/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U327/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U327/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U311/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U311/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U310/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U310/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U293/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U293/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U292/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U292/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U878/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U878/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U877/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U877/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U848/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U848/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U840/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U840/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U727/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U727/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U726/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U726/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U608/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U608/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U548/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U548/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U547/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U547/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U546/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U546/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U488/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U488/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U487/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U487/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U486/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U486/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U456/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U456/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U905/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U905/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U900/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U900/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U810/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U810/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U721/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U721/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U720/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U720/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U719/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U719/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U630/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U630/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U629/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U629/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U605/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U605/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U601/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U601/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U571/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U571/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U570/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U570/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U541/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U541/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U540/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U540/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U479/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U479/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U787/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U787/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U786/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U786/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U785/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U785/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U783/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U783/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U517/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U517/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U516/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U516/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U515/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U515/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U513/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U513/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U759/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U759/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U512/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U512/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U508/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U508/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U507/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U507/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U506/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U506/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U887/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U887/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U861/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U861/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U745/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U745/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U711/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U711/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U475/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U475/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U441/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U441/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U437/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U437/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U714/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U714/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U713/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U713/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U622/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U622/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U504/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U504/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U474/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U474/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U473/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U473/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U444/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U444/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U443/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U443/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U442/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U442/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U856/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U856/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U855/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U855/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U736/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U736/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U735/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U735/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U706/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U706/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U705/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U705/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U465/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U465/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U464/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U464/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U463/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U463/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U436/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U436/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U435/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U435/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U434/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U434/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U854/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U854/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U853/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U853/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U852/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U852/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U796/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U796/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U795/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U795/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U794/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U794/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U793/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U793/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U790/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U790/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U760/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U760/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U644/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U644/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U643/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U643/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U642/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U642/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U587/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U587/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U555/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U555/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U552/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U552/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U551/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U551/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U550/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U550/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U497/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U497/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U496/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U496/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U462/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U462/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U828/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U828/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U769/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U769/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U768/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U768/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U738/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U738/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U708/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U708/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U614/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U614/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U554/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U554/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U553/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U553/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U499/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U499/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U498/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U498/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U822/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U822/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U682/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U682/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U678/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U678/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U677/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U677/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U618/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U618/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U617/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U617/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U563/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U563/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U558/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U558/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U557/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U557/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U533/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U533/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U532/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U532/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U528/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U528/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U527/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U527/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U85/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U85/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U95/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U95/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U98/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U98/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U100/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U100/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U110/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U110/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U113/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U113/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U133/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U133/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U134/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U134/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U135/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U135/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U136/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U136/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U137/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U137/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U138/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U138/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U139/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U139/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U153/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U153/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U154/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U154/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U155/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U155/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U156/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U156/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U170/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U170/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U172/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U172/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U174/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U174/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U189/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U189/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U190/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U190/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U193/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U193/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U205/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U205/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U206/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U206/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U207/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U207/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U208/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U208/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U209/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U209/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U210/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U210/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U211/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U211/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U218/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U218/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U221/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U221/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_530_reg_50436_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U225/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U225/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_531_reg_50441_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U226/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U226/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_550_reg_50554_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U227/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U227/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_570_reg_50672_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U229/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U229/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_590_reg_50790_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U231/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U231/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_591_reg_50795_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U232/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U232/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_610_reg_50908_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U233/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U233/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_611_reg_50913_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U234/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U234/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_630_reg_51026_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U235/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U235/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_631_reg_51031_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U236/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U236/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_650_reg_51144_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U237/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U237/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_651_reg_51149_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U238/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U238/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_670_reg_51262_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U239/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U239/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_671_reg_51267_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_9s_37_1_1_U240/Encoder_mul_mul_28s_9s_37_1_1_DSP48_11_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_9s_37_1_1_U240/Encoder_mul_mul_28s_9s_37_1_1_DSP48_11_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U223/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U223/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U222/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U222/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U220/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U220/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U219/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U219/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U204/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U204/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U202/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U202/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U201/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U201/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U148/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U148/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U147/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U147/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U132/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U132/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U130/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U130/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U129/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U129/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U97/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U97/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U96/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U96/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U94/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U94/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U93/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U93/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U216/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U216/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U200/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U200/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U199/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U199/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U198/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U198/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U197/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U197/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U196/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U196/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U192/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U192/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U182/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U182/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U180/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U180/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U179/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U179/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U178/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U178/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U163/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U163/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U161/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U161/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U145/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U145/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U144/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U144/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U143/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U143/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U142/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U142/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U126/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U126/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U109/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U109/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U108/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U108/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U102/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U102/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U92/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U92/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U91/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U91/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U90/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U90/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U217/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U217/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U215/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U215/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U214/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U214/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U213/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U213/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U212/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U212/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U195/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U195/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U194/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U194/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U184/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U184/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U183/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U183/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U181/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U181/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U176/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U176/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U162/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U162/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U160/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U160/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U158/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U158/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U140/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U140/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U127/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U127/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U125/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U125/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U124/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U124/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U123/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U123/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U122/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U122/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U121/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U121/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U107/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U107/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U106/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U106/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U105/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U105/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U104/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U104/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U89/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U89/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U88/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U88/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U87/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U87/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U86/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U86/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U277/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U277/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U278/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U278/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U279/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U279/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U280/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U280/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U281/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U281/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U282/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U282/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U283/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U283/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U284/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U284/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U285/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U285/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U286/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U286/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U296/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U296/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U297/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U297/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U298/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U298/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U299/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U299/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U300/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U300/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U301/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U301/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U302/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U302/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U303/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U303/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U304/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U304/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U313/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U313/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U314/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U314/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U315/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U315/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U316/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U316/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U317/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U317/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U318/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U318/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U319/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U319/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U320/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U320/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U321/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U321/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U322/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U322/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U331/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U331/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U332/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U332/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U333/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U333/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U334/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U334/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U335/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U335/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U336/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U336/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U337/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U337/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U338/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U338/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U339/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U339/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U340/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U340/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U344/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U344/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U343/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U343/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U342/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U342/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U341/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U341/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U326/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U326/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U325/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U325/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U324/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U324/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U323/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U323/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U309/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U309/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U308/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U308/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U307/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U307/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U306/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U306/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U305/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U305/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U291/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U291/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U290/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U290/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U289/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U289/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U288/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U288/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U287/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U287/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U445/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U445/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U450/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U450/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U451/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U451/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U452/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U452/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U453/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U453/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U454/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U454/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U455/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U455/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U476/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U476/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U481/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U481/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U482/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U482/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U483/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U483/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U542/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U542/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U543/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U543/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U544/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U544/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U545/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U545/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U572/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U572/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U600/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U600/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U602/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U602/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U603/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U603/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U604/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U604/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U606/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U606/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U607/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U607/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U635/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U635/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U636/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U636/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U656/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U656/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U660/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U660/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U661/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U661/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U662/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U662/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U663/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U663/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U664/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U664/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U665/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U665/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U666/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U666/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U751/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U751/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U752/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U752/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U753/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U753/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U756/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U756/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U845/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U845/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U846/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U846/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U847/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U847/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U865/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U865/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U866/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U866/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U870/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U870/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U871/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U871/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U872/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U872/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U873/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U873/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U874/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U874/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U875/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U875/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U876/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U876/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U895/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U895/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U896/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U896/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U903/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U903/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U902/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U902/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U901/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U901/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U844/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U844/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U843/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U843/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U842/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U842/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U841/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U841/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U812/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U812/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U811/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U811/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U784/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U784/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U755/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U755/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U754/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U754/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U725/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U725/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U724/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U724/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U723/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U723/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U722/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U722/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U634/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U634/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U633/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U633/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U632/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U632/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U631/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U631/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U575/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U575/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U574/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U574/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U573/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U573/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U485/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U485/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U484/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U484/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U935/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U935/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A2*B.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U934/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U934/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U933/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U933/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U929/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U929/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U923/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U923/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A2*B.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U922/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U922/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U921/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U921/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A2*B.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U918/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U918/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U917/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U917/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U911/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U911/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U899/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U899/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U898/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U898/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U897/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U897/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U869/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U869/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U868/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U868/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U867/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U867/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U818/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U818/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U750/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U750/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U747/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U747/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U668/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U668/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U667/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U667/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U659/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U659/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U658/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U658/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U657/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U657/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U638/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U638/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U637/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U637/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U539/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U539/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U537/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U537/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U510/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U510/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U458/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U458/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U457/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U457/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U894/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U894/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U809/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U809/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U808/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U808/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U807/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U807/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U778/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U778/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U777/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U777/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U776/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U776/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U775/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U775/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U774/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U774/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U773/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U773/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U749/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U749/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U748/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U748/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U746/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U746/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U718/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U718/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U717/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U717/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U716/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U716/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U715/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U715/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U628/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U628/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U627/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U627/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U626/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U626/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U625/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U625/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U624/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U624/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U623/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U623/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U569/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U569/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U568/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U568/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U567/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U567/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U566/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U566/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U565/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U565/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U505/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U505/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U478/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U478/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U477/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U477/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U449/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U449/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U448/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U448/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U447/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U447/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U446/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U446/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U906/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U906/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U904/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U904/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U839/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U839/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U838/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U838/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U837/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U837/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U836/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U836/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U835/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U835/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U834/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U834/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U833/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U833/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U817/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U817/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U816/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U816/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U815/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U815/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U814/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U814/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U813/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U813/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U806/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U806/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U805/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U805/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U804/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U804/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U803/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U803/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U780/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U780/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U758/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U758/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U757/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U757/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U698/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U698/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U697/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U697/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U696/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U696/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U695/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U695/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U694/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U694/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U693/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U693/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U692/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U692/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U691/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U691/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U690/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U690/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U689/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U689/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U688/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U688/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U687/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U687/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U686/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U686/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U685/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U685/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U684/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U684/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U683/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U683/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U655/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U655/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U599/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U599/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U598/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U598/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U597/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U597/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U596/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U596/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U595/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U595/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U538/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U538/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U536/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U536/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U535/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U535/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U514/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U514/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U480/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U480/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U489/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U489/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U509/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U509/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U511/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U511/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U518/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U518/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U529/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U529/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U576/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U576/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U577/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U577/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U578/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U578/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U579/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U579/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U609/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U609/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U639/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U639/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U709/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U709/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U710/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U710/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U770/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U770/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U779/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U779/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U781/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U781/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U782/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U782/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U788/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U788/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U789/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U789/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U829/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U829/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U830/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U830/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U879/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U879/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U907/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U907/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U908/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U908/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_93_reg_159623_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U913/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U913/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_94_reg_159628_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U914/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U914/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_189_reg_160193_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U919/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U919/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_190_reg_160198_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U920/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U920/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_254_reg_160578_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U924/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U924/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_350_reg_161148_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U930/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U930/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_381_reg_161333_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U931/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U931/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_382_reg_161338_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U932/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U932/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_509_reg_162093_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U939/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U939/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register tmp_510_reg_162098_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_9s_37_1_1_U940/Encoder_mul_mul_28s_9s_37_1_1_DSP48_11_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_9s_37_1_1_U940/Encoder_mul_mul_28s_9s_37_1_1_DSP48_11_U/p_cvt is absorbed into DSP p_1_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[1032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[2688] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4598] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4599] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4600] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4601] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4605] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4606] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4607] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4572] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4585] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4586] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4588] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4589] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4590] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4591] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4593] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4594] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4595] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4220] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[768] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[2304] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[2281] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[2282] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[2283] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[2285] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[2287] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[2294] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[2295] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[2298] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[2299] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[1129] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[1134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[1135] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[1145] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[1146] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[1147] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[3063] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[3064] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[3068] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[3069] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[3071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[1272] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4488] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[5760] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6132] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6135] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6096] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6108] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6120] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6121] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6123] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6126] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6128] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6130] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6131] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[1860] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[1872] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[3588] )
INFO: [Synth 8-3886] merging instance 'tmp_93_reg_159623_reg[1]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_93_reg_159623_reg[4]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_93_reg_159623_reg[6]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_93_reg_159623_reg[7]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_189_reg_160193_reg[2]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_189_reg_160193_reg[3]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_189_reg_160193_reg[5]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_189_reg_160193_reg[7]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_350_reg_161148_reg[6]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_350_reg_161148_reg[8]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_381_reg_161333_reg[5]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_509_reg_162093_reg[3]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_509_reg_162093_reg[5]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_509_reg_162093_reg[6]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_510_reg_162098_reg[3]' (FDE) to 'tmp_350_reg_161148_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_350_reg_161148_reg[0]' (FDE) to 'tmp_510_reg_162098_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_382_reg_161338_reg[11]' (FDE) to 'tmp_510_reg_162098_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_382_reg_161338_reg[10]' (FDE) to 'tmp_510_reg_162098_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_254_reg_160578_reg[3]' (FDE) to 'tmp_510_reg_162098_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_190_reg_160198_reg[3]' (FDE) to 'tmp_510_reg_162098_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_94_reg_159628_reg[7]' (FDE) to 'tmp_510_reg_162098_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[3576] )
INFO: [Synth 8-3886] merging instance 'tmp_93_reg_159623_reg[2]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_189_reg_160193_reg[1]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_381_reg_161333_reg[1]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_381_reg_161333_reg[2]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_381_reg_161333_reg[4]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_381_reg_161333_reg[6]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_381_reg_161333_reg[7]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_381_reg_161333_reg[9]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_381_reg_161333_reg[10]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_381_reg_161333_reg[11]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_509_reg_162093_reg[1]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_509_reg_162093_reg[2]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_509_reg_162093_reg[4]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_509_reg_162093_reg[8]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_509_reg_162093_reg[10]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_509_reg_162093_reg[11]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_510_reg_162098_reg[2]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_382_reg_161338_reg[9]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_382_reg_161338_reg[5]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_382_reg_161338_reg[4]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_382_reg_161338_reg[3]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_382_reg_161338_reg[2]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_254_reg_160578_reg[11]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_254_reg_160578_reg[9]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_254_reg_160578_reg[8]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_254_reg_160578_reg[4]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_190_reg_160198_reg[7]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_190_reg_160198_reg[6]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_190_reg_160198_reg[2]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_94_reg_159628_reg[6]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_94_reg_159628_reg[5]' (FDE) to 'tmp_509_reg_162093_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w15_V_U/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U/q0_reg[71] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U438/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U438/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U439/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U439/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U440/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U440/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U500/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U500/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U501/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U501/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U502/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U502/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U503/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U503/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U588/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U588/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U589/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U589/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U590/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U590/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U591/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U591/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U592/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U592/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U593/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U593/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U594/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U594/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U619/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U619/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U620/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U620/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U621/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U621/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U648/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U648/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U653/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U653/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U654/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U654/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U712/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U712/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U739/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U739/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U740/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U740/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U741/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U741/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U742/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U742/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U743/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U743/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U744/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U744/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U771/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U771/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U772/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U772/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U798/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U798/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U799/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U799/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U800/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U800/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U801/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U801/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U802/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U802/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U831/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U831/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U832/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U832/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U858/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U858/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U859/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U859/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U860/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U860/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U862/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U862/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U863/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U863/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U864/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U864/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U888/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U888/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U889/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U889/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U890/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U890/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U891/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U891/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U892/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U892/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U893/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U893/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U466/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U466/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U467/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U467/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U490/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U490/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U491/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U491/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U492/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U492/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U493/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U493/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U494/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U494/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U495/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U495/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U580/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U580/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U581/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U581/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U582/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U582/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U583/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U583/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U584/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U584/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U585/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U585/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U586/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U586/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U612/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U612/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U613/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U613/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U640/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U640/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U641/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U641/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U645/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U645/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U646/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U646/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U647/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U647/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U702/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U702/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U703/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U703/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U704/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U704/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U707/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U707/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U733/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U733/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U734/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U734/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U737/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U737/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U766/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U766/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U767/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U767/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U791/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U791/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U792/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U792/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U797/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U797/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U826/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U826/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U827/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U827/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U851/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U851/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U857/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U857/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U880/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U880/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U881/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U881/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U882/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U882/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U429/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U429/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U430/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U430/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U431/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U431/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U432/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U432/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U433/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U433/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U519/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U519/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U520/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U520/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U521/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U521/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U522/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U522/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U523/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U523/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U524/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U524/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U525/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U525/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U526/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U526/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U549/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U549/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U556/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U556/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U610/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U610/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U611/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U611/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U615/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U615/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U616/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U616/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U669/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U669/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U670/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U670/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U671/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U671/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U672/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U672/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U673/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U673/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U674/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U674/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U675/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U675/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U676/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U676/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U699/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U699/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U700/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U700/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U701/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U701/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U729/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U729/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U730/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U730/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U731/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U731/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U732/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U732/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U761/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U761/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U762/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U762/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U763/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U763/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U764/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U764/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U765/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U765/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U819/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U819/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U821/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U821/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U823/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U823/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U824/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U824/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U825/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U825/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U849/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U849/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U850/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U850/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U883/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U883/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U884/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U884/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U885/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U885/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U886/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U886/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U916/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U916/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U915/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U915/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U910/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U910/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U909/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U909/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U681/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U681/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U680/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U680/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U679/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U679/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U652/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U652/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U651/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U651/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U650/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U650/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U649/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U649/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U562/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U562/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U561/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U561/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U560/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U560/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U559/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U559/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U531/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U531/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U530/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U530/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U472/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U472/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U471/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U471/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U470/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U470/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U469/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U469/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U468/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U468/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U461/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U461/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U459/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U459/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U938/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U938/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A2*B.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U937/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U937/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U936/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U936/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U928/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U928/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A2*B.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U927/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U927/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U926/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U926/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A2*B.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U925/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U925/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U912/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U912/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U820/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U820/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U728/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U728/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U564/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U564/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U534/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U534/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U460/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_28s_12s_40_1_1_U460/Encoder_mul_mul_28s_12s_40_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U379/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U379/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U380/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U380/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U381/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U381/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U382/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U382/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U383/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U383/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U384/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U384/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U385/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U385/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U386/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U386/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U387/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U387/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U388/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U388/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U389/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U389/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U390/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U390/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U391/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U391/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U392/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U392/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U393/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U393/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U394/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U394/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_758_reg_13168_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U395/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U395/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_759_reg_13173_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U396/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U396/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_760_reg_13178_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U397/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U397/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_761_reg_13183_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U398/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U398/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_768_reg_13222_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U399/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U399/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_769_reg_13227_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U400/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U400/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_770_reg_13232_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U401/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U401/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_771_reg_13237_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U402/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U402/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_778_reg_13276_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U403/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U403/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_779_reg_13281_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U404/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U404/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_780_reg_13286_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U405/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U405/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_781_reg_13291_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U406/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U406/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_788_reg_13330_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U407/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U407/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_789_reg_13335_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U408/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U408/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_790_reg_13340_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U409/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U409/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B2.
DSP Report: register tmp_791_reg_13345_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U410/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U410/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register tmp_762_reg_13188_reg is absorbed into DSP p_1_out.
DSP Report: register tmp_762_reg_13188_pp1_iter2_reg_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U411/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U411/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register tmp_763_reg_13193_reg is absorbed into DSP p_1_out.
DSP Report: register tmp_763_reg_13193_pp1_iter2_reg_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U412/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U412/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register tmp_772_reg_13242_reg is absorbed into DSP p_1_out.
DSP Report: register tmp_772_reg_13242_pp1_iter2_reg_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U413/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U413/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register tmp_773_reg_13247_reg is absorbed into DSP p_1_out.
DSP Report: register tmp_773_reg_13247_pp1_iter2_reg_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U414/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U414/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register tmp_782_reg_13296_reg is absorbed into DSP p_1_out.
DSP Report: register tmp_782_reg_13296_pp1_iter2_reg_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U415/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U415/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register tmp_783_reg_13301_reg is absorbed into DSP p_1_out.
DSP Report: register tmp_783_reg_13301_pp1_iter2_reg_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U416/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U416/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register tmp_792_reg_13350_reg is absorbed into DSP p_1_out.
DSP Report: register tmp_792_reg_13350_pp1_iter2_reg_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U417/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_12s_28s_40_1_1_U417/Encoder_mul_mul_12s_28s_40_1_1_DSP48_12_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register tmp_793_reg_13355_reg is absorbed into DSP p_1_out.
DSP Report: register tmp_793_reg_13355_pp1_iter2_reg_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_10s_28s_38_1_1_U418/Encoder_mul_mul_10s_28s_38_1_1_DSP48_14_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator Encoder_mul_mul_10s_28s_38_1_1_U418/Encoder_mul_mul_10s_28s_38_1_1_DSP48_14_U/p_cvt is absorbed into DSP p_1_out.
INFO: [Synth 8-3886] merging instance 'in_index_reg_13139_reg[0]' (FDE) to 'w11_V_U/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s_w11_V_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_793_reg_13355_reg[0]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_791_reg_13345_reg[3]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_791_reg_13345_reg[5]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_791_reg_13345_reg[8]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_790_reg_13340_reg[10]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_790_reg_13340_reg[11]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_789_reg_13335_reg[4]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_788_reg_13330_reg[7]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_788_reg_13330_reg[9]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_781_reg_13291_reg[7]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_781_reg_13291_reg[8]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_780_reg_13286_reg[1]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_780_reg_13286_reg[7]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_780_reg_13286_reg[9]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_780_reg_13286_reg[10]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_780_reg_13286_reg[11]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_779_reg_13281_reg[4]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_779_reg_13281_reg[5]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_779_reg_13281_reg[6]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_779_reg_13281_reg[8]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_779_reg_13281_reg[10]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_779_reg_13281_reg[11]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_778_reg_13276_reg[2]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_778_reg_13276_reg[7]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_771_reg_13237_reg[2]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_771_reg_13237_reg[4]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_770_reg_13232_reg[4]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_769_reg_13227_reg[5]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_769_reg_13227_reg[8]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_769_reg_13227_reg[10]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_769_reg_13227_reg[11]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_768_reg_13222_reg[2]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_760_reg_13178_reg[4]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_760_reg_13178_reg[8]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_759_reg_13173_reg[1]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_759_reg_13173_reg[8]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_759_reg_13173_reg[10]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_759_reg_13173_reg[11]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_758_reg_13168_reg[2]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_758_reg_13168_reg[3]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_758_reg_13168_reg[6]' (FDE) to 'tmp_793_reg_13355_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_793_reg_13355_reg[1]' (FDE) to 'tmp_793_reg_13355_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_793_reg_13355_reg[2]' (FDE) to 'tmp_793_reg_13355_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_791_reg_13345_reg[2]' (FDE) to 'tmp_793_reg_13355_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_791_reg_13345_reg[4]' (FDE) to 'tmp_793_reg_13355_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_791_reg_13345_reg[6]' (FDE) to 'tmp_793_reg_13355_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_791_reg_13345_reg[7]' (FDE) to 'tmp_793_reg_13355_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP Encoder_mul_mul_9s_16s_25_1_1_U4/Encoder_mul_mul_9s_16s_25_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*(B:0x3ff06).
DSP Report: register kernel_data_V_3_0_reg is absorbed into DSP Encoder_mul_mul_9s_16s_25_1_1_U4/Encoder_mul_mul_9s_16s_25_1_1_DSP48_0_U/p_cvt.
DSP Report: operator Encoder_mul_mul_9s_16s_25_1_1_U4/Encoder_mul_mul_9s_16s_25_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_9s_16s_25_1_1_U4/Encoder_mul_mul_9s_16s_25_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_10s_16s_26_1_1_U5/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3fe0c).
DSP Report: register kernel_data_V_3_0_reg is absorbed into DSP Encoder_mul_mul_10s_16s_26_1_1_U5/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: operator Encoder_mul_mul_10s_16s_26_1_1_U5/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP Encoder_mul_mul_10s_16s_26_1_1_U5/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_10s_16s_26_1_1_U6/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3feae).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_10s_16s_26_1_1_U6/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: operator Encoder_mul_mul_10s_16s_26_1_1_U6/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP Encoder_mul_mul_10s_16s_26_1_1_U6/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_11s_16s_27_1_1_U7/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fd5c).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_11s_16s_27_1_1_U7/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_11s_16s_27_1_1_U7/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_11s_16s_27_1_1_U7/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_11ns_16s_27_1_1_U8/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0x217).
DSP Report: register kernel_data_V_3_0_reg is absorbed into DSP Encoder_mul_mul_11ns_16s_27_1_1_U8/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_11ns_16s_27_1_1_U8/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_11ns_16s_27_1_1_U8/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_12ns_16s_28_1_1_U9/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x42e).
DSP Report: register kernel_data_V_3_0_reg is absorbed into DSP Encoder_mul_mul_12ns_16s_28_1_1_U9/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt.
DSP Report: operator Encoder_mul_mul_12ns_16s_28_1_1_U9/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt is absorbed into DSP Encoder_mul_mul_12ns_16s_28_1_1_U9/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_12s_16s_28_1_1_U10/Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3fa3a).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_12s_16s_28_1_1_U10/Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U/p_cvt.
DSP Report: operator Encoder_mul_mul_12s_16s_28_1_1_U10/Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U/p_cvt is absorbed into DSP Encoder_mul_mul_12s_16s_28_1_1_U10/Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_13s_16s_28_1_1_U11/Encoder_mul_mul_13s_16s_28_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x3f474).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_13s_16s_28_1_1_U11/Encoder_mul_mul_13s_16s_28_1_1_DSP48_6_U/p_cvt.
DSP Report: operator Encoder_mul_mul_13s_16s_28_1_1_U11/Encoder_mul_mul_13s_16s_28_1_1_DSP48_6_U/p_cvt is absorbed into DSP Encoder_mul_mul_13s_16s_28_1_1_U11/Encoder_mul_mul_13s_16s_28_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_12ns_16s_28_1_1_U12/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x414).
DSP Report: register tmp_data_0_V_reg_5916_reg is absorbed into DSP Encoder_mul_mul_12ns_16s_28_1_1_U12/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt.
DSP Report: operator Encoder_mul_mul_12ns_16s_28_1_1_U12/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt is absorbed into DSP Encoder_mul_mul_12ns_16s_28_1_1_U12/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_13ns_16s_28_1_1_U13/Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7_U/p_cvt, operation Mode is: A2*(B:0x828).
DSP Report: register tmp_data_0_V_reg_5916_reg is absorbed into DSP Encoder_mul_mul_13ns_16s_28_1_1_U13/Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7_U/p_cvt.
DSP Report: operator Encoder_mul_mul_13ns_16s_28_1_1_U13/Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7_U/p_cvt is absorbed into DSP Encoder_mul_mul_13ns_16s_28_1_1_U13/Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_10s_16s_26_1_1_U14/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3fe79).
DSP Report: register kernel_data_V_3_0_reg is absorbed into DSP Encoder_mul_mul_10s_16s_26_1_1_U14/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: operator Encoder_mul_mul_10s_16s_26_1_1_U14/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP Encoder_mul_mul_10s_16s_26_1_1_U14/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_11s_16s_27_1_1_U15/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fcf2).
DSP Report: register kernel_data_V_3_0_reg is absorbed into DSP Encoder_mul_mul_11s_16s_27_1_1_U15/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_11s_16s_27_1_1_U15/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_11s_16s_27_1_1_U15/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_9ns_16s_25_1_1_U16/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt, operation Mode is: A2*(B:0xea).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_9ns_16s_25_1_1_U16/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt.
DSP Report: operator Encoder_mul_mul_9ns_16s_25_1_1_U16/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt is absorbed into DSP Encoder_mul_mul_9ns_16s_25_1_1_U16/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_10ns_16s_26_1_1_U17/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x1d4).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_10ns_16s_26_1_1_U17/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator Encoder_mul_mul_10ns_16s_26_1_1_U17/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP Encoder_mul_mul_10ns_16s_26_1_1_U17/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_11s_16s_27_1_1_U18/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fc68).
DSP Report: register kernel_data_V_3_0_reg is absorbed into DSP Encoder_mul_mul_11s_16s_27_1_1_U18/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_11s_16s_27_1_1_U18/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_11s_16s_27_1_1_U18/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_12s_16s_28_1_1_U19/Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3f8d0).
DSP Report: register kernel_data_V_3_0_reg is absorbed into DSP Encoder_mul_mul_12s_16s_28_1_1_U19/Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U/p_cvt.
DSP Report: operator Encoder_mul_mul_12s_16s_28_1_1_U19/Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U/p_cvt is absorbed into DSP Encoder_mul_mul_12s_16s_28_1_1_U19/Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_9s_16s_25_1_1_U20/Encoder_mul_mul_9s_16s_25_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*(B:0x3ff17).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_9s_16s_25_1_1_U20/Encoder_mul_mul_9s_16s_25_1_1_DSP48_0_U/p_cvt.
DSP Report: operator Encoder_mul_mul_9s_16s_25_1_1_U20/Encoder_mul_mul_9s_16s_25_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_9s_16s_25_1_1_U20/Encoder_mul_mul_9s_16s_25_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_10s_16s_26_1_1_U21/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3fe2e).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_10s_16s_26_1_1_U21/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: operator Encoder_mul_mul_10s_16s_26_1_1_U21/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP Encoder_mul_mul_10s_16s_26_1_1_U21/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_11ns_16s_27_1_1_U22/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0x32d).
DSP Report: register tmp_data_0_V_reg_5916_reg is absorbed into DSP Encoder_mul_mul_11ns_16s_27_1_1_U22/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_11ns_16s_27_1_1_U22/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_11ns_16s_27_1_1_U22/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_12ns_16s_28_1_1_U23/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x65a).
DSP Report: register tmp_data_0_V_reg_5916_reg is absorbed into DSP Encoder_mul_mul_12ns_16s_28_1_1_U23/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt.
DSP Report: operator Encoder_mul_mul_12ns_16s_28_1_1_U23/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt is absorbed into DSP Encoder_mul_mul_12ns_16s_28_1_1_U23/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_11ns_16s_27_1_1_U24/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0x3ce).
DSP Report: register kernel_data_V_3_0_reg is absorbed into DSP Encoder_mul_mul_11ns_16s_27_1_1_U24/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_11ns_16s_27_1_1_U24/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_11ns_16s_27_1_1_U24/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_12ns_16s_28_1_1_U25/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x79c).
DSP Report: register kernel_data_V_3_0_reg is absorbed into DSP Encoder_mul_mul_12ns_16s_28_1_1_U25/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt.
DSP Report: operator Encoder_mul_mul_12ns_16s_28_1_1_U25/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt is absorbed into DSP Encoder_mul_mul_12ns_16s_28_1_1_U25/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_9ns_16s_25_1_1_U26/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt, operation Mode is: A2*(B:0xe4).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_9ns_16s_25_1_1_U26/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt.
DSP Report: operator Encoder_mul_mul_9ns_16s_25_1_1_U26/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt is absorbed into DSP Encoder_mul_mul_9ns_16s_25_1_1_U26/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_10ns_16s_26_1_1_U27/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x1c8).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_10ns_16s_26_1_1_U27/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator Encoder_mul_mul_10ns_16s_26_1_1_U27/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP Encoder_mul_mul_10ns_16s_26_1_1_U27/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_12s_16s_28_1_1_U28/Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3fb5a).
DSP Report: register tmp_data_0_V_reg_5916_reg is absorbed into DSP Encoder_mul_mul_12s_16s_28_1_1_U28/Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U/p_cvt.
DSP Report: operator Encoder_mul_mul_12s_16s_28_1_1_U28/Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U/p_cvt is absorbed into DSP Encoder_mul_mul_12s_16s_28_1_1_U28/Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_13s_16s_28_1_1_U29/Encoder_mul_mul_13s_16s_28_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x3f6b4).
DSP Report: register tmp_data_0_V_reg_5916_reg is absorbed into DSP Encoder_mul_mul_13s_16s_28_1_1_U29/Encoder_mul_mul_13s_16s_28_1_1_DSP48_6_U/p_cvt.
DSP Report: operator Encoder_mul_mul_13s_16s_28_1_1_U29/Encoder_mul_mul_13s_16s_28_1_1_DSP48_6_U/p_cvt is absorbed into DSP Encoder_mul_mul_13s_16s_28_1_1_U29/Encoder_mul_mul_13s_16s_28_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_11ns_16s_27_1_1_U30/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0x2db).
DSP Report: register kernel_data_V_3_0_reg is absorbed into DSP Encoder_mul_mul_11ns_16s_27_1_1_U30/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_11ns_16s_27_1_1_U30/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_11ns_16s_27_1_1_U30/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_12ns_16s_28_1_1_U31/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x5b6).
DSP Report: register kernel_data_V_3_0_reg is absorbed into DSP Encoder_mul_mul_12ns_16s_28_1_1_U31/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt.
DSP Report: operator Encoder_mul_mul_12ns_16s_28_1_1_U31/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt is absorbed into DSP Encoder_mul_mul_12ns_16s_28_1_1_U31/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_12ns_16s_28_1_1_U32/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x566).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_12ns_16s_28_1_1_U32/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt.
DSP Report: operator Encoder_mul_mul_12ns_16s_28_1_1_U32/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt is absorbed into DSP Encoder_mul_mul_12ns_16s_28_1_1_U32/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_13ns_16s_28_1_1_U33/Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7_U/p_cvt, operation Mode is: A2*(B:0xacc).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_13ns_16s_28_1_1_U33/Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7_U/p_cvt.
DSP Report: operator Encoder_mul_mul_13ns_16s_28_1_1_U33/Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7_U/p_cvt is absorbed into DSP Encoder_mul_mul_13ns_16s_28_1_1_U33/Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_9ns_16s_25_1_1_U34/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt, operation Mode is: A2*(B:0xaf).
DSP Report: register tmp_data_0_V_reg_5916_reg is absorbed into DSP Encoder_mul_mul_9ns_16s_25_1_1_U34/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt.
DSP Report: operator Encoder_mul_mul_9ns_16s_25_1_1_U34/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt is absorbed into DSP Encoder_mul_mul_9ns_16s_25_1_1_U34/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_10ns_16s_26_1_1_U35/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x15e).
DSP Report: register tmp_data_0_V_reg_5916_reg is absorbed into DSP Encoder_mul_mul_10ns_16s_26_1_1_U35/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator Encoder_mul_mul_10ns_16s_26_1_1_U35/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP Encoder_mul_mul_10ns_16s_26_1_1_U35/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_10ns_16s_26_1_1_U36/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x119).
DSP Report: register kernel_data_V_3_0_reg is absorbed into DSP Encoder_mul_mul_10ns_16s_26_1_1_U36/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator Encoder_mul_mul_10ns_16s_26_1_1_U36/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP Encoder_mul_mul_10ns_16s_26_1_1_U36/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_11ns_16s_27_1_1_U37/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0x232).
DSP Report: register kernel_data_V_3_0_reg is absorbed into DSP Encoder_mul_mul_11ns_16s_27_1_1_U37/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_11ns_16s_27_1_1_U37/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_11ns_16s_27_1_1_U37/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_10s_16s_26_1_1_U38/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3fe68).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_10s_16s_26_1_1_U38/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: operator Encoder_mul_mul_10s_16s_26_1_1_U38/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP Encoder_mul_mul_10s_16s_26_1_1_U38/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_11s_16s_27_1_1_U39/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fcd0).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_11s_16s_27_1_1_U39/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_11s_16s_27_1_1_U39/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_11s_16s_27_1_1_U39/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_9ns_16s_25_1_1_U40/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt, operation Mode is: A2*(B:0xe6).
DSP Report: register tmp_data_0_V_reg_5916_reg is absorbed into DSP Encoder_mul_mul_9ns_16s_25_1_1_U40/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt.
DSP Report: operator Encoder_mul_mul_9ns_16s_25_1_1_U40/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt is absorbed into DSP Encoder_mul_mul_9ns_16s_25_1_1_U40/Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_10ns_16s_26_1_1_U41/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x1cc).
DSP Report: register tmp_data_0_V_reg_5916_reg is absorbed into DSP Encoder_mul_mul_10ns_16s_26_1_1_U41/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator Encoder_mul_mul_10ns_16s_26_1_1_U41/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP Encoder_mul_mul_10ns_16s_26_1_1_U41/Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_10s_16s_26_1_1_U42/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3fe98).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_10s_16s_26_1_1_U42/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: operator Encoder_mul_mul_10s_16s_26_1_1_U42/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP Encoder_mul_mul_10s_16s_26_1_1_U42/Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_11s_16s_27_1_1_U43/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fd30).
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP Encoder_mul_mul_11s_16s_27_1_1_U43/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_11s_16s_27_1_1_U43/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_11s_16s_27_1_1_U43/Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_11ns_16s_27_1_1_U44/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0x216).
DSP Report: register tmp_data_0_V_reg_5916_reg is absorbed into DSP Encoder_mul_mul_11ns_16s_27_1_1_U44/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_11ns_16s_27_1_1_U44/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_11ns_16s_27_1_1_U44/Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_12ns_16s_28_1_1_U45/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x42c).
DSP Report: register tmp_data_0_V_reg_5916_reg is absorbed into DSP Encoder_mul_mul_12ns_16s_28_1_1_U45/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt.
DSP Report: operator Encoder_mul_mul_12ns_16s_28_1_1_U45/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt is absorbed into DSP Encoder_mul_mul_12ns_16s_28_1_1_U45/Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U/p_cvt.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer18_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer18_out_V_data_0_V_U/mem_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:02 ; elapsed = 00:03:09 . Memory (MB): peak = 3431.238 ; gain = 1294.016 ; free physical = 226 ; free virtual = 1586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                     | RTL Object | Depth x Width | Implemented As | 
+--------------------------------------------------------------------------------+------------+---------------+----------------+
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s_w11_V_rom | p_0_out    | 2x4           | LUT            | 
+--------------------------------------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Encoder                  | layer20_out_V_data_7_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer20_out_V_data_6_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer20_out_V_data_5_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_0_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_1_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_2_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_3_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_4_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_5_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_6_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_7_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer20_out_V_data_0_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer20_out_V_data_1_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer20_out_V_data_2_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer20_out_V_data_3_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer20_out_V_data_4_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_7_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_6_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_5_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_4_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_3_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_2_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_1_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_0_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_7_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_6_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_5_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_4_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_3_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_2_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_1_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_0_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer18_out_V_data_0_V_U | mem_reg                          | 66 x 16(READ_FIRST)    | W |   | 66 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B'' | 27     | 11     | 10     | -      | 38     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder                                                                   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s__GB0 | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s__GB0 | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s__GB0 | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s__GB0 | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s__GB0 | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s__GB0 | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s__GB0 | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s__GB0 | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s__GB0 | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s__GB0 | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s__GB0 | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s__GB0 | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s__GB0 | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s__GB0 | (C' or 0)+A*B2  | 27     | 9      | 8      | -      | 36     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB4   | (C or 0)+A2*B   | 27     | 12     | 11     | -      | 39     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB4   | (C or 0)+A2*B   | 27     | 12     | 11     | -      | 39     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB4   | (C or 0)+A2*B   | 27     | 12     | 11     | -      | 39     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB7   | (C' or 0)+A*B'' | 27     | 9      | 8      | -      | 36     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB20  | (C or 0)+A2*B   | 27     | 12     | 11     | -      | 39     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB20  | (C or 0)+A2*B   | 27     | 12     | 11     | -      | 39     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s__GB20  | (C or 0)+A2*B   | 27     | 12     | 11     | -      | 39     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_28s_12s_40_1_1_DSP48_10                                   | (C or 0)+A*B    | 27     | 12     | 11     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 10     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 9      | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 7      | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 10     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 10     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 8      | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 10     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 9      | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 10     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 10     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 8      | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 10     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 10     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 9      | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 7      | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_12s_28s_40_1_1_DSP48_12                                   | (C or 0)+A*B    | 27     | 12     | 9      | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B2  | 27     | 12     | 11     | -      | 39     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B'' | 27     | 12     | 11     | -      | 39     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s     | (C' or 0)+A*B'' | 27     | 10     | 9      | -      | 37     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3ff06)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3fe0c)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3feae)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3fd5c)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x217)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x42e)    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3fa3a)  | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3f474)  | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x414)    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x828)    | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3fe79)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3fcf2)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0xea)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x1d4)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3fc68)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3f8d0)  | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3ff17)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3fe2e)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x32d)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x65a)    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3ce)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x79c)    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0xe4)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x1c8)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3fb5a)  | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3f6b4)  | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x2db)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x5b6)    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x566)    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0xacc)    | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0xaf)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x15e)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x119)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x232)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3fe68)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3fcd0)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0xe6)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x1cc)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3fe98)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x3fd30)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x216)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s     | A2*(B:0x42c)    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:11 ; elapsed = 00:03:20 . Memory (MB): peak = 3431.238 ; gain = 1294.016 ; free physical = 131 ; free virtual = 1584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Encoder                  | layer20_out_V_data_7_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer20_out_V_data_6_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer20_out_V_data_5_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_0_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_1_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_2_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_3_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_4_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_5_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_6_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer5_out_V_data_7_V_U/mem_reg  | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer20_out_V_data_0_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer20_out_V_data_1_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer20_out_V_data_2_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer20_out_V_data_3_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Encoder                  | layer20_out_V_data_4_V_U/mem_reg | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_7_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_6_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_5_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_4_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_3_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_2_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_1_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_0_V_U | mem_reg                          | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_7_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_6_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_5_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_4_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_3_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_2_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_1_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_0_V_U  | mem_reg                          | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer18_out_V_data_0_V_U | mem_reg                          | 66 x 16(READ_FIRST)    | W |   | 66 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:24]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:24]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/berkb/Project/model_2/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder_mul_mul_28s_12s_40_1_1.vhd:24]
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer19_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer19_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer19_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer19_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer19_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer19_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer19_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer19_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_1/layer18_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:24 ; elapsed = 00:03:33 . Memory (MB): peak = 3439.250 ; gain = 1302.027 ; free physical = 203 ; free virtual = 1547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer18_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:42 ; elapsed = 00:03:54 . Memory (MB): peak = 3569.695 ; gain = 1432.473 ; free physical = 172 ; free virtual = 1493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:43 ; elapsed = 00:03:54 . Memory (MB): peak = 3569.695 ; gain = 1432.473 ; free physical = 172 ; free virtual = 1492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:49 ; elapsed = 00:04:00 . Memory (MB): peak = 3569.695 ; gain = 1432.473 ; free physical = 164 ; free virtual = 1486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:49 ; elapsed = 00:04:01 . Memory (MB): peak = 3569.695 ; gain = 1432.473 ; free physical = 164 ; free virtual = 1486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:52 ; elapsed = 00:04:03 . Memory (MB): peak = 3569.695 ; gain = 1432.473 ; free physical = 162 ; free virtual = 1485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:52 ; elapsed = 00:04:04 . Memory (MB): peak = 3569.695 ; gain = 1432.473 ; free physical = 162 ; free virtual = 1485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[31] | 28     | 28         | 0      | 28      | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[34] | 28     | 28         | 0      | 56      | 28     | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[15] | 28     | 28         | 28     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  9805|
|3     |DSP48E2         |   772|
|4     |DSP_ALU         |    62|
|5     |DSP_A_B_DATA    |    62|
|6     |DSP_C_DATA      |    62|
|7     |DSP_MULTIPLIER  |    62|
|8     |DSP_M_DATA      |    62|
|9     |DSP_OUTPUT      |    62|
|10    |DSP_PREADD      |    62|
|11    |DSP_PREADD_DATA |    62|
|12    |LUT1            |   334|
|13    |LUT2            |  4200|
|14    |LUT3            | 14740|
|15    |LUT4            | 58499|
|16    |LUT5            |  6620|
|17    |LUT6            |  6822|
|18    |MUXF7           |   121|
|19    |RAMB18E2        |    33|
|20    |SRL16E          |   112|
|21    |SRLC32E         |   336|
|22    |FDRE            | 21812|
|23    |FDSE            | 20102|
|24    |IBUF            |    36|
|25    |OBUF            |   276|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                                |Module                                                                                                                                                                      |Cells  |
+------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                                     |                                                                                                                                                                            | 145117|
|2     |  conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_U0                |conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s                                                                                                       |   6969|
|3     |    w11_V_U                                                                             |conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s_w11_V                                                                                                 |     75|
|4     |      conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s_w11_V_rom_U |conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s_w11_V_rom                                                                                             |     75|
|5     |  conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0                 |conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s                                                                                                        |  13688|
|6     |    p_1_out__21                                                                         |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__6                                                                                |      8|
|7     |    p_1_out__29                                                                         |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel                                                                                   |      8|
|8     |    p_1_out__33                                                                         |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__24                                                                               |      8|
|9     |    p_1_out__1__1                                                                       |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0/p_1_out__40_funnel__1                                                                                |      8|
|10    |    p_1_out__3__1                                                                       |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__2                                                                                |      8|
|11    |    p_1_out__5__1                                                                       |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__14                                                                               |      8|
|12    |    p_1_out__1__2                                                                       |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__19                                                                               |      8|
|13    |    w8_V_U                                                                              |conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s_w8_V                                                                                                   |    290|
|14    |      conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s_w8_V_rom_U   |conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s_w8_V_rom                                                                                               |    290|
|15    |  conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0                 |conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s                                                                                                        |  25274|
|16    |    p_1_out__30                                                                         |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__9                                                                                |      8|
|17    |    p_1_out__40                                                                         |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0/p_1_out__40_funnel                                                                                   |      8|
|18    |    p_1_out__12__0                                                                      |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__28__1_funnel__2  |      8|
|19    |    p_1_out__3__3                                                                       |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__25                                                                               |      8|
|20    |    p_1_out__18__1                                                                      |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__11                                                                               |      8|
|21    |    w5_V_U                                                                              |conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V                                                                                                   |    892|
|22    |      conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V_rom_U   |conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s_w5_V_rom                                                                                               |    892|
|23    |  conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_U0                |conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s                                                                                                       |   3749|
|24    |    Encoder_mul_mul_10ns_16s_26_1_1_U17                                                 |Encoder_mul_mul_10ns_16s_26_1_1                                                                                                                                             |     30|
|25    |      Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U                                         |Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_188                                                                                                                                 |     30|
|26    |    Encoder_mul_mul_10ns_16s_26_1_1_U27                                                 |Encoder_mul_mul_10ns_16s_26_1_1_125                                                                                                                                         |     30|
|27    |      Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U                                         |Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_187                                                                                                                                 |     30|
|28    |    Encoder_mul_mul_10ns_16s_26_1_1_U35                                                 |Encoder_mul_mul_10ns_16s_26_1_1_126                                                                                                                                         |     29|
|29    |      Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U                                         |Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_186                                                                                                                                 |     29|
|30    |    Encoder_mul_mul_10ns_16s_26_1_1_U36                                                 |Encoder_mul_mul_10ns_16s_26_1_1_127                                                                                                                                         |      7|
|31    |      Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U                                         |Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_185                                                                                                                                 |      7|
|32    |    Encoder_mul_mul_10ns_16s_26_1_1_U41                                                 |Encoder_mul_mul_10ns_16s_26_1_1_128                                                                                                                                         |     29|
|33    |      Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9_U                                         |Encoder_mul_mul_10ns_16s_26_1_1_DSP48_9                                                                                                                                     |     29|
|34    |    Encoder_mul_mul_10s_16s_26_1_1_U14                                                  |Encoder_mul_mul_10s_16s_26_1_1                                                                                                                                              |     63|
|35    |      Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U                                          |Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_184                                                                                                                                  |     63|
|36    |    Encoder_mul_mul_10s_16s_26_1_1_U21                                                  |Encoder_mul_mul_10s_16s_26_1_1_129                                                                                                                                          |     30|
|37    |      Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U                                          |Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_183                                                                                                                                  |     30|
|38    |    Encoder_mul_mul_10s_16s_26_1_1_U38                                                  |Encoder_mul_mul_10s_16s_26_1_1_130                                                                                                                                          |     13|
|39    |      Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U                                          |Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_182                                                                                                                                  |     13|
|40    |    Encoder_mul_mul_10s_16s_26_1_1_U42                                                  |Encoder_mul_mul_10s_16s_26_1_1_131                                                                                                                                          |     65|
|41    |      Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U                                          |Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_181                                                                                                                                  |     65|
|42    |    Encoder_mul_mul_10s_16s_26_1_1_U5                                                   |Encoder_mul_mul_10s_16s_26_1_1_132                                                                                                                                          |     99|
|43    |      Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U                                          |Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_180                                                                                                                                  |     99|
|44    |    Encoder_mul_mul_10s_16s_26_1_1_U6                                                   |Encoder_mul_mul_10s_16s_26_1_1_133                                                                                                                                          |     32|
|45    |      Encoder_mul_mul_10s_16s_26_1_1_DSP48_1_U                                          |Encoder_mul_mul_10s_16s_26_1_1_DSP48_1                                                                                                                                      |     32|
|46    |    Encoder_mul_mul_11ns_16s_27_1_1_U22                                                 |Encoder_mul_mul_11ns_16s_27_1_1                                                                                                                                             |     64|
|47    |      Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U                                         |Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_179                                                                                                                                 |     64|
|48    |    Encoder_mul_mul_11ns_16s_27_1_1_U24                                                 |Encoder_mul_mul_11ns_16s_27_1_1_134                                                                                                                                         |      3|
|49    |      Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U                                         |Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_178                                                                                                                                 |      3|
|50    |    Encoder_mul_mul_11ns_16s_27_1_1_U30                                                 |Encoder_mul_mul_11ns_16s_27_1_1_135                                                                                                                                         |      1|
|51    |      Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U                                         |Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_177                                                                                                                                 |      1|
|52    |    Encoder_mul_mul_11ns_16s_27_1_1_U37                                                 |Encoder_mul_mul_11ns_16s_27_1_1_136                                                                                                                                         |    166|
|53    |      Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U                                         |Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_176                                                                                                                                 |    166|
|54    |    Encoder_mul_mul_11ns_16s_27_1_1_U44                                                 |Encoder_mul_mul_11ns_16s_27_1_1_137                                                                                                                                         |     64|
|55    |      Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U                                         |Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_175                                                                                                                                 |     64|
|56    |    Encoder_mul_mul_11ns_16s_27_1_1_U8                                                  |Encoder_mul_mul_11ns_16s_27_1_1_138                                                                                                                                         |      3|
|57    |      Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3_U                                         |Encoder_mul_mul_11ns_16s_27_1_1_DSP48_3                                                                                                                                     |      3|
|58    |    Encoder_mul_mul_11s_16s_27_1_1_U15                                                  |Encoder_mul_mul_11s_16s_27_1_1                                                                                                                                              |     95|
|59    |      Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U                                          |Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_174                                                                                                                                  |     95|
|60    |    Encoder_mul_mul_11s_16s_27_1_1_U18                                                  |Encoder_mul_mul_11s_16s_27_1_1_139                                                                                                                                          |      3|
|61    |      Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U                                          |Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_173                                                                                                                                  |      3|
|62    |    Encoder_mul_mul_11s_16s_27_1_1_U39                                                  |Encoder_mul_mul_11s_16s_27_1_1_140                                                                                                                                          |     32|
|63    |      Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U                                          |Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_172                                                                                                                                  |     32|
|64    |    Encoder_mul_mul_11s_16s_27_1_1_U43                                                  |Encoder_mul_mul_11s_16s_27_1_1_141                                                                                                                                          |     47|
|65    |      Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U                                          |Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_171                                                                                                                                  |     47|
|66    |    Encoder_mul_mul_11s_16s_27_1_1_U7                                                   |Encoder_mul_mul_11s_16s_27_1_1_142                                                                                                                                          |     32|
|67    |      Encoder_mul_mul_11s_16s_27_1_1_DSP48_2_U                                          |Encoder_mul_mul_11s_16s_27_1_1_DSP48_2                                                                                                                                      |     32|
|68    |    Encoder_mul_mul_12ns_16s_28_1_1_U12                                                 |Encoder_mul_mul_12ns_16s_28_1_1                                                                                                                                             |     64|
|69    |      Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U                                         |Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_170                                                                                                                                 |     64|
|70    |    Encoder_mul_mul_12ns_16s_28_1_1_U23                                                 |Encoder_mul_mul_12ns_16s_28_1_1_143                                                                                                                                         |     33|
|71    |      Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U                                         |Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_169                                                                                                                                 |     33|
|72    |    Encoder_mul_mul_12ns_16s_28_1_1_U25                                                 |Encoder_mul_mul_12ns_16s_28_1_1_144                                                                                                                                         |    184|
|73    |      Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U                                         |Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_168                                                                                                                                 |    184|
|74    |    Encoder_mul_mul_12ns_16s_28_1_1_U31                                                 |Encoder_mul_mul_12ns_16s_28_1_1_145                                                                                                                                         |    156|
|75    |      Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U                                         |Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_167                                                                                                                                 |    156|
|76    |    Encoder_mul_mul_12ns_16s_28_1_1_U32                                                 |Encoder_mul_mul_12ns_16s_28_1_1_146                                                                                                                                         |      5|
|77    |      Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U                                         |Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_166                                                                                                                                 |      5|
|78    |    Encoder_mul_mul_12ns_16s_28_1_1_U45                                                 |Encoder_mul_mul_12ns_16s_28_1_1_147                                                                                                                                         |     34|
|79    |      Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U                                         |Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_165                                                                                                                                 |     34|
|80    |    Encoder_mul_mul_12ns_16s_28_1_1_U9                                                  |Encoder_mul_mul_12ns_16s_28_1_1_148                                                                                                                                         |    192|
|81    |      Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4_U                                         |Encoder_mul_mul_12ns_16s_28_1_1_DSP48_4                                                                                                                                     |    192|
|82    |    Encoder_mul_mul_12s_16s_28_1_1_U10                                                  |Encoder_mul_mul_12s_16s_28_1_1                                                                                                                                              |      5|
|83    |      Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U                                          |Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_164                                                                                                                                  |      5|
|84    |    Encoder_mul_mul_12s_16s_28_1_1_U19                                                  |Encoder_mul_mul_12s_16s_28_1_1_149                                                                                                                                          |    190|
|85    |      Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U                                          |Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_163                                                                                                                                  |    190|
|86    |    Encoder_mul_mul_12s_16s_28_1_1_U28                                                  |Encoder_mul_mul_12s_16s_28_1_1_150                                                                                                                                          |     64|
|87    |      Encoder_mul_mul_12s_16s_28_1_1_DSP48_5_U                                          |Encoder_mul_mul_12s_16s_28_1_1_DSP48_5                                                                                                                                      |     64|
|88    |    Encoder_mul_mul_13ns_16s_28_1_1_U13                                                 |Encoder_mul_mul_13ns_16s_28_1_1                                                                                                                                             |     33|
|89    |      Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7_U                                         |Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7_162                                                                                                                                 |     33|
|90    |    Encoder_mul_mul_13ns_16s_28_1_1_U33                                                 |Encoder_mul_mul_13ns_16s_28_1_1_151                                                                                                                                         |     33|
|91    |      Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7_U                                         |Encoder_mul_mul_13ns_16s_28_1_1_DSP48_7                                                                                                                                     |     33|
|92    |    Encoder_mul_mul_13s_16s_28_1_1_U11                                                  |Encoder_mul_mul_13s_16s_28_1_1                                                                                                                                              |     33|
|93    |      Encoder_mul_mul_13s_16s_28_1_1_DSP48_6_U                                          |Encoder_mul_mul_13s_16s_28_1_1_DSP48_6_161                                                                                                                                  |     33|
|94    |    Encoder_mul_mul_13s_16s_28_1_1_U29                                                  |Encoder_mul_mul_13s_16s_28_1_1_152                                                                                                                                          |     33|
|95    |      Encoder_mul_mul_13s_16s_28_1_1_DSP48_6_U                                          |Encoder_mul_mul_13s_16s_28_1_1_DSP48_6                                                                                                                                      |     33|
|96    |    Encoder_mul_mul_9ns_16s_25_1_1_U16                                                  |Encoder_mul_mul_9ns_16s_25_1_1                                                                                                                                              |     38|
|97    |      Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U                                          |Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_160                                                                                                                                  |     38|
|98    |    Encoder_mul_mul_9ns_16s_25_1_1_U26                                                  |Encoder_mul_mul_9ns_16s_25_1_1_153                                                                                                                                          |     13|
|99    |      Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U                                          |Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_159                                                                                                                                  |     13|
|100   |    Encoder_mul_mul_9ns_16s_25_1_1_U34                                                  |Encoder_mul_mul_9ns_16s_25_1_1_154                                                                                                                                          |     67|
|101   |      Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U                                          |Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_158                                                                                                                                  |     67|
|102   |    Encoder_mul_mul_9ns_16s_25_1_1_U40                                                  |Encoder_mul_mul_9ns_16s_25_1_1_155                                                                                                                                          |     67|
|103   |      Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8_U                                          |Encoder_mul_mul_9ns_16s_25_1_1_DSP48_8                                                                                                                                      |     67|
|104   |    Encoder_mul_mul_9s_16s_25_1_1_U20                                                   |Encoder_mul_mul_9s_16s_25_1_1                                                                                                                                               |     11|
|105   |      Encoder_mul_mul_9s_16s_25_1_1_DSP48_0_U                                           |Encoder_mul_mul_9s_16s_25_1_1_DSP48_0_157                                                                                                                                   |     11|
|106   |    Encoder_mul_mul_9s_16s_25_1_1_U4                                                    |Encoder_mul_mul_9s_16s_25_1_1_156                                                                                                                                           |     72|
|107   |      Encoder_mul_mul_9s_16s_25_1_1_DSP48_0_U                                           |Encoder_mul_mul_9s_16s_25_1_1_DSP48_0                                                                                                                                       |     72|
|108   |  dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0                    |dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s                                                                                                           |  86387|
|109   |    grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689       |dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s                                                                                                          |  84094|
|110   |      p_1_out__4                                                                        |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__21                                                                               |      8|
|111   |      p_1_out__20                                                                       |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__7                                                                                |      8|
|112   |      p_1_out__36                                                                       |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__28__1_funnel__6  |      8|
|113   |      p_1_out__11__0                                                                    |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__8                                                                                |      8|
|114   |      p_1_out__18__0                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__28__1_funnel__3  |      8|
|115   |      p_1_out__53                                                                       |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__3__3_funnel__4   |      8|
|116   |      p_1_out__1__3                                                                     |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__3__3_funnel__8   |      8|
|117   |      p_1_out__2__3                                                                     |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__3__3_funnel__7   |      8|
|118   |      p_1_out__3__3                                                                     |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__3__3_funnel      |      8|
|119   |      p_1_out__5__3                                                                     |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__3__3_funnel__6   |      8|
|120   |      p_1_out__7__3                                                                     |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__3__3_funnel__11  |      8|
|121   |      p_1_out__8__3                                                                     |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__3__3_funnel__2   |      8|
|122   |      p_1_out__5__4                                                                     |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__17                                                                               |      8|
|123   |      p_1_out__28__1                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__28__1_funnel     |      8|
|124   |      p_1_out__3__5                                                                     |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__4                                                                                |      8|
|125   |      p_1_out__10__5                                                                    |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__23                                                                               |      8|
|126   |      p_1_out__21__3                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__28__1_funnel__1  |      8|
|127   |      p_1_out__23__3                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__68_funnel__10    |      8|
|128   |      p_1_out__24__3                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__68_funnel__7     |      8|
|129   |      p_1_out__25__3                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__68_funnel__4     |      8|
|130   |      p_1_out__26__3                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__68_funnel__12    |      8|
|131   |      p_1_out__27__3                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__68_funnel__5     |      8|
|132   |      p_1_out__28__3                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__68_funnel__8     |      8|
|133   |      p_1_out__29__3                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__68_funnel__3     |      8|
|134   |      p_1_out__30__2                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__68_funnel__2     |      8|
|135   |      p_1_out__31__2                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__68_funnel__9     |      8|
|136   |      p_1_out__32__2                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__68_funnel__11    |      8|
|137   |      p_1_out__6__8                                                                     |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__10                                                                               |      8|
|138   |      p_1_out__10__7                                                                    |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__3                                                                                |      8|
|139   |      p_1_out__21__5                                                                    |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__20                                                                               |      8|
|140   |      p_1_out__3__10                                                                    |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__16                                                                               |      8|
|141   |      p_1_out__7__8                                                                     |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__1                                                                                |      8|
|142   |      p_1_out__0__12                                                                    |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__22                                                                               |      8|
|143   |      p_1_out__31__4                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__28__1_funnel__5  |      8|
|144   |      p_1_out__12__9                                                                    |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__18                                                                               |      8|
|145   |      p_1_out__16__8                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__28__1_funnel__4  |      8|
|146   |      p_1_out__24__6                                                                    |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__13                                                                               |      8|
|147   |      p_1_out__44__2                                                                    |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__15                                                                               |      8|
|148   |      p_1_out__45__2                                                                    |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__12                                                                               |      8|
|149   |      p_1_out__68                                                                       |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__68_funnel        |      8|
|150   |      p_1_out__0__18                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__3__3_funnel__10  |      8|
|151   |      p_1_out__1__18                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__3__3_funnel__5   |      8|
|152   |      p_1_out__2__18                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__3__3_funnel__9   |      8|
|153   |      p_1_out__17__9                                                                    |\conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0/p_1_out__29_funnel__5                                                                                |      8|
|154   |      p_1_out__69                                                                       |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__68_funnel__6     |      8|
|155   |      p_1_out__1__19                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__3__3_funnel__3   |      8|
|156   |      p_1_out__2__19                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__3__3_funnel__13  |      8|
|157   |      p_1_out__3__19                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__68_funnel__1     |      8|
|158   |      p_1_out__4__18                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__3__3_funnel__1   |      8|
|159   |      p_1_out__6__17                                                                    |\dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_689/p_1_out__3__3_funnel__12  |      8|
|160   |      w15_V_U                                                                           |dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V                                                                                                    |   4094|
|161   |        dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom_U  |dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_w15_V_rom                                                                                                |   4094|
|162   |  layer11_out_V_data_0_V_U                                                              |fifo_w28_d16_A                                                                                                                                                              |     51|
|163   |    U_fifo_w28_d16_A_shiftReg                                                           |fifo_w28_d16_A_shiftReg_124                                                                                                                                                 |     33|
|164   |  layer11_out_V_data_1_V_U                                                              |fifo_w28_d16_A_0                                                                                                                                                            |     52|
|165   |    U_fifo_w28_d16_A_shiftReg                                                           |fifo_w28_d16_A_shiftReg_123                                                                                                                                                 |     33|
|166   |  layer11_out_V_data_2_V_U                                                              |fifo_w28_d16_A_1                                                                                                                                                            |     51|
|167   |    U_fifo_w28_d16_A_shiftReg                                                           |fifo_w28_d16_A_shiftReg_122                                                                                                                                                 |     33|
|168   |  layer11_out_V_data_3_V_U                                                              |fifo_w28_d16_A_2                                                                                                                                                            |     51|
|169   |    U_fifo_w28_d16_A_shiftReg                                                           |fifo_w28_d16_A_shiftReg                                                                                                                                                     |     33|
|170   |  layer15_out_V_data_0_V_U                                                              |fifo_w28_d1_A                                                                                                                                                               |     60|
|171   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_121                                                                                                                                                  |     50|
|172   |  layer15_out_V_data_10_V_U                                                             |fifo_w28_d1_A_3                                                                                                                                                             |     60|
|173   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_120                                                                                                                                                  |     50|
|174   |  layer15_out_V_data_11_V_U                                                             |fifo_w28_d1_A_4                                                                                                                                                             |     61|
|175   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_119                                                                                                                                                  |     50|
|176   |  layer15_out_V_data_12_V_U                                                             |fifo_w28_d1_A_5                                                                                                                                                             |     61|
|177   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_118                                                                                                                                                  |     50|
|178   |  layer15_out_V_data_13_V_U                                                             |fifo_w28_d1_A_6                                                                                                                                                             |     62|
|179   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_117                                                                                                                                                  |     50|
|180   |  layer15_out_V_data_14_V_U                                                             |fifo_w28_d1_A_7                                                                                                                                                             |     60|
|181   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_116                                                                                                                                                  |     50|
|182   |  layer15_out_V_data_15_V_U                                                             |fifo_w28_d1_A_8                                                                                                                                                             |     60|
|183   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_115                                                                                                                                                  |     50|
|184   |  layer15_out_V_data_1_V_U                                                              |fifo_w28_d1_A_9                                                                                                                                                             |     60|
|185   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_114                                                                                                                                                  |     50|
|186   |  layer15_out_V_data_2_V_U                                                              |fifo_w28_d1_A_10                                                                                                                                                            |     61|
|187   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_113                                                                                                                                                  |     50|
|188   |  layer15_out_V_data_3_V_U                                                              |fifo_w28_d1_A_11                                                                                                                                                            |     61|
|189   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_112                                                                                                                                                  |     50|
|190   |  layer15_out_V_data_4_V_U                                                              |fifo_w28_d1_A_12                                                                                                                                                            |     60|
|191   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_111                                                                                                                                                  |     50|
|192   |  layer15_out_V_data_5_V_U                                                              |fifo_w28_d1_A_13                                                                                                                                                            |     60|
|193   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_110                                                                                                                                                  |     50|
|194   |  layer15_out_V_data_6_V_U                                                              |fifo_w28_d1_A_14                                                                                                                                                            |     79|
|195   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_109                                                                                                                                                  |     51|
|196   |  layer15_out_V_data_7_V_U                                                              |fifo_w28_d1_A_15                                                                                                                                                            |     60|
|197   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_108                                                                                                                                                  |     50|
|198   |  layer15_out_V_data_8_V_U                                                              |fifo_w28_d1_A_16                                                                                                                                                            |     60|
|199   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg_107                                                                                                                                                  |     50|
|200   |  layer15_out_V_data_9_V_U                                                              |fifo_w28_d1_A_17                                                                                                                                                            |     60|
|201   |    U_fifo_w28_d1_A_shiftReg                                                            |fifo_w28_d1_A_shiftReg                                                                                                                                                      |     50|
|202   |  layer18_out_V_data_0_V_U                                                              |fifo_w16_d66_A                                                                                                                                                              |    138|
|203   |  layer19_out_V_data_0_V_U                                                              |fifo_w28_d68_A                                                                                                                                                              |    145|
|204   |  layer19_out_V_data_1_V_U                                                              |fifo_w28_d68_A_18                                                                                                                                                           |    145|
|205   |  layer19_out_V_data_2_V_U                                                              |fifo_w28_d68_A_19                                                                                                                                                           |    148|
|206   |  layer19_out_V_data_3_V_U                                                              |fifo_w28_d68_A_20                                                                                                                                                           |    146|
|207   |  layer19_out_V_data_4_V_U                                                              |fifo_w28_d68_A_21                                                                                                                                                           |    145|
|208   |  layer19_out_V_data_5_V_U                                                              |fifo_w28_d68_A_22                                                                                                                                                           |    145|
|209   |  layer19_out_V_data_6_V_U                                                              |fifo_w28_d68_A_23                                                                                                                                                           |    145|
|210   |  layer19_out_V_data_7_V_U                                                              |fifo_w28_d68_A_24                                                                                                                                                           |    145|
|211   |  layer20_out_V_data_0_V_U                                                              |fifo_w28_d67_A                                                                                                                                                              |    148|
|212   |  layer20_out_V_data_1_V_U                                                              |fifo_w28_d67_A_25                                                                                                                                                           |    149|
|213   |  layer20_out_V_data_2_V_U                                                              |fifo_w28_d67_A_26                                                                                                                                                           |    149|
|214   |  layer20_out_V_data_3_V_U                                                              |fifo_w28_d67_A_27                                                                                                                                                           |    150|
|215   |  layer20_out_V_data_4_V_U                                                              |fifo_w28_d67_A_28                                                                                                                                                           |    147|
|216   |  layer20_out_V_data_5_V_U                                                              |fifo_w28_d67_A_29                                                                                                                                                           |    148|
|217   |  layer20_out_V_data_6_V_U                                                              |fifo_w28_d67_A_30                                                                                                                                                           |    148|
|218   |  layer20_out_V_data_7_V_U                                                              |fifo_w28_d67_A_31                                                                                                                                                           |    148|
|219   |  layer21_out_V_data_0_V_U                                                              |fifo_w28_d35_A                                                                                                                                                              |    113|
|220   |    U_fifo_w28_d35_A_shiftReg                                                           |fifo_w28_d35_A_shiftReg_106                                                                                                                                                 |     89|
|221   |  layer21_out_V_data_1_V_U                                                              |fifo_w28_d35_A_32                                                                                                                                                           |    116|
|222   |    U_fifo_w28_d35_A_shiftReg                                                           |fifo_w28_d35_A_shiftReg_105                                                                                                                                                 |     90|
|223   |  layer21_out_V_data_2_V_U                                                              |fifo_w28_d35_A_33                                                                                                                                                           |    113|
|224   |    U_fifo_w28_d35_A_shiftReg                                                           |fifo_w28_d35_A_shiftReg_104                                                                                                                                                 |     89|
|225   |  layer21_out_V_data_3_V_U                                                              |fifo_w28_d35_A_34                                                                                                                                                           |    113|
|226   |    U_fifo_w28_d35_A_shiftReg                                                           |fifo_w28_d35_A_shiftReg                                                                                                                                                     |     89|
|227   |  layer2_out_V_data_0_V_U                                                               |fifo_w28_d64_A                                                                                                                                                              |    138|
|228   |  layer2_out_V_data_1_V_U                                                               |fifo_w28_d64_A_35                                                                                                                                                           |    139|
|229   |  layer2_out_V_data_2_V_U                                                               |fifo_w28_d64_A_36                                                                                                                                                           |    138|
|230   |  layer2_out_V_data_3_V_U                                                               |fifo_w28_d64_A_37                                                                                                                                                           |    138|
|231   |  layer2_out_V_data_4_V_U                                                               |fifo_w28_d64_A_38                                                                                                                                                           |    138|
|232   |  layer2_out_V_data_5_V_U                                                               |fifo_w28_d64_A_39                                                                                                                                                           |    139|
|233   |  layer2_out_V_data_6_V_U                                                               |fifo_w28_d64_A_40                                                                                                                                                           |    138|
|234   |  layer2_out_V_data_7_V_U                                                               |fifo_w28_d64_A_41                                                                                                                                                           |    138|
|235   |  layer5_out_V_data_0_V_U                                                               |fifo_w28_d64_A_42                                                                                                                                                           |    165|
|236   |  layer5_out_V_data_1_V_U                                                               |fifo_w28_d64_A_43                                                                                                                                                           |    165|
|237   |  layer5_out_V_data_2_V_U                                                               |fifo_w28_d64_A_44                                                                                                                                                           |    165|
|238   |  layer5_out_V_data_3_V_U                                                               |fifo_w28_d64_A_45                                                                                                                                                           |    165|
|239   |  layer5_out_V_data_4_V_U                                                               |fifo_w28_d64_A_46                                                                                                                                                           |    165|
|240   |  layer5_out_V_data_5_V_U                                                               |fifo_w28_d64_A_47                                                                                                                                                           |    167|
|241   |  layer5_out_V_data_6_V_U                                                               |fifo_w28_d64_A_48                                                                                                                                                           |    166|
|242   |  layer5_out_V_data_7_V_U                                                               |fifo_w28_d64_A_49                                                                                                                                                           |    166|
|243   |  layer8_out_V_data_0_V_U                                                               |fifo_w28_d32_A                                                                                                                                                              |     80|
|244   |    U_fifo_w28_d32_A_shiftReg                                                           |fifo_w28_d32_A_shiftReg_103                                                                                                                                                 |     61|
|245   |  layer8_out_V_data_1_V_U                                                               |fifo_w28_d32_A_50                                                                                                                                                           |     80|
|246   |    U_fifo_w28_d32_A_shiftReg                                                           |fifo_w28_d32_A_shiftReg_102                                                                                                                                                 |     61|
|247   |  layer8_out_V_data_2_V_U                                                               |fifo_w28_d32_A_51                                                                                                                                                           |     80|
|248   |    U_fifo_w28_d32_A_shiftReg                                                           |fifo_w28_d32_A_shiftReg_101                                                                                                                                                 |     61|
|249   |  layer8_out_V_data_3_V_U                                                               |fifo_w28_d32_A_52                                                                                                                                                           |     82|
|250   |    U_fifo_w28_d32_A_shiftReg                                                           |fifo_w28_d32_A_shiftReg                                                                                                                                                     |     62|
|251   |  linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0                        |linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s                                                                                                               |    942|
|252   |    regslice_both_res_V_data_0_V_U                                                      |regslice_both_53                                                                                                                                                            |     60|
|253   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_99                                                                                                                                                      |     36|
|254   |      obuf_inst                                                                         |xil_defaultlib_obuf_100                                                                                                                                                     |     22|
|255   |    regslice_both_res_V_data_10_V_U                                                     |regslice_both_54                                                                                                                                                            |     60|
|256   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_97                                                                                                                                                      |     33|
|257   |      obuf_inst                                                                         |xil_defaultlib_obuf_98                                                                                                                                                      |     23|
|258   |    regslice_both_res_V_data_11_V_U                                                     |regslice_both_55                                                                                                                                                            |     58|
|259   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_95                                                                                                                                                      |     33|
|260   |      obuf_inst                                                                         |xil_defaultlib_obuf_96                                                                                                                                                      |     21|
|261   |    regslice_both_res_V_data_12_V_U                                                     |regslice_both_56                                                                                                                                                            |     59|
|262   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_93                                                                                                                                                      |     33|
|263   |      obuf_inst                                                                         |xil_defaultlib_obuf_94                                                                                                                                                      |     22|
|264   |    regslice_both_res_V_data_13_V_U                                                     |regslice_both_57                                                                                                                                                            |     58|
|265   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_91                                                                                                                                                      |     33|
|266   |      obuf_inst                                                                         |xil_defaultlib_obuf_92                                                                                                                                                      |     21|
|267   |    regslice_both_res_V_data_14_V_U                                                     |regslice_both_58                                                                                                                                                            |     59|
|268   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_89                                                                                                                                                      |     33|
|269   |      obuf_inst                                                                         |xil_defaultlib_obuf_90                                                                                                                                                      |     22|
|270   |    regslice_both_res_V_data_15_V_U                                                     |regslice_both_59                                                                                                                                                            |     58|
|271   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_87                                                                                                                                                      |     33|
|272   |      obuf_inst                                                                         |xil_defaultlib_obuf_88                                                                                                                                                      |     21|
|273   |    regslice_both_res_V_data_1_V_U                                                      |regslice_both_60                                                                                                                                                            |     58|
|274   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_85                                                                                                                                                      |     33|
|275   |      obuf_inst                                                                         |xil_defaultlib_obuf_86                                                                                                                                                      |     21|
|276   |    regslice_both_res_V_data_2_V_U                                                      |regslice_both_61                                                                                                                                                            |     59|
|277   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_83                                                                                                                                                      |     33|
|278   |      obuf_inst                                                                         |xil_defaultlib_obuf_84                                                                                                                                                      |     22|
|279   |    regslice_both_res_V_data_3_V_U                                                      |regslice_both_62                                                                                                                                                            |     58|
|280   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_81                                                                                                                                                      |     33|
|281   |      obuf_inst                                                                         |xil_defaultlib_obuf_82                                                                                                                                                      |     21|
|282   |    regslice_both_res_V_data_4_V_U                                                      |regslice_both_63                                                                                                                                                            |     62|
|283   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_79                                                                                                                                                      |     33|
|284   |      obuf_inst                                                                         |xil_defaultlib_obuf_80                                                                                                                                                      |     23|
|285   |    regslice_both_res_V_data_5_V_U                                                      |regslice_both_64                                                                                                                                                            |     58|
|286   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_77                                                                                                                                                      |     33|
|287   |      obuf_inst                                                                         |xil_defaultlib_obuf_78                                                                                                                                                      |     21|
|288   |    regslice_both_res_V_data_6_V_U                                                      |regslice_both_65                                                                                                                                                            |     59|
|289   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_75                                                                                                                                                      |     33|
|290   |      obuf_inst                                                                         |xil_defaultlib_obuf_76                                                                                                                                                      |     22|
|291   |    regslice_both_res_V_data_7_V_U                                                      |regslice_both_66                                                                                                                                                            |     58|
|292   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_73                                                                                                                                                      |     33|
|293   |      obuf_inst                                                                         |xil_defaultlib_obuf_74                                                                                                                                                      |     21|
|294   |    regslice_both_res_V_data_8_V_U                                                      |regslice_both_67                                                                                                                                                            |     59|
|295   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_71                                                                                                                                                      |     33|
|296   |      obuf_inst                                                                         |xil_defaultlib_obuf_72                                                                                                                                                      |     22|
|297   |    regslice_both_res_V_data_9_V_U                                                      |regslice_both_68                                                                                                                                                            |     58|
|298   |      ibuf_inst                                                                         |xil_defaultlib_ibuf_69                                                                                                                                                      |     33|
|299   |      obuf_inst                                                                         |xil_defaultlib_obuf_70                                                                                                                                                      |     21|
|300   |  start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud_U    |start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud                                                                                            |     12|
|301   |  start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0_U     |start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0                                                                                             |     11|
|302   |  start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0_U     |start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0                                                                                             |     12|
|303   |  start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb_U    |start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb                                                                                            |      9|
|304   |  start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0_U        |start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0                                                                                                |     14|
|305   |  start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0_U            |start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0                                                                                                    |     13|
|306   |  start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0_U              |start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0                                                                                                      |     13|
|307   |  start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0_U              |start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0                                                                                                      |     12|
|308   |  start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0_U              |start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0                                                                                                      |     10|
|309   |  zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0                        |zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s                                                                                                               |    100|
|310   |    regslice_both_data_V_data_V_U                                                       |regslice_both                                                                                                                                                               |     75|
|311   |      ibuf_inst                                                                         |xil_defaultlib_ibuf                                                                                                                                                         |     35|
|312   |      obuf_inst                                                                         |xil_defaultlib_obuf                                                                                                                                                         |     40|
|313   |  zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0                          |zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_s                                                                                                                 |     48|
|314   |  zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0                          |zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s                                                                                                                 |    285|
|315   |  zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0                          |zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_s                                                                                                                 |     37|
+------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:52 ; elapsed = 00:04:04 . Memory (MB): peak = 3569.695 ; gain = 1432.473 ; free physical = 162 ; free virtual = 1486
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:57 ; elapsed = 00:04:06 . Memory (MB): peak = 3573.605 ; gain = 1436.383 ; free physical = 6369 ; free virtual = 8409
Synthesis Optimization Complete : Time (s): cpu = 00:03:57 ; elapsed = 00:04:06 . Memory (MB): peak = 3573.605 ; gain = 1436.383 ; free physical = 6365 ; free virtual = 8408
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3573.605 ; gain = 0.000 ; free physical = 6233 ; free virtual = 8290
INFO: [Netlist 29-17] Analyzing 10797 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3846.516 ; gain = 0.000 ; free physical = 5819 ; free virtual = 8002
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 871 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 834 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
575 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:33 ; elapsed = 00:04:46 . Memory (MB): peak = 3846.516 ; gain = 1715.523 ; free physical = 6008 ; free virtual = 8232
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Aug  8 00:45:23 2024...
