<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>mvau_weight_mem.sv</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.1 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');" class="NDPage NDContentPage">

<a name="Testbench"></a><a name="Topic148"></a><div class="CTopic TGroup LSystemVerilog first">
 <div class="CTitle">Testbench</div>
</div>

<a name="MVAU_Weight_Memory"></a><a name="Topic149"></a><div class="CTopic TTestbench LSystemVerilog">
 <div class="CTitle"><span class="Qualifier">MVAU Weight Memory (mvau_weight_mem.</span>&#8203;sv)</div>
 <div class="CBody"><p>Author(s): Syed Asad Alam <a href="#" onclick="javascript:location.href='ma\u0069'+'lto\u003a'+'syed\u002eas'+'ad\u002ealam'+'\u0040'+'tcd'+'\u002eie';return false;">syed&#46;as<span style="display: none">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style="display: none">[xxx]</span>&#46;ie</a></p><p>This file lists an RTL implementation of the weight memory. The depth of each weight memory is given by (KDim^2 * IFMCh * OFMCh)/(SIMD * PE). The word length of each word is SIMD*TW</p><p>It is part of the Xilinx FINN open source framework for implementing quantized neural networks on FPGAs</p><p>This material is based upon work supported, in part, by Science Foundation Ireland, www.sfi.ie under Grant No. 13/RC/2094 and, in part, by the European Union's Horizon 2020 research and innovation programme under the Marie Sklodowska-Curie grant agreement Grant No.754489.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">WMEM_ID</td><td class="CDLDefinition"><p>The ID for the weight memory. Helps in reading the right file</p></td></tr><tr><td class="CDLEntry">WMEM_ADDR_BW</td><td class="CDLDefinition"><p>The word length of the address for the weight memory</p></td></tr></table><div class="CHeading">Inputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk</td><td class="CDLDefinition"><p>Main clock</p></td></tr><tr><td class="CDLEntry">[WMEM_ADDR_BW-1:0] wmem_addr</td><td class="CDLDefinition"><p>Weight memory address</p></td></tr></table><div class="CHeading">Outputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">[SIMD*TW-1:0]</td><td class="CDLDefinition"><p>Weight memory output, word lenght SIMDxTW</p></td></tr></table></div>
</div>

<a name="Parameters"></a><a name="Topic150"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Parameters</div>
</div>

<a name="FILE_WEIGHT_MEM"></a><a name="Topic151"></a><div class="CTopic TParameter LSystemVerilog">
 <div class="CTitle">FILE_WEIGHT_MEM</div>
 <div class="CBody"><p>Defines the file to read weight memory contents</p></div>
</div>

<a name="Signals"></a><a name="Topic152"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Signals</div>
</div>

<a name="weight_mem"></a><a name="Topic153"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">weight_mem</div>
 <div class="CBody"><p>This signal defines the memory itself</p></div>
</div>

<a name="Sequential_Always_Blocks"></a><a name="Topic154"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Sequential Always Blocks</div>
</div>

<a name="WMEM_READ_OUT"></a><a name="Topic155"></a><div class="CTopic TAlwaysFF LSystemVerilog last">
 <div class="CTitle">WMEM_READ_OUT</div>
 <div class="CBody"><p>Sequential 'always' block to read from weight memory</p></div>
</div>

</body></html>