Release 12.3 - xst M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/IM.vhd" in Library work.
Architecture behavioral of Entity im is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/DM.vhd" in Library work.
Architecture behavioral of Entity dm is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/QReg.vhd" in Library work.
Architecture behavioral of Entity qreg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/IFReg.vhd" in Library work.
Architecture behavioral of Entity ifreg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/IDReg.vhd" in Library work.
Architecture behavioral of Entity idreg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/EXEReg.vhd" in Library work.
Architecture behavioral of Entity exereg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/MEMReg.vhd" in Library work.
Architecture behavioral of Entity memreg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" in Library work.
Architecture behavioral of Entity rf is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd" in Library work.
WARNING:HDLParsers:3555 - "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd" Line 99. Warning for LRM section 1.1.1.2 violation about connectivity rules. Parameter Ram1Addr of mode out should not be associated with a formal port of mode buffer.
Architecture behavioral of Entity memmgr is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/Adder.vhd" in Library work.
Architecture behavioral of Entity adder is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/controller.vhd" in Library work.
Architecture behavior of Entity controller is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/extension.vhd" in Library work.
Architecture behavioral of Entity extension is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" in Library work.
Architecture behavior of Entity foward is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/Pause.vhd" in Library work.
Architecture behavior of Entity pause is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_pc.vhd" in Library work.
Architecture behavioral of Entity mux_pc is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/A_MUX.vhd" in Library work.
Architecture behavior of Entity a_mux is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/B_MUX.vhd" in Library work.
Architecture behavior of Entity b_mux is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_raddr.vhd" in Library work.
Architecture behavioral of Entity mux_raddr is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_wdata.vhd" in Library work.
Architecture behavioral of Entity mux_wdata is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_sp_s.vhd" in Library work.
Architecture behavioral of Entity mux_sp_s is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_rwdata.vhd" in Library work.
Architecture behavioral of Entity mux_rwdata is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" in Library work.
Entity <cpu> compiled.
Entity <cpu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <QReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IFReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IDReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EXEReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memMgr> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Adder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controller> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <extension> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Foward> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <Pause> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_pc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <A_MUX> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <B_MUX> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_raddr> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_wdata> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_sp_s> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_rwdata> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DM> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPU> in library <work> (Architecture <behavioral>).
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 18: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 533: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 515: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <debug_data>, <ID_T_in>, <IF_PC_in>, <IF_INS_15_0_in>, <EXE_A_MUX_Out>, <EXE_B_MUX_Out>, <IF_PC_out>, <MEM_Control_RF_out>, <MEM_Control_RWData_out>, <EXE_Control_RF_out>, <ID_Control_SP_S_out>, <MEM_RAddr_out>, <ID_Control_Raddr_out>, <ID_Control_ALU_out>, <EXE_ALU_FLAG_ZERO>, <EXE_Control_MEM_out>, <EXE_Control_RA>, <EXE_Control_RB>, <ID_Control_A_out>, <ID_Control_B_out>, <ID_Control_Pause>, <ID_Control_MEM_out>, <ID_Control_PC_out>, <ID_RF_WD>, <EXE_MWD_in>, <rdn>, <wrn>, <EXE_RAddr_in>, <ID_Control_Raddr_in>, <ID_Control_ALU_in>, <IF_INS_15_0_out>, <MEM_Data_in>
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 19: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 29: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:752 - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 645: Unconnected input port 'in_raddr' of component 'mux_rwdata' is tied to default value.
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <QReg> in library <work> (Architecture <behavioral>).
Entity <QReg> analyzed. Unit <QReg> generated.

Analyzing Entity <IFReg> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/IFReg.vhd" line 37: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <IFReg> analyzed. Unit <IFReg> generated.

Analyzing Entity <IDReg> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/IDReg.vhd" line 77: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <IDReg> analyzed. Unit <IDReg> generated.

Analyzing Entity <EXEReg> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/EXEReg.vhd" line 29: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <EXEReg> analyzed. Unit <EXEReg> generated.

Analyzing Entity <MEMReg> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/MEMReg.vhd" line 27: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <MEMReg> analyzed. Unit <MEMReg> generated.

Analyzing Entity <RF> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 79: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 69: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R0>, <R1>, <R2>, <R3>, <R4>, <R5>, <R6>, <R7>
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 94: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 84: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R0>, <R1>, <R2>, <R3>, <R4>, <R5>, <R6>, <R7>
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 109: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 99: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R0>, <R1>, <R2>, <R3>, <R4>, <R5>, <R6>, <R7>
Entity <RF> analyzed. Unit <RF> generated.

Analyzing Entity <memMgr> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd" line 87: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <idata>, <ddata>
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd" line 11: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd" line 12: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <memMgr> analyzed. Unit <memMgr> generated.

Analyzing Entity <IM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/IM.vhd" line 39: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <MEM>, <Data>, <Address>, <PC>
INFO:Xst:2679 - Register <RamEN> in unit <IM> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <IM> analyzed. Unit <IM> generated.

Analyzing Entity <DM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/DM.vhd" line 52: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Address>, <out_data>, <MEM>, <WriteData>, <data_ready>, <clk_local>, <clk_stage>
Entity <DM> analyzed. Unit <DM> generated.

Analyzing Entity <Adder> in library <work> (Architecture <behavioral>).
Entity <Adder> analyzed. Unit <Adder> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/ALU.vhd" line 72: Mux is complete : default of case is discarded
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <controller> in library <work> (Architecture <behavior>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/controller.vhd" line 412: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/controller.vhd" line 533: Mux is complete : default of case is discarded
Entity <controller> analyzed. Unit <controller> generated.

Analyzing Entity <extension> in library <work> (Architecture <behavioral>).
Entity <extension> analyzed. Unit <extension> generated.

Analyzing Entity <Foward> in library <work> (Architecture <behavior>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" line 45: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" line 91: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" line 91: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" line 24: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RAddr2>, <WDATA>, <RAddr1>
Entity <Foward> analyzed. Unit <Foward> generated.

Analyzing Entity <Pause> in library <work> (Architecture <behavior>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/Pause.vhd" line 43: Mux is complete : default of case is discarded
Entity <Pause> analyzed. Unit <Pause> generated.

Analyzing Entity <mux_pc> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/mux_pc.vhd" line 54: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/mux_pc.vhd" line 60: Mux is complete : default of case is discarded
Entity <mux_pc> analyzed. Unit <mux_pc> generated.

Analyzing Entity <A_MUX> in library <work> (Architecture <behavior>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/A_MUX.vhd" line 23: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ALU>, <DATA>, <PC>, <IH>, <SP>, <T>, <RX>, <RY>
Entity <A_MUX> analyzed. Unit <A_MUX> generated.

Analyzing Entity <B_MUX> in library <work> (Architecture <behavior>).
Entity <B_MUX> analyzed. Unit <B_MUX> generated.

Analyzing Entity <mux_raddr> in library <work> (Architecture <behavioral>).
Entity <mux_raddr> analyzed. Unit <mux_raddr> generated.

Analyzing Entity <mux_wdata> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/mux_wdata.vhd" line 30: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rmwd>
Entity <mux_wdata> analyzed. Unit <mux_wdata> generated.

Analyzing Entity <mux_sp_s> in library <work> (Architecture <behavioral>).
Entity <mux_sp_s> analyzed. Unit <mux_sp_s> generated.

Analyzing Entity <mux_rwdata> in library <work> (Architecture <behavioral>).
Entity <mux_rwdata> analyzed. Unit <mux_rwdata> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <QReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/QReg.vhd".
    Found 16-bit register for signal <data>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <QReg> synthesized.


Synthesizing Unit <IFReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/IFReg.vhd".
    Found 3-bit register for signal <INS_10_8_out>.
    Found 11-bit register for signal <INS_10_0_out>.
    Found 3-bit register for signal <INS_4_2_out>.
    Found 16-bit register for signal <PC_out>.
    Found 8-bit register for signal <INS_7_0_out>.
    Found 5-bit register for signal <INS_4_0_out>.
    Found 4-bit register for signal <INS_3_0_out>.
    Found 3-bit register for signal <INS_7_5_out>.
    Found 16-bit register for signal <PC_1_out>.
    Found 16-bit register for signal <INS_15_0_out>.
    Summary:
	inferred  85 D-type flip-flop(s).
Unit <IFReg> synthesized.


Synthesizing Unit <IDReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/IDReg.vhd".
    Found 1-bit register for signal <Control_SP_out>.
    Found 3-bit register for signal <Control_ALU_out>.
    Found 2-bit register for signal <Control_RWData_out>.
    Found 16-bit register for signal <RX_out>.
    Found 16-bit register for signal <IM_4_0_out>.
    Found 1-bit register for signal <Control_IH_out>.
    Found 16-bit register for signal <IM_3_0_out>.
    Found 1-bit register for signal <Control_RA_out>.
    Found 2-bit register for signal <Control_MEM_out>.
    Found 16-bit register for signal <IM_10_0_out>.
    Found 16-bit register for signal <RY_out>.
    Found 3-bit register for signal <Control_PC_out>.
    Found 16-bit register for signal <SP_out>.
    Found 16-bit register for signal <T_out>.
    Found 3-bit register for signal <Addr_RX_out>.
    Found 1-bit register for signal <Control_RF_out>.
    Found 3-bit register for signal <Control_A_out>.
    Found 2-bit register for signal <Control_Raddr_out>.
    Found 16-bit register for signal <IH_out>.
    Found 16-bit register for signal <RA_out>.
    Found 16-bit register for signal <IM_4_2_out>.
    Found 3-bit register for signal <Addr_RY_out>.
    Found 4-bit register for signal <Control_B_out>.
    Found 16-bit register for signal <IM_7_0_sign_out>.
    Found 1-bit register for signal <Control_WData_out>.
    Found 16-bit register for signal <IM_7_0_zero_out>.
    Found 1-bit register for signal <Control_SP_S_out>.
    Found 3-bit register for signal <Addr_RZ_out>.
    Found 16-bit register for signal <PC_1_out>.
    Found 1-bit register for signal <Control_T_out>.
    Summary:
	inferred 243 D-type flip-flop(s).
Unit <IDReg> synthesized.


Synthesizing Unit <EXEReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/EXEReg.vhd".
    Found 2-bit register for signal <Control_RWData_out>.
    Found 16-bit register for signal <MWD_out>.
    Found 2-bit register for signal <Control_MEM_out>.
    Found 1-bit register for signal <Control_RF_out>.
    Found 16-bit register for signal <ALU_out>.
    Found 3-bit register for signal <RAddr_out>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <EXEReg> synthesized.


Synthesizing Unit <MEMReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/MEMReg.vhd".
    Found 2-bit register for signal <Control_RWData_out>.
    Found 16-bit register for signal <Data_out>.
    Found 1-bit register for signal <Control_RF_out>.
    Found 16-bit register for signal <ALU_out>.
    Found 3-bit register for signal <RAddr_out>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <MEMReg> synthesized.


Synthesizing Unit <RF>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd".
    Found 16-bit 8-to-1 multiplexer for signal <Debug_Data>.
    Found 16-bit 8-to-1 multiplexer for signal <RX>.
    Found 16-bit 8-to-1 multiplexer for signal <RY>.
    Found 16-bit register for signal <R0>.
    Found 16-bit register for signal <R1>.
    Found 16-bit register for signal <R2>.
    Found 16-bit register for signal <R3>.
    Found 16-bit register for signal <R4>.
    Found 16-bit register for signal <R5>.
    Found 16-bit register for signal <R6>.
    Found 16-bit register for signal <R7>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred  48 Multiplexer(s).
Unit <RF> synthesized.


Synthesizing Unit <Adder>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/Adder.vhd".
    Found 16-bit adder for signal <output>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/ALU.vhd".
    Found 16-bit 8-to-1 multiplexer for signal <c>.
    Found 16-bit addsub for signal <c$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <controller>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/controller.vhd".
INFO:Xst:1608 - Relative priorities of control signals on register <Mtridata_RWDATA> differ from those commonly found in the selected device family. This will result in additional logic around the register.
WARNING:Xst:736 - Found 2-bit latch for signal <Mtridata_RWDATA> created at line 43. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_RWDATA> created at line 43. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 2-bit tristate buffer for signal <RWDATA>.
    Summary:
	inferred   2 Tristate(s).
Unit <controller> synthesized.


Synthesizing Unit <extension>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/extension.vhd".
Unit <extension> synthesized.


Synthesizing Unit <Foward>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd".
WARNING:Xst:737 - Found 2-bit latch for signal <RMWD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit comparator equal for signal <RA$cmp_eq0000> created at line 30.
    Found 3-bit comparator equal for signal <RA$cmp_eq0002> created at line 30.
    Found 3-bit comparator equal for signal <RA$cmp_eq0004> created at line 52.
    Found 3-bit comparator equal for signal <RA$cmp_eq0005> created at line 52.
    Summary:
	inferred   4 Comparator(s).
Unit <Foward> synthesized.


Synthesizing Unit <Pause>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/Pause.vhd".
    Found 3-bit comparator equal for signal <PAUSE_SIGNAL$cmp_eq0001> created at line 20.
    Found 3-bit comparator equal for signal <PAUSE_SIGNAL$cmp_eq0018> created at line 48.
    Summary:
	inferred   2 Comparator(s).
Unit <Pause> synthesized.


Synthesizing Unit <mux_pc>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_pc.vhd".
Unit <mux_pc> synthesized.


Synthesizing Unit <A_MUX>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/A_MUX.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <OUTPUT>.
    Found 16-bit 8-to-1 multiplexer for signal <OUTPUT$mux0000> created at line 28.
    Summary:
	inferred  32 Multiplexer(s).
Unit <A_MUX> synthesized.


Synthesizing Unit <B_MUX>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/B_MUX.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <OUTPUT>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <B_MUX> synthesized.


Synthesizing Unit <mux_raddr>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_raddr.vhd".
Unit <mux_raddr> synthesized.


Synthesizing Unit <mux_wdata>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_wdata.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <out_wdata>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <mux_wdata> synthesized.


Synthesizing Unit <mux_sp_s>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_sp_s.vhd".
Unit <mux_sp_s> synthesized.


Synthesizing Unit <mux_rwdata>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_rwdata.vhd".
WARNING:Xst:647 - Input <in_raddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_rwdata> synthesized.


Synthesizing Unit <IM>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/IM.vhd".
    Found finite state machine <FSM_0> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 12                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | en                        (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:736 - Found 16-bit latch for signal <Mtridata_RamData> created at line 49. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <INS>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <UIns>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_RamData> created at line 49. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RamOE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 18-bit latch for signal <RamAddr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RamWE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit tristate buffer for signal <RamData>.
    Found 18-bit comparator greater for signal <cur_state$cmp_gt0000> created at line 46.
    Found 18-bit comparator less for signal <cur_state$cmp_lt0000> created at line 46.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Comparator(s).
	inferred  16 Tristate(s).
Unit <IM> synthesized.


Synthesizing Unit <DM>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/DM.vhd".
WARNING:Xst:653 - Signal <out_data> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
INFO:Xst:1799 - State comread2 is never reached in FSM <cur_state>.
    Found finite state machine <FSM_1> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 16                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | en                        (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:736 - Found 16-bit latch for signal <Mtridata_RamData> created at line 62. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_RamData> created at line 62. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <wrn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <rdn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RamOE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RamEN>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 18-bit latch for signal <RamAddr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RamWE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Data_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit tristate buffer for signal <RamData>.
    Found 1-bit register for signal <clk_local>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <DM> synthesized.


Synthesizing Unit <memMgr>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd".
    Found 16-bit comparator greater for signal <Data$cmp_gt0000> created at line 89.
    Found 16-bit comparator less for signal <Data$cmp_lt0000> created at line 89.
    Summary:
	inferred   2 Comparator(s).
Unit <memMgr> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW<11:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <EXE_SPAdder_Out> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
    Found 16-bit 16-to-1 multiplexer for signal <L>.
    Found 25-bit up counter for signal <clk_overall>.
    Found 2-bit up counter for signal <clk_stage>.
    Summary:
	inferred   2 Counter(s).
	inferred  16 Multiplexer(s).
Unit <CPU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 3
 16-bit addsub                                         : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 65
 1-bit register                                        : 10
 11-bit register                                       : 1
 16-bit register                                       : 33
 2-bit register                                        : 6
 3-bit register                                        : 11
 4-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 34
 1-bit latch                                           : 26
 16-bit latch                                          : 4
 18-bit latch                                          : 2
 2-bit latch                                           : 2
# Comparators                                          : 10
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 18-bit comparator greater                             : 1
 18-bit comparator less                                : 1
 3-bit comparator equal                                : 6
# Multiplexers                                         : 9
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 5
# Tristates                                            : 3
 16-bit tristate buffer                                : 2
 2-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <IF_MEM_MEMMgr/DM_unit/cur_state/FSM> on signal <cur_state[1:9]> with one-hot encoding.
------------------------
 State     | Encoding
------------------------
 start     | 000000001
 write     | 000001000
 w_hold    | 000100000
 r_ready   | 000010000
 read      | 001000000
 comwrite1 | 000000010
 comwrite2 | 010000000
 comread   | 000000100
 comread2  | unreached
 stop      | 100000000
------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <IF_MEM_MEMMgr/IM_unit/cur_state/FSM> on signal <cur_state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 start  | 000
 read   | 010
 readui | 011
 write  | 001
 start2 | 110
--------------------
WARNING:Xst:1710 - FF/Latch <T_out_7> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_8> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_9> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_10> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_11> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_12> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_13> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_14> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_15> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_8> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_9> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_10> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_11> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_12> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_13> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_14> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_15> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_1> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_2> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_3> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_4> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_5> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_6> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_7> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_8> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_9> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_10> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_11> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_12> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_13> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_14> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_15> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_1> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_2> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_3> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_4> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_5> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_6> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 3
 16-bit addsub                                         : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 615
 Flip-Flops                                            : 615
# Latches                                              : 34
 1-bit latch                                           : 26
 16-bit latch                                          : 4
 18-bit latch                                          : 2
 2-bit latch                                           : 2
# Comparators                                          : 10
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 18-bit comparator greater                             : 1
 18-bit comparator less                                : 1
 3-bit comparator equal                                : 6
# Multiplexers                                         : 9
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_0> in Unit <IFReg> is equivalent to the following 4 FFs/Latches, which will be removed : <INS_3_0_out_0> <INS_15_0_out_0> <INS_10_0_out_0> <INS_7_0_out_0> 
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_1> in Unit <IFReg> is equivalent to the following 4 FFs/Latches, which will be removed : <INS_3_0_out_1> <INS_15_0_out_1> <INS_10_0_out_1> <INS_7_0_out_1> 
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_2> in Unit <IFReg> is equivalent to the following 5 FFs/Latches, which will be removed : <INS_3_0_out_2> <INS_15_0_out_2> <INS_4_2_out_0> <INS_10_0_out_2> <INS_7_0_out_2> 
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_3> in Unit <IFReg> is equivalent to the following 5 FFs/Latches, which will be removed : <INS_3_0_out_3> <INS_15_0_out_3> <INS_4_2_out_1> <INS_10_0_out_3> <INS_7_0_out_3> 
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_4> in Unit <IFReg> is equivalent to the following 4 FFs/Latches, which will be removed : <INS_15_0_out_4> <INS_4_2_out_2> <INS_10_0_out_4> <INS_7_0_out_4> 
INFO:Xst:2261 - The FF/Latch <INS_7_5_out_0> in Unit <IFReg> is equivalent to the following 3 FFs/Latches, which will be removed : <INS_15_0_out_5> <INS_10_0_out_5> <INS_7_0_out_5> 
INFO:Xst:2261 - The FF/Latch <INS_7_5_out_1> in Unit <IFReg> is equivalent to the following 3 FFs/Latches, which will be removed : <INS_15_0_out_6> <INS_10_0_out_6> <INS_7_0_out_6> 
INFO:Xst:2261 - The FF/Latch <INS_7_5_out_2> in Unit <IFReg> is equivalent to the following 3 FFs/Latches, which will be removed : <INS_15_0_out_7> <INS_10_0_out_7> <INS_7_0_out_7> 
INFO:Xst:2261 - The FF/Latch <INS_15_0_out_8> in Unit <IFReg> is equivalent to the following 2 FFs/Latches, which will be removed : <INS_10_8_out_0> <INS_10_0_out_8> 
INFO:Xst:2261 - The FF/Latch <INS_15_0_out_9> in Unit <IFReg> is equivalent to the following 2 FFs/Latches, which will be removed : <INS_10_8_out_1> <INS_10_0_out_9> 
INFO:Xst:2261 - The FF/Latch <INS_15_0_out_10> in Unit <IFReg> is equivalent to the following 2 FFs/Latches, which will be removed : <INS_10_8_out_2> <INS_10_0_out_10> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_0> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_0> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_1> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_1> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_2> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_2> 
INFO:Xst:2261 - The FF/Latch <IM_4_0_out_4> in Unit <IDReg> is equivalent to the following 11 FFs/Latches, which will be removed : <IM_4_0_out_5> <IM_4_0_out_6> <IM_4_0_out_7> <IM_4_0_out_8> <IM_4_0_out_9> <IM_4_0_out_10> <IM_4_0_out_11> <IM_4_0_out_12> <IM_4_0_out_13> <IM_4_0_out_14> <IM_4_0_out_15> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_3> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_3> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_4> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_4> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_5> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_5> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_6> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_6> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_7> in Unit <IDReg> is equivalent to the following 9 FFs/Latches, which will be removed : <IM_7_0_sign_out_8> <IM_7_0_sign_out_9> <IM_7_0_sign_out_10> <IM_7_0_sign_out_11> <IM_7_0_sign_out_12> <IM_7_0_sign_out_13> <IM_7_0_sign_out_14> <IM_7_0_sign_out_15> <IM_7_0_zero_out_7> 
INFO:Xst:2261 - The FF/Latch <IM_3_0_out_3> in Unit <IDReg> is equivalent to the following 12 FFs/Latches, which will be removed : <IM_3_0_out_4> <IM_3_0_out_5> <IM_3_0_out_6> <IM_3_0_out_7> <IM_3_0_out_8> <IM_3_0_out_9> <IM_3_0_out_10> <IM_3_0_out_11> <IM_3_0_out_12> <IM_3_0_out_13> <IM_3_0_out_14> <IM_3_0_out_15> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_zero_out_8> in Unit <IDReg> is equivalent to the following 7 FFs/Latches, which will be removed : <IM_7_0_zero_out_9> <IM_7_0_zero_out_10> <IM_7_0_zero_out_11> <IM_7_0_zero_out_12> <IM_7_0_zero_out_13> <IM_7_0_zero_out_14> <IM_7_0_zero_out_15> 
INFO:Xst:2261 - The FF/Latch <IM_10_0_out_10> in Unit <IDReg> is equivalent to the following 5 FFs/Latches, which will be removed : <IM_10_0_out_11> <IM_10_0_out_12> <IM_10_0_out_13> <IM_10_0_out_14> <IM_10_0_out_15> 
INFO:Xst:2261 - The FF/Latch <Addr_RZ_out_0> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_4_2_out_0> 
INFO:Xst:2261 - The FF/Latch <Addr_RZ_out_1> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_4_2_out_1> 
INFO:Xst:2261 - The FF/Latch <Addr_RZ_out_2> in Unit <IDReg> is equivalent to the following 14 FFs/Latches, which will be removed : <IM_4_2_out_2> <IM_4_2_out_3> <IM_4_2_out_4> <IM_4_2_out_5> <IM_4_2_out_6> <IM_4_2_out_7> <IM_4_2_out_8> <IM_4_2_out_9> <IM_4_2_out_10> <IM_4_2_out_11> <IM_4_2_out_12> <IM_4_2_out_13> <IM_4_2_out_14> <IM_4_2_out_15> 
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_8> (without init value) has a constant value of 0 in block <IDReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IF_MEM_MEMMgr/DM_unit/RamAddr_16> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IF_MEM_MEMMgr/DM_unit/RamAddr_17> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_16> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_17> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit controller: 2 internal tristates are replaced by logic (pull-up yes): RWDATA<0>, RWDATA<1>.

Optimizing unit <CPU> ...
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamWE> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamOE> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/Mtrien_RamData> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_0> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_1> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_2> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_3> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_4> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_5> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_6> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_7> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_8> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_9> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_10> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_11> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_12> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_13> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_14> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <IF_MEM_MEMMgr/IM_unit/RamAddr_15> is equivalent to a wire in block <CPU>.

Optimizing unit <QReg> ...

Optimizing unit <IFReg> ...

Optimizing unit <IDReg> ...

Optimizing unit <EXEReg> ...

Optimizing unit <MEMReg> ...

Optimizing unit <RF> ...

Optimizing unit <ALU> ...

Optimizing unit <B_MUX> ...

Optimizing unit <mux_wdata> ...

Optimizing unit <controller> ...

Optimizing unit <Foward> ...
WARNING:Xst:1293 - FF/Latch <T_Reg/data_1> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_2> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_3> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_4> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_5> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_6> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_7> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_8> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_9> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_10> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_11> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_12> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_13> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_14> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_15> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_1> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_2> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_3> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_4> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_5> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_7> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_8> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_9> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_10> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_11> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_12> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_13> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_14> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_15> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/Addr_RX_out_0> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <ID_EXE_Reg/IM_10_0_out_8> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/Addr_RX_out_1> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <ID_EXE_Reg/IM_10_0_out_9> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/Addr_RX_out_2> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <ID_EXE_Reg/IM_10_0_out_10> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_0> in Unit <CPU> is equivalent to the following 3 FFs/Latches, which will be removed : <ID_EXE_Reg/IM_10_0_out_0> <ID_EXE_Reg/IM_3_0_out_0> <ID_EXE_Reg/IM_4_0_out_0> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_1> in Unit <CPU> is equivalent to the following 3 FFs/Latches, which will be removed : <ID_EXE_Reg/IM_10_0_out_1> <ID_EXE_Reg/IM_3_0_out_1> <ID_EXE_Reg/IM_4_0_out_1> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_2> in Unit <CPU> is equivalent to the following 4 FFs/Latches, which will be removed : <ID_EXE_Reg/Addr_RZ_out_0> <ID_EXE_Reg/IM_10_0_out_2> <ID_EXE_Reg/IM_3_0_out_2> <ID_EXE_Reg/IM_4_0_out_2> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_3> in Unit <CPU> is equivalent to the following 4 FFs/Latches, which will be removed : <ID_EXE_Reg/Addr_RZ_out_1> <ID_EXE_Reg/IM_10_0_out_3> <ID_EXE_Reg/IM_3_0_out_3> <ID_EXE_Reg/IM_4_0_out_3> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_4> in Unit <CPU> is equivalent to the following 3 FFs/Latches, which will be removed : <ID_EXE_Reg/Addr_RZ_out_2> <ID_EXE_Reg/IM_10_0_out_4> <ID_EXE_Reg/IM_4_0_out_4> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_5> in Unit <CPU> is equivalent to the following 2 FFs/Latches, which will be removed : <ID_EXE_Reg/IM_10_0_out_5> <ID_EXE_Reg/Addr_RY_out_0> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_6> in Unit <CPU> is equivalent to the following 2 FFs/Latches, which will be removed : <ID_EXE_Reg/IM_10_0_out_6> <ID_EXE_Reg/Addr_RY_out_1> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_7> in Unit <CPU> is equivalent to the following 2 FFs/Latches, which will be removed : <ID_EXE_Reg/IM_10_0_out_7> <ID_EXE_Reg/Addr_RY_out_2> 
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 10.
FlipFlop ID_EXE_Reg/Control_B_out_0 has been replicated 1 time(s)
FlipFlop ID_EXE_Reg/Control_B_out_1 has been replicated 1 time(s)
FlipFlop ID_EXE_Reg/Control_B_out_2 has been replicated 1 time(s)
FlipFlop ID_EXE_Reg/Control_B_out_3 has been replicated 1 time(s)
Latch IF_MEM_MEMMgr/DM_unit/rdn has been replicated 1 time(s) to handle iob=true attribute.
Latch IF_MEM_MEMMgr/DM_unit/wrn has been replicated 1 time(s) to handle iob=true attribute.
Latch IF_MEM_MEMMgr/DM_unit/Mtrien_RamData has been replicated 15 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 472
 Flip-Flops                                            : 472

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU.ngr
Top Level Output File Name         : CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 128

Cell Usage :
# BELS                             : 2262
#      GND                         : 1
#      INV                         : 18
#      LUT2                        : 176
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 572
#      LUT3_D                      : 14
#      LUT3_L                      : 32
#      LUT4                        : 749
#      LUT4_D                      : 71
#      LUT4_L                      : 103
#      MUXCY                       : 45
#      MUXF5                       : 330
#      MUXF6                       : 89
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 596
#      FD                          : 2
#      FDC                         : 275
#      FDCE                        : 193
#      FDP                         : 1
#      FDR                         : 1
#      LD                          : 106
#      LDCP                        : 2
#      LDCP_1                      : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 117
#      IBUF                        : 11
#      IOBUF                       : 32
#      OBUF                        : 74
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      902  out of   8672    10%  
 Number of Slice Flip Flops:            527  out of  17344     3%  
 Number of 4 input LUTs:               1739  out of  17344    10%  
 Number of IOs:                         128
 Number of bonded IOBs:                 118  out of    250    47%  
    IOB Flip Flops:                      69
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------+------------------------------------------------+-------+
Clock Signal                                                                                    | Clock buffer(FF name)                          | Load  |
------------------------------------------------------------------------------------------------+------------------------------------------------+-------+
clk_50                                                                                          | BUFGP                                          | 192   |
IF_MEM_MEMMgr/DM_unit/Data_9_or0000(IF_MEM_MEMMgr/DM_unit/Data_9_or00001:O)                     | NONE(*)(IF_MEM_MEMMgr/DM_unit/Data_10)         | 8     |
IF_MEM_MEMMgr/DM_unit/Data_7_or0000(IF_MEM_MEMMgr/DM_unit/Data_7_or00001:O)                     | NONE(*)(IF_MEM_MEMMgr/DM_unit/Data_0)          | 8     |
IF_MEM_MEMMgr/DM_unit/wrn_or0000(IF_MEM_MEMMgr/DM_unit/wrn_or00001:O)                           | NONE(*)(IF_MEM_MEMMgr/DM_unit/RamWE)           | 5     |
IF_MEM_MEMMgr/DM_unit/rdn_or0000(IF_MEM_MEMMgr/DM_unit/rdn_or00001:O)                           | NONE(*)(IF_MEM_MEMMgr/DM_unit/rdn)             | 2     |
IF_MEM_MEMMgr/DM_unit/Mtridata_RamData_not0001(IF_MEM_MEMMgr/DM_unit/Mtridata_RamData_not0001:O)| NONE(*)(IF_MEM_MEMMgr/DM_unit/Mtrien_RamData)  | 32    |
IF_MEM_MEMMgr/DM_unit/RamAddr_not0001(IF_MEM_MEMMgr/DM_unit/RamAddr_not000179:O)                | NONE(*)(IF_MEM_MEMMgr/DM_unit/RamAddr_0)       | 16    |
DYP1_3_OBUF(IF_MEM_MEMMgr/IM_unit/cur_state_FSM_Out81:O)                                        | NONE(*)(IF_MEM_MEMMgr/IM_unit/UIns_0)          | 16    |
IF_MEM_MEMMgr/IM_unit/cur_state_cmp_eq0004(IF_MEM_MEMMgr/IM_unit/cur_state_FSM_Out21:O)         | NONE(*)(IF_MEM_MEMMgr/IM_unit/INS_0)           | 16    |
clk_stage_11                                                                                    | BUFG                                           | 280   |
ID_Controller/Mtridata_RWDATA_not0001(ID_Controller/Mtridata_RWDATA_not00011:O)                 | NONE(*)(ID_Controller/Mtridata_RWDATA_1)       | 2     |
ID_Controller/Mtrien_RWDATA_not0001(ID_Controller/Mtrien_RWDATA_not00011:O)                     | NONE(*)(ID_Controller/Mtrien_RWDATA)           | 1     |
Forward_unit/RMWD_not0001(Forward_unit/RMWD_not00011:O)                                         | NONE(*)(Forward_unit/RMWD_1)                   | 2     |
IF_MEM_MEMMgr/IM_unit/Mtrien_RamData_not0001                                                    | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_15)| 16    |
------------------------------------------------------------------------------------------------+------------------------------------------------+-------+
(*) These 11 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------+------------------------------------------------+-------+
Control Signal                                                                                           | Buffer(FF name)                                | Load  |
---------------------------------------------------------------------------------------------------------+------------------------------------------------+-------+
EXE_MEM_Reg/rst_inv(T_Reg/rst_inv1_INV_0:O)                                                              | NONE(EXE_MEM_Reg/ALU_out_0)                    | 469   |
ID_Controller/Mtridata_RWDATA_0__or0000(ID_Controller/Mtridata_RWDATA_0__or00001:O)                      | NONE(ID_Controller/Mtridata_RWDATA_0)          | 1     |
ID_Controller/Mtridata_RWDATA_0__or0001(ID_Controller/Mtridata_RWDATA_0__or00011:O)                      | NONE(ID_Controller/Mtridata_RWDATA_0)          | 1     |
ID_Controller/Mtridata_RWDATA_1__or0000(ID_Controller/Mtridata_RWDATA_1__or00001:O)                      | NONE(ID_Controller/Mtridata_RWDATA_1)          | 1     |
ID_Controller/Mtridata_RWDATA_1__or0001(ID_Controller/Mtridata_RWDATA_1__or00011:O)                      | NONE(ID_Controller/Mtridata_RWDATA_1)          | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_0__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_0__and00001:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_0) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_0__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_0__and00011:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_0) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_10__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_10__and00001:O)| NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_10)| 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_10__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_10__and00011:O)| NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_10)| 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_11__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_11__and00001:O)| NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_11)| 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_11__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_11__and00011:O)| NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_11)| 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_12__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_12__and00001:O)| NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_12)| 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_12__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_12__and00011:O)| NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_12)| 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_13__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_13__and00001:O)| NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_13)| 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_13__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_13__and00011:O)| NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_13)| 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_14__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_14__and00001:O)| NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_14)| 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_14__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_14__and00011:O)| NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_14)| 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_15__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_15__and00001:O)| NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_15)| 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_15__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_15__and00011:O)| NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_15)| 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_1__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_1__and00001:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_1) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_1__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_1__and00011:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_1) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_2__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_2__and00001:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_2) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_2__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_2__and00011:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_2) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_3__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_3__and00001:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_3) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_3__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_3__and00011:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_3) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_4__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_4__and00001:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_4) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_4__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_4__and00011:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_4) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_5__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_5__and00001:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_5) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_5__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_5__and00011:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_5) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_6__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_6__and00001:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_6) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_6__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_6__and00011:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_6) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_7__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_7__and00001:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_7) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_7__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_7__and00011:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_7) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_8__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_8__and00001:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_8) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_8__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_8__and00011:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_8) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_9__and0000(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_9__and00001:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_9) | 1     |
IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_9__and0001(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_9__and00011:O)  | NONE(IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_9) | 1     |
---------------------------------------------------------------------------------------------------------+------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 27.083ns (Maximum Frequency: 36.923MHz)
   Minimum input arrival time before clock: 3.857ns
   Maximum output required time after clock: 32.024ns
   Maximum combinational path delay: 11.151ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50'
  Clock period: 5.567ns (frequency: 179.630MHz)
  Total number of paths / destination ports: 34 / 15
-------------------------------------------------------------------------
Delay:               5.567ns (Levels of Logic = 3)
  Source:            IF_MEM_MEMMgr/DM_unit/cur_state_FSM_FFd3 (FF)
  Destination:       IF_MEM_MEMMgr/DM_unit/cur_state_FSM_FFd9 (FF)
  Source Clock:      clk_50 rising
  Destination Clock: clk_50 rising

  Data Path: IF_MEM_MEMMgr/DM_unit/cur_state_FSM_FFd3 to IF_MEM_MEMMgr/DM_unit/cur_state_FSM_FFd9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             25   0.591   1.435  IF_MEM_MEMMgr/DM_unit/cur_state_FSM_FFd3 (IF_MEM_MEMMgr/DM_unit/cur_state_FSM_FFd3)
     LUT2:I0->O            2   0.704   0.622  IF_MEM_MEMMgr/DM_unit/Data_0_mux000011 (N7)
     LUT4:I0->O            1   0.704   0.499  IF_MEM_MEMMgr/DM_unit/cur_state_FSM_FFd9-In16 (IF_MEM_MEMMgr/DM_unit/cur_state_FSM_FFd9-In16)
     LUT2:I1->O            1   0.704   0.000  IF_MEM_MEMMgr/DM_unit/cur_state_FSM_FFd9-In17 (IF_MEM_MEMMgr/DM_unit/cur_state_FSM_FFd9-In)
     FDP:D                     0.308          IF_MEM_MEMMgr/DM_unit/cur_state_FSM_FFd9
    ----------------------------------------
    Total                      5.567ns (3.011ns logic, 2.556ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_stage_11'
  Clock period: 27.083ns (frequency: 36.923MHz)
  Total number of paths / destination ports: 1208655247 / 213
-------------------------------------------------------------------------
Delay:               27.083ns (Levels of Logic = 32)
  Source:            ID_EXE_Reg/IM_7_0_sign_out_7 (FF)
  Destination:       PC_Reg/data_15 (FF)
  Source Clock:      clk_stage_11 rising
  Destination Clock: clk_stage_11 rising

  Data Path: ID_EXE_Reg/IM_7_0_sign_out_7 to PC_Reg/data_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.591   0.965  ID_EXE_Reg/IM_7_0_sign_out_7 (ID_EXE_Reg/IM_7_0_sign_out_7)
     LUT4_D:I3->O          6   0.704   0.673  Forward_unit/RA_cmp_eq00053_SW0 (N98)
     LUT4:I3->O           37   0.704   1.299  Forward_unit/RB<0>1 (EXE_Control_RB<0>)
     LUT4:I2->O           17   0.704   1.055  EXE_B_MUX/Mmux_OUTPUT102 (EXE_B_MUX/N16)
     LUT4:I3->O            8   0.704   0.836  EXE_B_MUX/Mmux_OUTPUT22155 (EXE_B_MUX_Out<4>)
     LUT4:I1->O            5   0.704   0.637  EXE_ALU/c_mux0003<0>84 (EXE_ALU/c_mux0003<0>84)
     LUT4:I3->O           30   0.704   1.437  EXE_ALU/c_mux0003<0>71_2 (EXE_ALU/c_mux0003<0>71_1)
     LUT4:I0->O            1   0.704   0.000  EXE_ALU/c_mux0003<0>2164_G (N1179)
     MUXF5:I1->O           4   0.321   0.591  EXE_ALU/c_mux0003<0>2164 (EXE_ALU/c_mux0003<0>2164)
     LUT4:I3->O            1   0.704   0.000  EXE_ALU/c_mux0003<11>131_F (N952)
     MUXF5:I0->O           5   0.321   0.637  EXE_ALU/c_mux0003<11>131 (EXE_ALU/c_mux0003<11>_bdd2)
     LUT4:I3->O            2   0.704   0.447  EXE_ALU/c_mux0003<9>13 (EXE_ALU/c_mux0003<9>13)
     MUXF5:S->O            1   0.739   0.499  EXE_ALU/c_mux0003<9>180_SW0 (N484)
     LUT3:I1->O            1   0.704   0.000  EXE_ALU/Mmux_c_415 (EXE_ALU/Mmux_c_415)
     MUXF5:I1->O           1   0.321   0.000  EXE_ALU/Mmux_c_3_f5_14 (EXE_ALU/Mmux_c_3_f515)
     MUXF6:I1->O           2   0.521   0.622  EXE_ALU/Mmux_c_2_f6_14 (EXE_ALU_in<9>)
     LUT4:I0->O            4   0.704   0.591  EXE_ALU/zero_cmp_eq000053 (EXE_ALU/zero_cmp_eq000053)
     LUT4:I3->O            1   0.704   0.000  EXE_ALU/zero_cmp_eq000080_SW3_G (N1043)
     MUXF5:I1->O           6   0.321   0.673  EXE_ALU/zero_cmp_eq000080_SW3 (N600)
     LUT4:I3->O           12   0.704   0.965  IF_PC_MUX/pc<0>6_1 (IF_PC_MUX/pc<0>61)
     LUT4:I3->O            1   0.704   0.000  IF_PC_MUX/pc<4>221 (IF_PC_MUX/pc<4>22)
     MUXCY:S->O            1   0.464   0.000  IF_PC_Adder/Madd_output_cy<4> (IF_PC_Adder/Madd_output_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<5> (IF_PC_Adder/Madd_output_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<6> (IF_PC_Adder/Madd_output_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<7> (IF_PC_Adder/Madd_output_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<8> (IF_PC_Adder/Madd_output_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<9> (IF_PC_Adder/Madd_output_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<10> (IF_PC_Adder/Madd_output_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<11> (IF_PC_Adder/Madd_output_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<12> (IF_PC_Adder/Madd_output_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<13> (IF_PC_Adder/Madd_output_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  IF_PC_Adder/Madd_output_cy<14> (IF_PC_Adder/Madd_output_cy<14>)
     XORCY:CI->O           2   0.804   0.000  IF_PC_Adder/Madd_output_xor<15> (IF_PC_1_in<15>)
     FDCE:D                    0.308          PC_Reg/data_15
    ----------------------------------------
    Total                     27.083ns (15.157ns logic, 11.926ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IF_MEM_MEMMgr/DM_unit/Data_9_or0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.729ns (Levels of Logic = 2)
  Source:            Ram1Data<10> (PAD)
  Destination:       IF_MEM_MEMMgr/DM_unit/Data_10 (LATCH)
  Destination Clock: IF_MEM_MEMMgr/DM_unit/Data_9_or0000 falling

  Data Path: Ram1Data<10> to IF_MEM_MEMMgr/DM_unit/Data_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.218   0.499  Ram1Data_10_IOBUF (N105)
     LUT2:I1->O            1   0.704   0.000  IF_MEM_MEMMgr/DM_unit/Data_10_mux00001 (IF_MEM_MEMMgr/DM_unit/Data_10_mux0000)
     LD:D                      0.308          IF_MEM_MEMMgr/DM_unit/Data_10
    ----------------------------------------
    Total                      2.729ns (2.230ns logic, 0.499ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IF_MEM_MEMMgr/DM_unit/Data_7_or0000'
  Total number of paths / destination ports: 11 / 8
-------------------------------------------------------------------------
Offset:              3.857ns (Levels of Logic = 3)
  Source:            tsre (PAD)
  Destination:       IF_MEM_MEMMgr/DM_unit/Data_0 (LATCH)
  Destination Clock: IF_MEM_MEMMgr/DM_unit/Data_7_or0000 falling

  Data Path: tsre to IF_MEM_MEMMgr/DM_unit/Data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.499  tsre_IBUF (tsre_IBUF)
     LUT4:I1->O            1   0.704   0.424  IF_MEM_MEMMgr/DM_unit/Data_0_mux0000_SW0 (N10)
     LUT4:I3->O            1   0.704   0.000  IF_MEM_MEMMgr/DM_unit/Data_0_mux0000 (IF_MEM_MEMMgr/DM_unit/Data_0_mux0000)
     LD:D                      0.308          IF_MEM_MEMMgr/DM_unit/Data_0
    ----------------------------------------
    Total                      3.857ns (2.934ns logic, 0.923ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DYP1_3_OBUF'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            Ram2Data<0> (PAD)
  Destination:       IF_MEM_MEMMgr/IM_unit/UIns_0 (LATCH)
  Destination Clock: DYP1_3_OBUF falling

  Data Path: Ram2Data<0> to IF_MEM_MEMMgr/IM_unit/UIns_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.218   0.447  Ram2Data_0_IOBUF (N131)
     LD:D                      0.308          IF_MEM_MEMMgr/IM_unit/UIns_0
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IF_MEM_MEMMgr/IM_unit/cur_state_cmp_eq0004'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            Ram2Data<0> (PAD)
  Destination:       IF_MEM_MEMMgr/IM_unit/INS_0 (LATCH)
  Destination Clock: IF_MEM_MEMMgr/IM_unit/cur_state_cmp_eq0004 falling

  Data Path: Ram2Data<0> to IF_MEM_MEMMgr/IM_unit/INS_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.218   0.447  Ram2Data_0_IOBUF (N131)
     LD:D                      0.308          IF_MEM_MEMMgr/IM_unit/INS_0
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IF_MEM_MEMMgr/DM_unit/rdn_or0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.859ns (Levels of Logic = 5)
  Source:            IF_MEM_MEMMgr/DM_unit/rdn (LATCH)
  Destination:       L<14> (PAD)
  Source Clock:      IF_MEM_MEMMgr/DM_unit/rdn_or0000 falling

  Data Path: IF_MEM_MEMMgr/DM_unit/rdn to L<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.424  IF_MEM_MEMMgr/DM_unit/rdn (IF_MEM_MEMMgr/DM_unit/rdn)
     LUT4:I3->O            1   0.704   0.000  Mmux_L_66 (Mmux_L_66)
     MUXF5:I0->O           1   0.321   0.000  Mmux_L_4_f5_1 (Mmux_L_4_f52)
     MUXF6:I1->O           1   0.521   0.000  Mmux_L_3_f6_1 (Mmux_L_3_f62)
     MUXF7:I1->O           1   0.521   0.420  Mmux_L_2_f7_1 (L_14_OBUF)
     OBUF:I->O                 3.272          L_14_OBUF (L<14>)
    ----------------------------------------
    Total                      6.859ns (6.015ns logic, 0.844ns route)
                                       (87.7% logic, 12.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IF_MEM_MEMMgr/DM_unit/wrn_or0000'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              8.319ns (Levels of Logic = 5)
  Source:            IF_MEM_MEMMgr/DM_unit/wrn (LATCH)
  Destination:       L<13> (PAD)
  Source Clock:      IF_MEM_MEMMgr/DM_unit/wrn_or0000 falling

  Data Path: IF_MEM_MEMMgr/DM_unit/wrn to L<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.424  IF_MEM_MEMMgr/DM_unit/wrn (IF_MEM_MEMMgr/DM_unit/wrn)
     LUT4:I3->O            1   0.704   0.000  Mmux_L_121 (Mmux_L_121)
     MUXF5:I0->O           1   0.321   0.595  Mmux_L_10_f5_0 (Mmux_L_10_f51)
     LUT2:I0->O            1   0.704   0.499  SW<15>20 (SW<15>20)
     LUT4:I1->O            1   0.704   0.420  SW<15>231 (L_13_OBUF)
     OBUF:I->O                 3.272          L_13_OBUF (L<13>)
    ----------------------------------------
    Total                      8.319ns (6.381ns logic, 1.938ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50'
  Total number of paths / destination ports: 277 / 63
-------------------------------------------------------------------------
Offset:              9.687ns (Levels of Logic = 8)
  Source:            ID_RF/R0_12 (FF)
  Destination:       L<12> (PAD)
  Source Clock:      clk_50 rising

  Data Path: ID_RF/R0_12 to L<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.610  ID_RF/R0_12 (ID_RF/R0_12)
     LUT3:I1->O            1   0.704   0.000  ID_RF/Mmux_Debug_Data_63 (ID_RF/Mmux_Debug_Data_63)
     MUXF5:I0->O           1   0.321   0.000  ID_RF/Mmux_Debug_Data_4_f5_2 (ID_RF/Mmux_Debug_Data_4_f53)
     MUXF6:I0->O           1   0.521   0.499  ID_RF/Mmux_Debug_Data_2_f6_2 (debug_data<12>)
     LUT3:I1->O            1   0.704   0.000  Mmux_L_91 (Mmux_L_91)
     MUXF5:I0->O           1   0.321   0.000  Mmux_L_7_f5_0 (Mmux_L_7_f51)
     MUXF6:I0->O           1   0.521   0.499  Mmux_L_5_f6_0 (Mmux_L_5_f61)
     LUT3:I1->O            1   0.704   0.420  SW<15>11 (L_12_OBUF)
     OBUF:I->O                 3.272          L_12_OBUF (L<12>)
    ----------------------------------------
    Total                      9.687ns (7.659ns logic, 2.028ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IF_MEM_MEMMgr/DM_unit/Mtridata_RamData_not0001'
  Total number of paths / destination ports: 32 / 16
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            IF_MEM_MEMMgr/DM_unit/Mtridata_RamData_15 (LATCH)
  Destination:       Ram1Data<15> (PAD)
  Source Clock:      IF_MEM_MEMMgr/DM_unit/Mtridata_RamData_not0001 falling

  Data Path: IF_MEM_MEMMgr/DM_unit/Mtridata_RamData_15 to Ram1Data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  IF_MEM_MEMMgr/DM_unit/Mtridata_RamData_15 (IF_MEM_MEMMgr/DM_unit/Mtridata_RamData<15>)
     IOBUF:I->IO               3.272          Ram1Data_15_IOBUF (Ram1Data<15>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IF_MEM_MEMMgr/IM_unit/Mtrien_RamData_not0001'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_15 (LATCH)
  Destination:       Ram2Data<15> (PAD)
  Source Clock:      IF_MEM_MEMMgr/IM_unit/Mtrien_RamData_not0001 rising

  Data Path: IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_15 to Ram2Data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP_1:G->Q           1   0.676   0.420  IF_MEM_MEMMgr/IM_unit/Mtridata_RamData_15 (IF_MEM_MEMMgr/IM_unit/Mtridata_RamData<15>)
     IOBUF:I->IO               3.272          Ram2Data_15_IOBUF (Ram2Data<15>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_stage_11'
  Total number of paths / destination ports: 125709188 / 48
-------------------------------------------------------------------------
Offset:              32.024ns (Levels of Logic = 25)
  Source:            ID_EXE_Reg/IM_7_0_sign_out_7 (FF)
  Destination:       L<12> (PAD)
  Source Clock:      clk_stage_11 rising

  Data Path: ID_EXE_Reg/IM_7_0_sign_out_7 to L<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.591   0.965  ID_EXE_Reg/IM_7_0_sign_out_7 (ID_EXE_Reg/IM_7_0_sign_out_7)
     LUT4_D:I3->O          6   0.704   0.673  Forward_unit/RA_cmp_eq00053_SW0 (N98)
     LUT4:I3->O           37   0.704   1.299  Forward_unit/RB<0>1 (EXE_Control_RB<0>)
     LUT4:I2->O           17   0.704   1.055  EXE_B_MUX/Mmux_OUTPUT102 (EXE_B_MUX/N16)
     LUT4:I3->O            8   0.704   0.836  EXE_B_MUX/Mmux_OUTPUT22155 (EXE_B_MUX_Out<4>)
     LUT4:I1->O            5   0.704   0.637  EXE_ALU/c_mux0003<0>84 (EXE_ALU/c_mux0003<0>84)
     LUT4:I3->O           30   0.704   1.437  EXE_ALU/c_mux0003<0>71_2 (EXE_ALU/c_mux0003<0>71_1)
     LUT4:I0->O            1   0.704   0.000  EXE_ALU/c_mux0003<0>2164_G (N1179)
     MUXF5:I1->O           4   0.321   0.591  EXE_ALU/c_mux0003<0>2164 (EXE_ALU/c_mux0003<0>2164)
     LUT4:I3->O            1   0.704   0.000  EXE_ALU/c_mux0003<11>131_F (N952)
     MUXF5:I0->O           5   0.321   0.637  EXE_ALU/c_mux0003<11>131 (EXE_ALU/c_mux0003<11>_bdd2)
     LUT4:I3->O            2   0.704   0.447  EXE_ALU/c_mux0003<9>13 (EXE_ALU/c_mux0003<9>13)
     MUXF5:S->O            1   0.739   0.499  EXE_ALU/c_mux0003<9>180_SW0 (N484)
     LUT3:I1->O            1   0.704   0.000  EXE_ALU/Mmux_c_415 (EXE_ALU/Mmux_c_415)
     MUXF5:I1->O           1   0.321   0.000  EXE_ALU/Mmux_c_3_f5_14 (EXE_ALU/Mmux_c_3_f515)
     MUXF6:I1->O           2   0.521   0.622  EXE_ALU/Mmux_c_2_f6_14 (EXE_ALU_in<9>)
     LUT4:I0->O            4   0.704   0.591  EXE_ALU/zero_cmp_eq000053 (EXE_ALU/zero_cmp_eq000053)
     LUT4:I3->O            1   0.704   0.000  EXE_ALU/zero_cmp_eq000080_SW3_G (N1043)
     MUXF5:I1->O           6   0.321   0.673  EXE_ALU/zero_cmp_eq000080_SW3 (N600)
     LUT4_D:I3->O         15   0.704   1.021  IF_PC_MUX/pc<0>6 (N27)
     LUT4:I3->O            3   0.704   0.610  IF_PC_MUX/pc<9>22 (IF_PC_in<9>)
     LUT3:I1->O            1   0.704   0.000  Mmux_L_824 (Mmux_L_824)
     MUXF5:I1->O           1   0.321   0.000  Mmux_L_7_f5_5 (Mmux_L_7_f56)
     MUXF6:I0->O           1   0.521   0.499  Mmux_L_5_f6_5 (Mmux_L_5_f66)
     LUT3:I1->O            1   0.704   0.420  SW<15>654 (L_9_OBUF)
     OBUF:I->O                 3.272          L_9_OBUF (L<9>)
    ----------------------------------------
    Total                     32.024ns (18.513ns logic, 13.511ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IF_MEM_MEMMgr/IM_unit/cur_state_cmp_eq0004'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              7.599ns (Levels of Logic = 5)
  Source:            IF_MEM_MEMMgr/IM_unit/INS_12 (LATCH)
  Destination:       L<12> (PAD)
  Source Clock:      IF_MEM_MEMMgr/IM_unit/cur_state_cmp_eq0004 falling

  Data Path: IF_MEM_MEMMgr/IM_unit/INS_12 to L<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.482  IF_MEM_MEMMgr/IM_unit/INS_12 (IF_MEM_MEMMgr/IM_unit/INS_12)
     LUT3:I2->O            1   0.704   0.000  Mmux_L_85 (Mmux_L_85)
     MUXF5:I1->O           1   0.321   0.000  Mmux_L_7_f5_0 (Mmux_L_7_f51)
     MUXF6:I0->O           1   0.521   0.499  Mmux_L_5_f6_0 (Mmux_L_5_f61)
     LUT3:I1->O            1   0.704   0.420  SW<15>11 (L_12_OBUF)
     OBUF:I->O                 3.272          L_12_OBUF (L<12>)
    ----------------------------------------
    Total                      7.599ns (6.198ns logic, 1.401ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Forward_unit/RMWD_not0001'
  Total number of paths / destination ports: 64 / 16
-------------------------------------------------------------------------
Offset:              12.220ns (Levels of Logic = 7)
  Source:            Forward_unit/RMWD_0 (LATCH)
  Destination:       L<4> (PAD)
  Source Clock:      Forward_unit/RMWD_not0001 falling

  Data Path: Forward_unit/RMWD_0 to L<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.676   1.226  Forward_unit/RMWD_0 (Forward_unit/RMWD_0)
     LUT2:I0->O           16   0.704   1.069  EXE_WData_MUX/Mmux_out_wdata4534 (EXE_WData_MUX/Mmux_out_wdata1234)
     LUT4:I2->O            2   0.704   0.622  EXE_WData_MUX/Mmux_out_wdata3335 (EXE_WData_MUX/Mmux_out_wdata3335)
     LUT3:I0->O            1   0.704   0.000  Mmux_L_123 (Mmux_L_123)
     MUXF5:I0->O           1   0.321   0.595  Mmux_L_10_f5_2 (Mmux_L_10_f53)
     LUT2:I0->O            1   0.704   0.499  SW<15>40 (SW<15>40)
     LUT4:I1->O            1   0.704   0.420  SW<15>431 (L_4_OBUF)
     OBUF:I->O                 3.272          L_4_OBUF (L<4>)
    ----------------------------------------
    Total                     12.220ns (7.789ns logic, 4.431ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DYP1_3_OBUF'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              9.676ns (Levels of Logic = 6)
  Source:            IF_MEM_MEMMgr/IM_unit/UIns_13 (LATCH)
  Destination:       L<13> (PAD)
  Source Clock:      DYP1_3_OBUF falling

  Data Path: IF_MEM_MEMMgr/IM_unit/UIns_13 to L<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  IF_MEM_MEMMgr/IM_unit/UIns_13 (IF_MEM_MEMMgr/IM_unit/UIns_13)
     LUT4:I2->O            2   0.704   0.622  IF_MEM_MEMMgr/Data<13>1 (MEM_Data_in<13>)
     LUT2:I0->O            1   0.704   0.000  Mmux_L_111 (Mmux_L_111)
     MUXF5:I1->O           1   0.321   0.595  Mmux_L_10_f5_0 (Mmux_L_10_f51)
     LUT2:I0->O            1   0.704   0.499  SW<15>20 (SW<15>20)
     LUT4:I1->O            1   0.704   0.420  SW<15>231 (L_13_OBUF)
     OBUF:I->O                 3.272          L_13_OBUF (L<13>)
    ----------------------------------------
    Total                      9.676ns (7.085ns logic, 2.591ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IF_MEM_MEMMgr/DM_unit/Data_9_or0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              9.645ns (Levels of Logic = 6)
  Source:            IF_MEM_MEMMgr/DM_unit/Data_13 (LATCH)
  Destination:       L<13> (PAD)
  Source Clock:      IF_MEM_MEMMgr/DM_unit/Data_9_or0000 falling

  Data Path: IF_MEM_MEMMgr/DM_unit/Data_13 to L<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.424  IF_MEM_MEMMgr/DM_unit/Data_13 (IF_MEM_MEMMgr/DM_unit/Data_13)
     LUT4:I3->O            2   0.704   0.622  IF_MEM_MEMMgr/Data<13>1 (MEM_Data_in<13>)
     LUT2:I0->O            1   0.704   0.000  Mmux_L_111 (Mmux_L_111)
     MUXF5:I1->O           1   0.321   0.595  Mmux_L_10_f5_0 (Mmux_L_10_f51)
     LUT2:I0->O            1   0.704   0.499  SW<15>20 (SW<15>20)
     LUT4:I1->O            1   0.704   0.420  SW<15>231 (L_13_OBUF)
     OBUF:I->O                 3.272          L_13_OBUF (L<13>)
    ----------------------------------------
    Total                      9.645ns (7.085ns logic, 2.560ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IF_MEM_MEMMgr/DM_unit/Data_7_or0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              9.505ns (Levels of Logic = 6)
  Source:            IF_MEM_MEMMgr/DM_unit/Data_4 (LATCH)
  Destination:       L<4> (PAD)
  Source Clock:      IF_MEM_MEMMgr/DM_unit/Data_7_or0000 falling

  Data Path: IF_MEM_MEMMgr/DM_unit/Data_4 to L<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.424  IF_MEM_MEMMgr/DM_unit/Data_4 (IF_MEM_MEMMgr/DM_unit/Data_4)
     LUT4:I3->O            2   0.704   0.482  IF_MEM_MEMMgr/Data<4>1 (MEM_Data_in<4>)
     LUT3:I2->O            1   0.704   0.000  Mmux_L_113 (Mmux_L_113)
     MUXF5:I1->O           1   0.321   0.595  Mmux_L_10_f5_2 (Mmux_L_10_f53)
     LUT2:I0->O            1   0.704   0.499  SW<15>40 (SW<15>40)
     LUT4:I1->O            1   0.704   0.420  SW<15>431 (L_4_OBUF)
     OBUF:I->O                 3.272          L_4_OBUF (L<4>)
    ----------------------------------------
    Total                      9.505ns (7.085ns logic, 2.420ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IF_MEM_MEMMgr/DM_unit/RamAddr_not0001'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            IF_MEM_MEMMgr/DM_unit/RamAddr_15 (LATCH)
  Destination:       Ram1Addr<15> (PAD)
  Source Clock:      IF_MEM_MEMMgr/DM_unit/RamAddr_not0001 falling

  Data Path: IF_MEM_MEMMgr/DM_unit/RamAddr_15 to Ram1Addr<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  IF_MEM_MEMMgr/DM_unit/RamAddr_15 (IF_MEM_MEMMgr/DM_unit/RamAddr_15)
     OBUF:I->O                 3.272          Ram1Addr_15_OBUF (Ram1Addr<15>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 347 / 16
-------------------------------------------------------------------------
Delay:               11.151ns (Levels of Logic = 9)
  Source:            SW<0> (PAD)
  Destination:       L<12> (PAD)

  Data Path: SW<0> to L<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.218   1.447  SW_0_IBUF (SW_0_IBUF)
     LUT3:I0->O            1   0.704   0.000  ID_RF/Mmux_Debug_Data_43 (ID_RF/Mmux_Debug_Data_43)
     MUXF5:I1->O           1   0.321   0.000  ID_RF/Mmux_Debug_Data_3_f5_2 (ID_RF/Mmux_Debug_Data_3_f53)
     MUXF6:I1->O           1   0.521   0.499  ID_RF/Mmux_Debug_Data_2_f6_2 (debug_data<12>)
     LUT3:I1->O            1   0.704   0.000  Mmux_L_91 (Mmux_L_91)
     MUXF5:I0->O           1   0.321   0.000  Mmux_L_7_f5_0 (Mmux_L_7_f51)
     MUXF6:I0->O           1   0.521   0.499  Mmux_L_5_f6_0 (Mmux_L_5_f61)
     LUT3:I1->O            1   0.704   0.420  SW<15>11 (L_12_OBUF)
     OBUF:I->O                 3.272          L_12_OBUF (L<12>)
    ----------------------------------------
    Total                     11.151ns (8.286ns logic, 2.865ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 27.82 secs
 
--> 

Total memory usage is 305644 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  152 (   0 filtered)
Number of infos    :   90 (   0 filtered)

