INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/rs232.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs232
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/tb_rs232.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rs232
INFO: [VRFC 10-2458] undeclared symbol RX_DAtA, assumed default net type wire [D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/tb_rs232.v:107]
