system_design_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/system_design/ip/system_design_axi_uartlite_0_0/sim/system_design_axi_uartlite_0_0.vhd,incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"
system_design_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/system_design/ip/system_design_clk_wiz_0/system_design_clk_wiz_0_clk_wiz.v,incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"
system_design_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/system_design/ip/system_design_clk_wiz_0/system_design_clk_wiz_0.v,incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"
system_design_rst_clk_wiz_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/system_design/ip/system_design_rst_clk_wiz_100M_0/sim/system_design_rst_clk_wiz_100M_0.vhd,incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"
system_design_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/system_design/ip/system_design_axi_gpio_0_0/sim/system_design_axi_gpio_0_0.vhd,incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"
system_design_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/system_design/ip/system_design_axi_gpio_1_0/sim/system_design_axi_gpio_1_0.vhd,incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"
system_design_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/system_design/ip/system_design_blk_mem_gen_0_0/sim/system_design_blk_mem_gen_0_0.v,incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"
system_design_cpu_wrapper_0_1.v,verilog,xil_defaultlib,../../../bd/system_design/ip/system_design_cpu_wrapper_0_1/sim/system_design_cpu_wrapper_0_1.v,incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"
system_design.v,verilog,xil_defaultlib,../../../bd/system_design/sim/system_design.v,incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"
system_design_xbar_1.v,verilog,xil_defaultlib,../../../bd/system_design/ip/system_design_xbar_1/sim/system_design_xbar_1.v,incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"
system_design_s00_regslice_0.v,verilog,xil_defaultlib,../../../bd/system_design/ip/system_design_s00_regslice_0/sim/system_design_s00_regslice_0.v,incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"
system_design_s00_data_fifo_0.v,verilog,xil_defaultlib,../../../bd/system_design/ip/system_design_s00_data_fifo_0/sim/system_design_s00_data_fifo_0.v,incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"
system_design_m02_data_fifo_0.v,verilog,xil_defaultlib,../../../bd/system_design/ip/system_design_m02_data_fifo_0/sim/system_design_m02_data_fifo_0.v,incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"
system_design_m02_regslice_0.v,verilog,xil_defaultlib,../../../bd/system_design/ip/system_design_m02_regslice_0/sim/system_design_m02_regslice_0.v,incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/c2c6"incdir="../../../../cpu-rv32i.gen/sources_1/bd/system_design/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
