Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat Apr 23 22:32:35 2016
| Host         : Dries007-Arch running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: keyboard0/ps2_keyboard_0/ps2_clk_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 564 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.058       -2.821                      5                 1816        0.038        0.000                      0                 1816        3.000        0.000                       0                   576  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk                        {0.000 5.000}        10.000          100.000         
  clk108M_ClockDivider     {0.000 4.630}        9.259           108.000         
  clk2cpu_ClockDivider     {0.000 25.000}       50.000          20.000          
  clk6cpu_ClockDivider     {0.000 8.333}        16.667          60.000          
  clk_cpu_ClockDivider     {0.000 50.000}       100.000         10.000          
  clkfbout_ClockDivider    {0.000 25.000}       50.000          20.000          
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clk108M_ClockDivider_1   {0.000 4.630}        9.259           108.000         
  clk2cpu_ClockDivider_1   {0.000 25.000}       50.000          20.000          
  clk6cpu_ClockDivider_1   {0.000 8.333}        16.667          60.000          
  clk_cpu_ClockDivider_1   {0.000 50.000}       100.000         10.000          
  clkfbout_ClockDivider_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk108M_ClockDivider           0.923        0.000                      0                  139        0.172        0.000                      0                  139        4.130        0.000                       0                    58  
  clk2cpu_ClockDivider          48.629        0.000                      0                    3        0.280        0.000                      0                    3       24.500        0.000                       0                     8  
  clk6cpu_ClockDivider           7.000        0.000                      0                  819        0.214        0.000                      0                  819        7.833        0.000                       0                   128  
  clk_cpu_ClockDivider          71.690        0.000                      0                  633        0.203        0.000                      0                  633       49.500        0.000                       0                   378  
  clkfbout_ClockDivider                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk108M_ClockDivider_1         0.925        0.000                      0                  139        0.172        0.000                      0                  139        4.130        0.000                       0                    58  
  clk2cpu_ClockDivider_1        48.636        0.000                      0                    3        0.280        0.000                      0                    3       24.500        0.000                       0                     8  
  clk6cpu_ClockDivider_1         7.002        0.000                      0                  819        0.214        0.000                      0                  819        7.833        0.000                       0                   128  
  clk_cpu_ClockDivider_1        71.699        0.000                      0                  633        0.203        0.000                      0                  633       49.500        0.000                       0                   378  
  clkfbout_ClockDivider_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108M_ClockDivider_1  clk108M_ClockDivider          0.923        0.000                      0                  139        0.056        0.000                      0                  139  
clk_cpu_ClockDivider    clk2cpu_ClockDivider         44.716        0.000                      0                   68        0.098        0.000                      0                   68  
clk2cpu_ClockDivider_1  clk2cpu_ClockDivider         48.629        0.000                      0                    3        0.130        0.000                      0                    3  
clk_cpu_ClockDivider_1  clk2cpu_ClockDivider         44.725        0.000                      0                   68        0.107        0.000                      0                   68  
clk_cpu_ClockDivider    clk6cpu_ClockDivider         11.333        0.000                      0                   34        0.064        0.000                      0                   34  
clk6cpu_ClockDivider_1  clk6cpu_ClockDivider          7.000        0.000                      0                  819        0.089        0.000                      0                  819  
clk_cpu_ClockDivider_1  clk6cpu_ClockDivider         11.343        0.000                      0                   34        0.074        0.000                      0                   34  
clk2cpu_ClockDivider    clk_cpu_ClockDivider         42.685        0.000                      0                    8        0.334        0.000                      0                    8  
clk6cpu_ClockDivider    clk_cpu_ClockDivider         -1.058       -2.821                      5                  277        0.262        0.000                      0                  277  
clk2cpu_ClockDivider_1  clk_cpu_ClockDivider         42.685        0.000                      0                    8        0.334        0.000                      0                    8  
clk6cpu_ClockDivider_1  clk_cpu_ClockDivider         -1.058       -2.821                      5                  277        0.262        0.000                      0                  277  
clk_cpu_ClockDivider_1  clk_cpu_ClockDivider         71.690        0.000                      0                  633        0.038        0.000                      0                  633  
clk108M_ClockDivider    clk108M_ClockDivider_1        0.923        0.000                      0                  139        0.056        0.000                      0                  139  
clk2cpu_ClockDivider    clk2cpu_ClockDivider_1       48.629        0.000                      0                    3        0.130        0.000                      0                    3  
clk_cpu_ClockDivider    clk2cpu_ClockDivider_1       44.716        0.000                      0                   68        0.098        0.000                      0                   68  
clk_cpu_ClockDivider_1  clk2cpu_ClockDivider_1       44.725        0.000                      0                   68        0.107        0.000                      0                   68  
clk6cpu_ClockDivider    clk6cpu_ClockDivider_1        7.000        0.000                      0                  819        0.089        0.000                      0                  819  
clk_cpu_ClockDivider    clk6cpu_ClockDivider_1       11.333        0.000                      0                   34        0.064        0.000                      0                   34  
clk_cpu_ClockDivider_1  clk6cpu_ClockDivider_1       11.343        0.000                      0                   34        0.074        0.000                      0                   34  
clk2cpu_ClockDivider    clk_cpu_ClockDivider_1       42.695        0.000                      0                    8        0.343        0.000                      0                    8  
clk6cpu_ClockDivider    clk_cpu_ClockDivider_1       -1.049       -2.773                      5                  277        0.271        0.000                      0                  277  
clk_cpu_ClockDivider    clk_cpu_ClockDivider_1       71.690        0.000                      0                  633        0.038        0.000                      0                  633  
clk2cpu_ClockDivider_1  clk_cpu_ClockDivider_1       42.695        0.000                      0                    8        0.343        0.000                      0                    8  
clk6cpu_ClockDivider_1  clk_cpu_ClockDivider_1       -1.049       -2.773                      5                  277        0.271        0.000                      0                  277  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider
  To Clock:  clk108M_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 2.650ns (32.282%)  route 5.559ns (67.718%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.568    -0.944    vga0/clk108M
    SLICE_X50Y11         FDRE                                         r  vga0/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.478    -0.466 r  vga0/v_count_reg[9]/Q
                         net (fo=7, routed)           0.827     0.362    vga0/v_count_reg_n_0_[9]
    SLICE_X50Y10         LUT4 (Prop_lut4_I0_O)        0.321     0.683 f  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.476     1.159    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I1_O)        0.328     1.487 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.625     2.112    vga0/v_count[10]_i_2_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.124     2.236 f  vga0/g0_b0_i_1/O
                         net (fo=81, routed)          1.450     3.686    vga0/sel[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.810 f  vga0/g23_b7/O
                         net (fo=1, routed)           0.000     3.810    vga0/g23_b7_n_0
    SLICE_X44Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     4.027 f  vga0/vgaRed_reg[0]_i_129/O
                         net (fo=1, routed)           0.583     4.610    vga0/vgaRed_reg[0]_i_129_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.299     4.909 f  vga0/vgaRed[0]_i_54/O
                         net (fo=1, routed)           0.000     4.909    vga0/vgaRed[0]_i_54_n_0
    SLICE_X43Y2          MUXF7 (Prop_muxf7_I0_O)      0.212     5.121 f  vga0/vgaRed_reg[0]_i_20/O
                         net (fo=1, routed)           0.757     5.878    vga0/vgaRed_reg[0]_i_20_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.299     6.177 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.553     6.730    vga0/vgaRed[0]_i_7_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  vga0/vgaRed[0]_i_2/O
                         net (fo=1, routed)           0.287     7.141    vga0/vgaRed[0]_i_2_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.124     7.265 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.265    vga0/vgaRed[0]_i_1_n_0
    SLICE_X47Y6          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X47Y6          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X47Y6          FDRE (Setup_fdre_C_D)        0.029     8.189    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.189    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.934ns (39.429%)  route 4.507ns (60.571%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.531 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.667     6.198    vga0/fbOutAddr0[10]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.303     6.501 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     6.501    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.077     8.254    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 3.120ns (42.110%)  route 4.289ns (57.890%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.843 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.843    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.177 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.633     4.811    vga0/v_count_reg[6]_0[2]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     5.512 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.512    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.734 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.436     6.170    vga0/fbOutAddr0[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.299     6.469 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.469    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.079     8.256    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.944ns (39.567%)  route 4.497ns (60.433%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.510 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.656     6.166    vga0/fbOutAddr0[12]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.334     6.500 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     6.500    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.118     8.295    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 2.847ns (38.757%)  route 4.499ns (61.243%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.419 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.658     6.077    vga0/fbOutAddr0[9]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.328     6.405 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     6.405    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.118     8.295    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 2.838ns (39.413%)  route 4.363ns (60.587%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.436 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.522     5.958    vga0/fbOutAddr0[11]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.302     6.260 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     6.260    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.081     8.258    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.977ns  (logic 2.472ns (35.433%)  route 4.505ns (64.567%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     5.044 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.664     5.708    vga0/fbOutAddr0[8]
    SLICE_X50Y6          LUT3 (Prop_lut3_I2_O)        0.328     6.036 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     6.036    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X50Y6          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X50Y6          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.578     8.294    
                         clock uncertainty           -0.116     8.178    
    SLICE_X50Y6          FDRE (Setup_fdre_C_D)        0.118     8.296    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.086ns (33.138%)  route 4.209ns (66.862%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.520 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.568     4.089    vga0/fbOutAddr1_0[7]
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.303     4.392 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.392    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.640 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.421     5.060    vga0/fbOutAddr0[7]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.294     5.354 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.354    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.118     8.295    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 1.138ns (19.560%)  route 4.680ns (80.440%))
  Logic Levels:           5  (LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.091     2.516    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y11         LUT5 (Prop_lut5_I1_O)        0.124     2.640 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.811     3.451    vga0/v_count3_out[10]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.575 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.368     3.942    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X48Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.066 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.811     4.878    vga0/char[7]_i_1_n_0
    SLICE_X46Y6          FDRE                                         r  vga0/char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X46Y6          FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X46Y6          FDRE (Setup_fdre_C_CE)      -0.169     7.991    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.138ns (19.685%)  route 4.643ns (80.315%))
  Logic Levels:           5  (LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.091     2.516    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y11         LUT5 (Prop_lut5_I1_O)        0.124     2.640 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.811     3.451    vga0/v_count3_out[10]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.575 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.368     3.942    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X48Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.066 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.774     4.840    vga0/char[7]_i_1_n_0
    SLICE_X46Y5          FDRE                                         r  vga0/char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X46Y5          FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X46Y5          FDRE (Setup_fdre_C_CE)      -0.169     7.991    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  3.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.472%)  route 0.233ns (64.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X49Y7          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.233    -0.256    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.129    -0.428    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.186%)  route 0.277ns (62.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X52Y7          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.277    -0.175    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.447%)  route 0.286ns (63.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[11]/Q
                         net (fo=4, routed)           0.286    -0.166    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.808%)  route 0.294ns (64.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X52Y6          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.294    -0.157    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.127    -0.347    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.070    -0.545    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X48Y8          FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          0.121    -0.354    vga0/v_count_reg_n_0_[2]
    SLICE_X49Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.309 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.309    vga0/v_count[5]_i_2_n_0
    SLICE_X49Y8          FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.835    -0.855    vga0/clk108M
    SLICE_X49Y8          FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X49Y8          FDRE (Hold_fdre_C_D)         0.091    -0.512    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.504%)  route 0.269ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  vga0/fbOutAddr_reg[7]/Q
                         net (fo=3, routed)           0.269    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[7]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.406    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.138    -0.336    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.066    -0.549    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.275%)  route 0.314ns (65.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X50Y6          FDRE                                         r  vga0/fbOutAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[5]/Q
                         net (fo=3, routed)           0.314    -0.137    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.148ns (33.753%)  route 0.290ns (66.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.290    -0.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.407    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108M_ClockDivider
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X49Y7      vga0/fbOutAddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X52Y6      vga0/fbOutAddr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X50Y6      vga0/fbOutAddr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X50Y6      vga0/fbOutAddr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X50Y7      vga0/fbOutAddr_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y7      vga0/fbOutAddr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X52Y6      vga0/fbOutAddr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X52Y6      vga0/fbOutAddr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y6      vga0/fbOutAddr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y6      vga0/fbOutAddr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y6      vga0/fbOutAddr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y6      vga0/fbOutAddr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y7      vga0/fbOutAddr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y6      vga0/fbOutAddr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y6      vga0/fbOutAddr_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y7      vga0/fbOutAddr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y11     vga0/vSync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y11     vga0/vSync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y9      vga0/v_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y10     vga0/v_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y10     vga0/v_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y8      vga0/v_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y8      vga0/v_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y9      vga0/v_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X52Y9      vga0/v_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       48.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.629ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.580ns (46.298%)  route 0.673ns (53.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.673     0.184    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.124     0.308 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    48.453    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    49.055    
                         clock uncertainty           -0.150    48.906    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.031    48.937    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.937    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                 48.629    

Slack (MET) :             48.729ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.712ns (59.525%)  route 0.484ns (40.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.484    -0.041    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.293     0.252 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.252    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    48.453    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    49.055    
                         clock uncertainty           -0.150    48.906    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.075    48.981    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.981    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                 48.729    

Slack (MET) :             48.778ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.644%)  route 0.522ns (47.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.522     0.033    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.124     0.157 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.157    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    48.453    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    49.055    
                         clock uncertainty           -0.150    48.906    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.029    48.935    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.935    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                 48.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.185    -0.292    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.045    -0.247 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.091    -0.526    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.632%)  route 0.176ns (43.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.176    -0.313    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.102    -0.211 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.107    -0.510    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.237    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.045    -0.195 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.092    -0.525    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2cpu_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X1Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.000ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 3.094ns (33.294%)  route 6.199ns (66.706%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.867     3.394    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[1]
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.518    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_n_0
    SLICE_X48Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     3.735 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           2.412     6.148    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.447 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.920     8.367    ram0/douta[1]
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.125    15.471    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.105    15.366    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  7.000    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 3.218ns (34.453%)  route 6.122ns (65.547%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.867     3.394    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[1]
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.518    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_n_0
    SLICE_X48Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     3.735 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           2.412     6.148    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.447 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.843     8.290    ram0/douta[1]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.414 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     8.414    ram0/tmp[9]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.592    
                         clock uncertainty           -0.125    15.467    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.031    15.498    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.498    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 3.245ns (34.886%)  route 6.057ns (65.114%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.816     3.344    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.468 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.468    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     3.713 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.282     5.995    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.298     6.293 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.959     8.251    ram0/douta[7]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.375 r  ram0/tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     8.375    ram0/tmp[15]_i_1_n_0
    SLICE_X45Y17         FDRE                                         r  ram0/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X45Y17         FDRE                                         r  ram0/tmp_reg[15]/C
                         clock pessimism              0.484    15.595    
                         clock uncertainty           -0.125    15.470    
    SLICE_X45Y17         FDRE (Setup_fdre_C_D)        0.031    15.501    ram0/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         15.501    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 3.218ns (34.917%)  route 5.998ns (65.083%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.969     3.497    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.621 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.621    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_n_0
    SLICE_X49Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     3.838 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.319     6.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.456 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.710     8.166    ram0/douta[3]
    SLICE_X52Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.290 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     8.290    ram0/tmp[11]_i_1_n_0
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.125    15.471    
    SLICE_X52Y20         FDRE (Setup_fdre_C_D)        0.081    15.552    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.552    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 3.094ns (34.294%)  route 5.928ns (65.706%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.969     3.497    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.621 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.621    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_n_0
    SLICE_X49Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     3.838 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.319     6.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.456 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.639     8.095    ram0/douta[3]
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.125    15.471    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.101    15.370    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 3.218ns (35.663%)  route 5.805ns (64.337%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.593    -0.918    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.536 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.602     3.137    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.261 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.261    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10_n_0
    SLICE_X49Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     3.478 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.359     5.837    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.136 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           1.845     7.981    ram0/douta[2]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.105 r  ram0/tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     8.105    ram0/tmp[10]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[10]/C
                         clock pessimism              0.484    15.592    
                         clock uncertainty           -0.125    15.467    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.031    15.498    ram0/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         15.498    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.121ns (35.371%)  route 5.703ns (64.629%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.816     3.344    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.468 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.468    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     3.713 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.282     5.995    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.298     6.293 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.605     7.897    ram0/douta[7]
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[7]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.125    15.471    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.105    15.366    ram0/dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 3.218ns (36.614%)  route 5.571ns (63.386%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.117     3.645    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[0]
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.769 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.769    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_n_0
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     3.986 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           2.229     6.215    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.514 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.224     7.739    ram0/douta[0]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.863 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     7.863    ram0/tmp[8]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.484    15.592    
                         clock uncertainty           -0.125    15.467    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.029    15.496    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 3.094ns (36.018%)  route 5.496ns (63.982%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.117     3.645    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[0]
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.769 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.769    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_n_0
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     3.986 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           2.229     6.215    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.514 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.149     7.664    ram0/douta[0]
    SLICE_X48Y17         FDRE                                         r  ram0/dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X48Y17         FDRE                                         r  ram0/dat_r_reg[0]/C
                         clock pessimism              0.484    15.598    
                         clock uncertainty           -0.125    15.473    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)       -0.067    15.406    ram0/dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.406    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  7.743    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 3.094ns (36.317%)  route 5.425ns (63.683%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.819     3.347    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.471 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.471    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     3.688 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.976     5.664    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     5.963 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.630     7.593    ram0/douta[5]
    SLICE_X49Y19         FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X49Y19         FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.595    
                         clock uncertainty           -0.125    15.470    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)       -0.105    15.365    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  7.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.901%)  route 0.331ns (70.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.561    -0.620    ram0/CLK
    SLICE_X57Y18         FDRE                                         r  ram0/ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  ram0/ram_addr_reg[7]/Q
                         net (fo=32, routed)          0.331    -0.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.363    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.503%)  route 0.321ns (69.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.588    -0.593    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  ram0/ram_addr_reg[8]/Q
                         net (fo=32, routed)          0.321    -0.131    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.870    -0.819    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.545    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.362    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.349%)  route 0.324ns (69.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.588    -0.593    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  ram0/ram_addr_reg[4]/Q
                         net (fo=32, routed)          0.324    -0.129    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.870    -0.819    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.545    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.362    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.149    -0.311    ram0/tmp_reg_n_0_[13]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.045    -0.266 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    ram0/tmp[13]_i_1_n_0
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.121    -0.503    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X51Y18         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.323    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X51Y18         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X51Y18         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.061    -0.561    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.915%)  route 0.330ns (70.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.586    -0.595    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  ram0/ram_addr_reg[10]/Q
                         net (fo=32, routed)          0.330    -0.124    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.864    -0.825    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.551    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.368    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.473%)  route 0.176ns (55.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.555    -0.626    ram0/CLK
    SLICE_X44Y20         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.176    -0.309    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X44Y20         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.823    -0.867    ram0/CLK
    SLICE_X44Y20         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.240    -0.626    
    SLICE_X44Y20         FDRE (Hold_fdre_C_D)         0.061    -0.565    ram0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.262%)  route 0.358ns (71.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.586    -0.595    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  ram0/ram_addr_reg[11]/Q
                         net (fo=32, routed)          0.358    -0.096    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.864    -0.825    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.551    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.368    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.185    -0.300    ram0/tmp_reg_n_0_[8]
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.255 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    ram0/tmp[8]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.091    -0.534    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.813%)  route 0.210ns (56.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X52Y21         FDRE                                         r  ram0/tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/tmp_reg[14]/Q
                         net (fo=2, routed)           0.210    -0.251    ram0/tmp_reg_n_0_[14]
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.059    -0.532    ram0/dat_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk6cpu_ClockDivider
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y16     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y16     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y15     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y15     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y4      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y4      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y6      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y6      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y7      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y7      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y19     ram0/ram_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y19     ram0/ram_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X57Y20     ram0/ram_addr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y20     ram0/ram_addr_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y23     ram0/ram_addr_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y23     ram0/ram_addr_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y19     ram0/ram_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y19     ram0/ram_addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X57Y19     ram0/ram_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y20     ram0/ram_addr_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X57Y18     ram0/ram_addr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y46     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       71.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.690ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        28.152ns  (logic 8.492ns (30.165%)  route 19.660ns (69.835%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.274    22.623    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.747 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.000    22.747    keyboard0/cursor[2]_i_9_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    22.964 r  keyboard0/cursor_reg[2]_i_7/O
                         net (fo=1, routed)           0.533    23.496    keyboard0/cursor_reg[2]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.299    23.795 r  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           1.132    24.927    keyboard0/cursor[2]_i_6_n_0
    SLICE_X15Y20         LUT5 (Prop_lut5_I2_O)        0.124    25.051 r  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.636    25.687    keyboard0/cursor[2]_i_4_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I3_O)        0.124    25.811 f  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.258    27.069    keyboard0/cursor[2]_i_2_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.193 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    27.193    keyboard0_n_51
    SLICE_X29Y20         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X29Y20         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)        0.029    98.882    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.882    
                         arrival time                         -27.193    
  -------------------------------------------------------------------
                         slack                                 71.690    

Slack (MET) :             71.932ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.913ns  (logic 8.492ns (30.424%)  route 19.421ns (69.576%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.274    22.623    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.747 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.000    22.747    keyboard0/cursor[2]_i_9_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    22.964 r  keyboard0/cursor_reg[2]_i_7/O
                         net (fo=1, routed)           0.533    23.496    keyboard0/cursor_reg[2]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.299    23.795 r  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           1.132    24.927    keyboard0/cursor[2]_i_6_n_0
    SLICE_X15Y20         LUT5 (Prop_lut5_I2_O)        0.124    25.051 r  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.636    25.687    keyboard0/cursor[2]_i_4_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I3_O)        0.124    25.811 f  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.018    26.829    keyboard0/cursor[2]_i_2_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.953 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    26.953    keyboard0_n_52
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.032    98.885    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.885    
                         arrival time                         -26.953    
  -------------------------------------------------------------------
                         slack                                 71.932    

Slack (MET) :             71.934ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.910ns  (logic 8.492ns (30.427%)  route 19.418ns (69.573%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.274    22.623    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.747 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.000    22.747    keyboard0/cursor[2]_i_9_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    22.964 r  keyboard0/cursor_reg[2]_i_7/O
                         net (fo=1, routed)           0.533    23.496    keyboard0/cursor_reg[2]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.299    23.795 r  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           1.132    24.927    keyboard0/cursor[2]_i_6_n_0
    SLICE_X15Y20         LUT5 (Prop_lut5_I2_O)        0.124    25.051 r  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.636    25.687    keyboard0/cursor[2]_i_4_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I3_O)        0.124    25.811 f  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.015    26.826    keyboard0/cursor[2]_i_2_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.950 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    26.950    keyboard0_n_23
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.031    98.884    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.884    
                         arrival time                         -26.950    
  -------------------------------------------------------------------
                         slack                                 71.934    

Slack (MET) :             71.992ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.882ns  (logic 8.492ns (30.457%)  route 19.390ns (69.543%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.491    22.840    keyboard0/cursor_reg[3]_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.964 r  keyboard0/cursor[3]_i_9/O
                         net (fo=1, routed)           0.000    22.964    keyboard0/cursor[3]_i_9_n_0
    SLICE_X33Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    23.181 r  keyboard0/cursor_reg[3]_i_7/O
                         net (fo=1, routed)           0.795    23.976    keyboard0/cursor_reg[3]_i_7_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.299    24.275 f  keyboard0/cursor[3]_i_6/O
                         net (fo=1, routed)           1.107    25.382    keyboard0/cursor[3]_i_6_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I0_O)        0.124    25.506 f  keyboard0/cursor[3]_i_4/O
                         net (fo=1, routed)           0.590    26.096    keyboard0/cursor[3]_i_4_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    26.220 f  keyboard0/cursor[3]_i_2/O
                         net (fo=1, routed)           0.578    26.798    keyboard0/cursor[3]_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.922 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    26.922    keyboard0_n_22
    SLICE_X30Y19         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X30Y19         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.077    98.914    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.914    
                         arrival time                         -26.922    
  -------------------------------------------------------------------
                         slack                                 71.992    

Slack (MET) :             72.166ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.710ns  (logic 8.492ns (30.646%)  route 19.218ns (69.354%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.304    22.653    keyboard0/cursor_reg[3]_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.777 r  keyboard0/cursor[4]_i_28/O
                         net (fo=1, routed)           0.000    22.777    keyboard0/cursor[4]_i_28_n_0
    SLICE_X31Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    22.994 r  keyboard0/cursor_reg[4]_i_23/O
                         net (fo=1, routed)           1.064    24.058    keyboard0/cursor_reg[4]_i_23_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.299    24.357 f  keyboard0/cursor[4]_i_14/O
                         net (fo=1, routed)           0.958    25.315    keyboard0/cursor[4]_i_14_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.439 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.600    26.039    ram0/ascii_code_reg[3]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.124    26.163 f  ram0/cursor[4]_i_2/O
                         net (fo=3, routed)           0.463    26.626    ram0/cursor[4]_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.750 r  ram0/cursor[4]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    26.750    ram0_n_129
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]_rep__0/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.079    98.916    cursor_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         98.916    
                         arrival time                         -26.750    
  -------------------------------------------------------------------
                         slack                                 72.166    

Slack (MET) :             72.166ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.660ns  (logic 8.492ns (30.702%)  route 19.168ns (69.298%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.304    22.653    keyboard0/cursor_reg[3]_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.777 r  keyboard0/cursor[4]_i_28/O
                         net (fo=1, routed)           0.000    22.777    keyboard0/cursor[4]_i_28_n_0
    SLICE_X31Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    22.994 r  keyboard0/cursor_reg[4]_i_23/O
                         net (fo=1, routed)           1.064    24.058    keyboard0/cursor_reg[4]_i_23_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.299    24.357 f  keyboard0/cursor[4]_i_14/O
                         net (fo=1, routed)           0.958    25.315    keyboard0/cursor[4]_i_14_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.439 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.600    26.039    ram0/ascii_code_reg[3]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.124    26.163 f  ram0/cursor[4]_i_2/O
                         net (fo=3, routed)           0.413    26.576    ram0/cursor[4]_i_2_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124    26.700 r  ram0/cursor[4]_rep_i_1/O
                         net (fo=1, routed)           0.000    26.700    ram0_n_128
    SLICE_X31Y20         FDRE                                         r  cursor_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X31Y20         FDRE                                         r  cursor_reg[4]_rep/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.029    98.866    cursor_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         98.866    
                         arrival time                         -26.700    
  -------------------------------------------------------------------
                         slack                                 72.166    

Slack (MET) :             72.167ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.711ns  (logic 8.492ns (30.645%)  route 19.219ns (69.355%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.304    22.653    keyboard0/cursor_reg[3]_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.777 r  keyboard0/cursor[4]_i_28/O
                         net (fo=1, routed)           0.000    22.777    keyboard0/cursor[4]_i_28_n_0
    SLICE_X31Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    22.994 r  keyboard0/cursor_reg[4]_i_23/O
                         net (fo=1, routed)           1.064    24.058    keyboard0/cursor_reg[4]_i_23_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.299    24.357 f  keyboard0/cursor[4]_i_14/O
                         net (fo=1, routed)           0.958    25.315    keyboard0/cursor[4]_i_14_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.439 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.600    26.039    ram0/ascii_code_reg[3]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.124    26.163 f  ram0/cursor[4]_i_2/O
                         net (fo=3, routed)           0.464    26.627    ram0/cursor[4]_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.751 r  ram0/cursor[4]_i_1/O
                         net (fo=1, routed)           0.000    26.751    ram0_n_120
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.081    98.918    cursor_reg[4]
  -------------------------------------------------------------------
                         required time                         98.918    
                         arrival time                         -26.751    
  -------------------------------------------------------------------
                         slack                                 72.167    

Slack (MET) :             72.757ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.068ns  (logic 8.363ns (30.896%)  route 18.705ns (69.104%))
  Logic Levels:           26  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.362    22.711    keyboard0/cursor_reg[3]_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.835 r  keyboard0/cursor[6]_i_7/O
                         net (fo=1, routed)           0.000    22.835    keyboard0/cursor[6]_i_7_n_0
    SLICE_X30Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    23.049 r  keyboard0/cursor_reg[6]_i_5/O
                         net (fo=1, routed)           0.926    23.974    keyboard0/cursor_reg[6]_i_5_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.297    24.271 f  keyboard0/cursor[6]_i_3/O
                         net (fo=1, routed)           1.156    25.428    keyboard0/cursor[6]_i_3_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.552 r  keyboard0/cursor[6]_i_2/O
                         net (fo=1, routed)           0.433    25.985    keyboard0/cursor[6]_i_2_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124    26.109 r  keyboard0/cursor[6]_i_1/O
                         net (fo=1, routed)           0.000    26.109    keyboard0_n_20
    SLICE_X31Y21         FDRE                                         r  cursor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.433    98.438    clk_cpu
    SLICE_X31Y21         FDRE                                         r  cursor_reg[6]/C
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.165    98.836    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.029    98.865    cursor_reg[6]
  -------------------------------------------------------------------
                         required time                         98.865    
                         arrival time                         -26.109    
  -------------------------------------------------------------------
                         slack                                 72.757    

Slack (MET) :             72.817ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.005ns  (logic 8.224ns (30.454%)  route 18.781ns (69.546%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          0.596    21.945    keyboard0/cursor_reg[3]_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.124    22.069 r  keyboard0/cursor[10]_i_27/O
                         net (fo=1, routed)           0.797    22.866    keyboard0/cursor[10]_i_27_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124    22.990 r  keyboard0/cursor[10]_i_20/O
                         net (fo=1, routed)           0.667    23.657    keyboard0/cursor[10]_i_20_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124    23.781 r  keyboard0/cursor[10]_i_12/O
                         net (fo=1, routed)           0.335    24.116    keyboard0/cursor[10]_i_12_n_0
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124    24.240 r  keyboard0/cursor[10]_i_5/O
                         net (fo=1, routed)           0.667    24.907    keyboard0/cursor[10]_i_5_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.031 r  keyboard0/cursor[10]_i_2/O
                         net (fo=1, routed)           0.890    25.922    keyboard0/cursor[10]_i_2_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.124    26.046 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    26.046    keyboard0_n_16
    SLICE_X32Y23         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.430    98.435    clk_cpu
    SLICE_X32Y23         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.564    98.998    
                         clock uncertainty           -0.165    98.833    
    SLICE_X32Y23         FDRE (Setup_fdre_C_D)        0.029    98.862    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.862    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 72.817    

Slack (MET) :             73.200ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.664ns  (logic 8.395ns (31.485%)  route 18.269ns (68.515%))
  Logic Levels:           26  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.507    22.856    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.980 r  keyboard0/cursor[7]_i_14/O
                         net (fo=1, routed)           0.000    22.980    keyboard0/cursor[7]_i_14_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.245    23.225 r  keyboard0/cursor_reg[7]_i_10/O
                         net (fo=1, routed)           1.208    24.432    keyboard0/cursor_reg[7]_i_10_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.298    24.730 f  keyboard0/cursor[7]_i_8/O
                         net (fo=1, routed)           0.572    25.302    keyboard0/cursor[7]_i_8_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I1_O)        0.124    25.426 f  keyboard0/cursor[7]_i_3/O
                         net (fo=1, routed)           0.154    25.580    keyboard0/cursor[7]_i_3_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I4_O)        0.124    25.704 r  keyboard0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    25.704    keyboard0_n_19
    SLICE_X29Y21         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.601    99.040    
                         clock uncertainty           -0.165    98.875    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)        0.029    98.904    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.904    
                         arrival time                         -25.704    
  -------------------------------------------------------------------
                         slack                                 73.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.587    -0.594    clk_cpu
    SLICE_X63Y19         FDRE                                         r  pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  pc_reg[6]/Q
                         net (fo=9, routed)           0.121    -0.332    ram0/pc_reg[16]_0[6]
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.045    -0.287 r  ram0/ram_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    ram0_n_110
    SLICE_X62Y19         FDRE                                         r  ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.856    -0.834    clk_cpu
    SLICE_X62Y19         FDRE                                         r  ram_addr_reg[6]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.091    -0.490    ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/Q
                         net (fo=5, routed)           0.149    -0.305    keyboard0/ps2_keyboard_0/count_idle_reg__0[6]
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  keyboard0/ps2_keyboard_0/count_idle[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    keyboard0/ps2_keyboard_0/p_0_in_0[6]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.121    -0.497    keyboard0/ps2_keyboard_0/count_idle_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/e0_code_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.548%)  route 0.168ns (47.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/clk_cpu
    SLICE_X31Y46         FDRE                                         r  keyboard0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/state_reg[0]/Q
                         net (fo=16, routed)          0.168    -0.309    keyboard0/ps2_keyboard_0/Q[0]
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.264 r  keyboard0/ps2_keyboard_0/e0_code_i_1/O
                         net (fo=1, routed)           0.000    -0.264    keyboard0/ps2_keyboard_0_n_15
    SLICE_X33Y45         FDRE                                         r  keyboard0/e0_code_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/clk_cpu
    SLICE_X33Y45         FDRE                                         r  keyboard0/e0_code_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.092    -0.510    keyboard0/e0_code_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.400%)  route 0.169ns (47.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/clk_cpu
    SLICE_X31Y46         FDRE                                         r  keyboard0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/state_reg[0]/Q
                         net (fo=16, routed)          0.169    -0.308    keyboard0/ps2_keyboard_0/Q[0]
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.263    keyboard0/ps2_keyboard_0_n_16
    SLICE_X33Y45         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/clk_cpu
    SLICE_X33Y45         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.091    -0.511    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=4, routed)           0.178    -0.299    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.042    -0.257 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    keyboard0/ps2_keyboard_0/p_0_in_0[8]
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.107    -0.511    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            message_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.426%)  route 0.155ns (42.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.560    -0.621    clk_cpu
    SLICE_X14Y17         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  state_reg[1]/Q
                         net (fo=108, routed)         0.155    -0.302    state_reg_n_0_[1]
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.257 r  message[7][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    message[7][3]_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  message_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.828    -0.862    clk_cpu
    SLICE_X15Y17         FDRE                                         r  message_reg[7][3]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X15Y17         FDRE (Hold_fdre_C_D)         0.092    -0.516    message_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/prev_ascii_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.735%)  route 0.205ns (59.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/clk_cpu
    SLICE_X32Y44         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ascii_reg[5]/Q
                         net (fo=4, routed)           0.205    -0.272    keyboard0/ascii_reg_n_0_[5]
    SLICE_X32Y40         FDRE                                         r  keyboard0/prev_ascii_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    keyboard0/clk_cpu
    SLICE_X32Y40         FDRE                                         r  keyboard0/prev_ascii_reg[5]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.070    -0.533    keyboard0/prev_ascii_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=6, routed)           0.186    -0.268    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X30Y43         LUT4 (Prop_lut4_I3_O)        0.043    -0.225 r  keyboard0/ps2_keyboard_0/count_idle[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    keyboard0/ps2_keyboard_0/p_0_in_0[3]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.131    -0.487    keyboard0/ps2_keyboard_0/count_idle_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 keyboard0/repeat_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/repeat_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    keyboard0/clk_cpu
    SLICE_X30Y40         FDRE                                         r  keyboard0/repeat_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  keyboard0/repeat_counter_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.280    keyboard0/repeat_counter_reg_n_0_[0]
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.045    -0.235 r  keyboard0/repeat_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    keyboard0/repeat_counter[0]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  keyboard0/repeat_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    keyboard0/clk_cpu
    SLICE_X30Y40         FDRE                                         r  keyboard0/repeat_counter_reg[0]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.120    -0.499    keyboard0/repeat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 keyboard0/repeat_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/repeat_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.561    -0.620    keyboard0/clk_cpu
    SLICE_X29Y39         FDRE                                         r  keyboard0/repeat_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  keyboard0/repeat_counter_reg[12]/Q
                         net (fo=3, routed)           0.120    -0.359    keyboard0/repeat_counter_reg_n_0_[12]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.251 r  keyboard0/repeat_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.251    keyboard0/repeat_counter_reg[12]_i_1_n_4
    SLICE_X29Y39         FDRE                                         r  keyboard0/repeat_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    keyboard0/clk_cpu
    SLICE_X29Y39         FDRE                                         r  keyboard0/repeat_counter_reg[12]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.105    -0.515    keyboard0/repeat_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y14     abbreviations_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y15     abbreviations_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y15     abbreviations_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y15     abbreviations_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y15     abbreviations_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y15     abbreviations_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y15     abbreviations_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y14     abbreviations_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y20     ram_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y17     state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y27     static_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y53     keyboard0/ps2_keyboard_0/ps2_data_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y17     message_reg[10][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y17     message_reg[7][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y15     abbreviations_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     abbreviations_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     abbreviations_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     abbreviations_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y15     abbreviations_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y15     abbreviations_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y15     abbreviations_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     abbreviations_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     abbreviations_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     abbreviations_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y15     abbreviations_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y15     abbreviations_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y15     abbreviations_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y15     abbreviations_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider
  To Clock:  clkfbout_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider_1
  To Clock:  clk108M_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 2.650ns (32.282%)  route 5.559ns (67.718%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.568    -0.944    vga0/clk108M
    SLICE_X50Y11         FDRE                                         r  vga0/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.478    -0.466 r  vga0/v_count_reg[9]/Q
                         net (fo=7, routed)           0.827     0.362    vga0/v_count_reg_n_0_[9]
    SLICE_X50Y10         LUT4 (Prop_lut4_I0_O)        0.321     0.683 f  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.476     1.159    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I1_O)        0.328     1.487 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.625     2.112    vga0/v_count[10]_i_2_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.124     2.236 f  vga0/g0_b0_i_1/O
                         net (fo=81, routed)          1.450     3.686    vga0/sel[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.810 f  vga0/g23_b7/O
                         net (fo=1, routed)           0.000     3.810    vga0/g23_b7_n_0
    SLICE_X44Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     4.027 f  vga0/vgaRed_reg[0]_i_129/O
                         net (fo=1, routed)           0.583     4.610    vga0/vgaRed_reg[0]_i_129_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.299     4.909 f  vga0/vgaRed[0]_i_54/O
                         net (fo=1, routed)           0.000     4.909    vga0/vgaRed[0]_i_54_n_0
    SLICE_X43Y2          MUXF7 (Prop_muxf7_I0_O)      0.212     5.121 f  vga0/vgaRed_reg[0]_i_20/O
                         net (fo=1, routed)           0.757     5.878    vga0/vgaRed_reg[0]_i_20_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.299     6.177 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.553     6.730    vga0/vgaRed[0]_i_7_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  vga0/vgaRed[0]_i_2/O
                         net (fo=1, routed)           0.287     7.141    vga0/vgaRed[0]_i_2_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.124     7.265 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.265    vga0/vgaRed[0]_i_1_n_0
    SLICE_X47Y6          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X47Y6          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.114     8.162    
    SLICE_X47Y6          FDRE (Setup_fdre_C_D)        0.029     8.191    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.191    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.934ns (39.429%)  route 4.507ns (60.571%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.531 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.667     6.198    vga0/fbOutAddr0[10]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.303     6.501 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     6.501    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.114     8.179    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.077     8.256    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 3.120ns (42.110%)  route 4.289ns (57.890%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.843 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.843    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.177 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.633     4.811    vga0/v_count_reg[6]_0[2]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     5.512 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.512    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.734 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.436     6.170    vga0/fbOutAddr0[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.299     6.469 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.469    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.114     8.179    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.079     8.258    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.944ns (39.567%)  route 4.497ns (60.433%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.510 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.656     6.166    vga0/fbOutAddr0[12]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.334     6.500 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     6.500    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.114     8.179    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.118     8.297    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 2.847ns (38.757%)  route 4.499ns (61.243%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.419 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.658     6.077    vga0/fbOutAddr0[9]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.328     6.405 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     6.405    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.114     8.179    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.118     8.297    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 2.838ns (39.413%)  route 4.363ns (60.587%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.436 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.522     5.958    vga0/fbOutAddr0[11]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.302     6.260 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     6.260    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.114     8.179    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.081     8.260    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.977ns  (logic 2.472ns (35.433%)  route 4.505ns (64.567%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     5.044 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.664     5.708    vga0/fbOutAddr0[8]
    SLICE_X50Y6          LUT3 (Prop_lut3_I2_O)        0.328     6.036 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     6.036    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X50Y6          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X50Y6          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.578     8.294    
                         clock uncertainty           -0.114     8.180    
    SLICE_X50Y6          FDRE (Setup_fdre_C_D)        0.118     8.298    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.086ns (33.138%)  route 4.209ns (66.862%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.520 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.568     4.089    vga0/fbOutAddr1_0[7]
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.303     4.392 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.392    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.640 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.421     5.060    vga0/fbOutAddr0[7]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.294     5.354 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.354    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.114     8.179    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.118     8.297    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 1.138ns (19.560%)  route 4.680ns (80.440%))
  Logic Levels:           5  (LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.091     2.516    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y11         LUT5 (Prop_lut5_I1_O)        0.124     2.640 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.811     3.451    vga0/v_count3_out[10]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.575 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.368     3.942    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X48Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.066 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.811     4.878    vga0/char[7]_i_1_n_0
    SLICE_X46Y6          FDRE                                         r  vga0/char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X46Y6          FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.114     8.162    
    SLICE_X46Y6          FDRE (Setup_fdre_C_CE)      -0.169     7.993    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.138ns (19.685%)  route 4.643ns (80.315%))
  Logic Levels:           5  (LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.091     2.516    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y11         LUT5 (Prop_lut5_I1_O)        0.124     2.640 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.811     3.451    vga0/v_count3_out[10]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.575 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.368     3.942    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X48Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.066 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.774     4.840    vga0/char[7]_i_1_n_0
    SLICE_X46Y5          FDRE                                         r  vga0/char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X46Y5          FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.114     8.162    
    SLICE_X46Y5          FDRE (Setup_fdre_C_CE)      -0.169     7.993    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  3.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.472%)  route 0.233ns (64.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X49Y7          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.233    -0.256    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.129    -0.428    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.186%)  route 0.277ns (62.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X52Y7          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.277    -0.175    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.447%)  route 0.286ns (63.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[11]/Q
                         net (fo=4, routed)           0.286    -0.166    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.808%)  route 0.294ns (64.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X52Y6          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.294    -0.157    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.127    -0.347    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.070    -0.545    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X48Y8          FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          0.121    -0.354    vga0/v_count_reg_n_0_[2]
    SLICE_X49Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.309 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.309    vga0/v_count[5]_i_2_n_0
    SLICE_X49Y8          FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.835    -0.855    vga0/clk108M
    SLICE_X49Y8          FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X49Y8          FDRE (Hold_fdre_C_D)         0.091    -0.512    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.504%)  route 0.269ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  vga0/fbOutAddr_reg[7]/Q
                         net (fo=3, routed)           0.269    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[7]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.406    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.138    -0.336    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.066    -0.549    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.275%)  route 0.314ns (65.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X50Y6          FDRE                                         r  vga0/fbOutAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[5]/Q
                         net (fo=3, routed)           0.314    -0.137    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.148ns (33.753%)  route 0.290ns (66.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.290    -0.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.407    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108M_ClockDivider_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X49Y7      vga0/fbOutAddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X52Y6      vga0/fbOutAddr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X50Y6      vga0/fbOutAddr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X50Y6      vga0/fbOutAddr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X50Y7      vga0/fbOutAddr_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y7      vga0/fbOutAddr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X52Y6      vga0/fbOutAddr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X52Y6      vga0/fbOutAddr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y6      vga0/fbOutAddr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y6      vga0/fbOutAddr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y6      vga0/fbOutAddr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y6      vga0/fbOutAddr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y7      vga0/fbOutAddr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y6      vga0/fbOutAddr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y6      vga0/fbOutAddr_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y7      vga0/fbOutAddr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y11     vga0/vSync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y11     vga0/vSync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y9      vga0/v_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y10     vga0/v_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y10     vga0/v_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y8      vga0/v_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y8      vga0/v_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y9      vga0/v_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X52Y9      vga0/v_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       48.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.636ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.580ns (46.298%)  route 0.673ns (53.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.673     0.184    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.124     0.308 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    48.453    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    49.055    
                         clock uncertainty           -0.142    48.913    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.031    48.944    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.944    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                 48.636    

Slack (MET) :             48.737ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.712ns (59.525%)  route 0.484ns (40.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.484    -0.041    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.293     0.252 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.252    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    48.453    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    49.055    
                         clock uncertainty           -0.142    48.913    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.075    48.988    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.988    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                 48.737    

Slack (MET) :             48.785ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.644%)  route 0.522ns (47.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.522     0.033    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.124     0.157 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.157    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    48.453    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    49.055    
                         clock uncertainty           -0.142    48.913    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.029    48.942    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.942    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                 48.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.185    -0.292    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.045    -0.247 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.091    -0.526    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.632%)  route 0.176ns (43.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.176    -0.313    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.102    -0.211 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.107    -0.510    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.237    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.045    -0.195 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.092    -0.525    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2cpu_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X1Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y11     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        7.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 3.094ns (33.294%)  route 6.199ns (66.706%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.867     3.394    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[1]
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.518    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_n_0
    SLICE_X48Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     3.735 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           2.412     6.148    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.447 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.920     8.367    ram0/douta[1]
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.123    15.473    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.105    15.368    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 3.218ns (34.453%)  route 6.122ns (65.547%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.867     3.394    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[1]
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.518    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_n_0
    SLICE_X48Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     3.735 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           2.412     6.148    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.447 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.843     8.290    ram0/douta[1]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.414 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     8.414    ram0/tmp[9]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.592    
                         clock uncertainty           -0.123    15.469    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.031    15.500    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.500    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 3.245ns (34.886%)  route 6.057ns (65.114%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.816     3.344    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.468 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.468    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     3.713 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.282     5.995    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.298     6.293 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.959     8.251    ram0/douta[7]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.375 r  ram0/tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     8.375    ram0/tmp[15]_i_1_n_0
    SLICE_X45Y17         FDRE                                         r  ram0/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X45Y17         FDRE                                         r  ram0/tmp_reg[15]/C
                         clock pessimism              0.484    15.595    
                         clock uncertainty           -0.123    15.472    
    SLICE_X45Y17         FDRE (Setup_fdre_C_D)        0.031    15.503    ram0/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 3.218ns (34.917%)  route 5.998ns (65.083%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.969     3.497    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.621 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.621    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_n_0
    SLICE_X49Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     3.838 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.319     6.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.456 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.710     8.166    ram0/douta[3]
    SLICE_X52Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.290 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     8.290    ram0/tmp[11]_i_1_n_0
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.123    15.473    
    SLICE_X52Y20         FDRE (Setup_fdre_C_D)        0.081    15.554    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  7.264    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 3.094ns (34.294%)  route 5.928ns (65.706%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.969     3.497    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.621 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.621    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_n_0
    SLICE_X49Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     3.838 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.319     6.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.456 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.639     8.095    ram0/douta[3]
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.123    15.473    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.101    15.372    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 3.218ns (35.663%)  route 5.805ns (64.337%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.593    -0.918    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.536 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.602     3.137    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.261 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.261    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10_n_0
    SLICE_X49Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     3.478 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.359     5.837    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.136 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           1.845     7.981    ram0/douta[2]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.105 r  ram0/tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     8.105    ram0/tmp[10]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[10]/C
                         clock pessimism              0.484    15.592    
                         clock uncertainty           -0.123    15.469    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.031    15.500    ram0/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         15.500    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.121ns (35.371%)  route 5.703ns (64.629%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.816     3.344    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.468 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.468    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     3.713 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.282     5.995    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.298     6.293 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.605     7.897    ram0/douta[7]
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[7]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.123    15.473    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.105    15.368    ram0/dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 3.218ns (36.614%)  route 5.571ns (63.386%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.117     3.645    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[0]
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.769 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.769    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_n_0
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     3.986 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           2.229     6.215    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.514 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.224     7.739    ram0/douta[0]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.863 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     7.863    ram0/tmp[8]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.484    15.592    
                         clock uncertainty           -0.123    15.469    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.029    15.498    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.498    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  7.636    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 3.094ns (36.018%)  route 5.496ns (63.982%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.117     3.645    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[0]
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.769 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.769    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_n_0
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     3.986 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           2.229     6.215    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.514 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.149     7.664    ram0/douta[0]
    SLICE_X48Y17         FDRE                                         r  ram0/dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X48Y17         FDRE                                         r  ram0/dat_r_reg[0]/C
                         clock pessimism              0.484    15.598    
                         clock uncertainty           -0.123    15.475    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)       -0.067    15.408    ram0/dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 3.094ns (36.317%)  route 5.425ns (63.683%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.819     3.347    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.471 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.471    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     3.688 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.976     5.664    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     5.963 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.630     7.593    ram0/douta[5]
    SLICE_X49Y19         FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X49Y19         FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.595    
                         clock uncertainty           -0.123    15.472    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)       -0.105    15.367    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  7.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.901%)  route 0.331ns (70.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.561    -0.620    ram0/CLK
    SLICE_X57Y18         FDRE                                         r  ram0/ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  ram0/ram_addr_reg[7]/Q
                         net (fo=32, routed)          0.331    -0.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.363    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.503%)  route 0.321ns (69.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.588    -0.593    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  ram0/ram_addr_reg[8]/Q
                         net (fo=32, routed)          0.321    -0.131    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.870    -0.819    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.545    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.362    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.349%)  route 0.324ns (69.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.588    -0.593    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  ram0/ram_addr_reg[4]/Q
                         net (fo=32, routed)          0.324    -0.129    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.870    -0.819    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.545    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.362    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.149    -0.311    ram0/tmp_reg_n_0_[13]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.045    -0.266 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    ram0/tmp[13]_i_1_n_0
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.121    -0.503    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X51Y18         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.323    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X51Y18         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X51Y18         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.061    -0.561    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.915%)  route 0.330ns (70.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.586    -0.595    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  ram0/ram_addr_reg[10]/Q
                         net (fo=32, routed)          0.330    -0.124    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.864    -0.825    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.551    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.368    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.473%)  route 0.176ns (55.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.555    -0.626    ram0/CLK
    SLICE_X44Y20         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.176    -0.309    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X44Y20         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.823    -0.867    ram0/CLK
    SLICE_X44Y20         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.240    -0.626    
    SLICE_X44Y20         FDRE (Hold_fdre_C_D)         0.061    -0.565    ram0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.262%)  route 0.358ns (71.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.586    -0.595    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  ram0/ram_addr_reg[11]/Q
                         net (fo=32, routed)          0.358    -0.096    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.864    -0.825    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.551    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.368    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.185    -0.300    ram0/tmp_reg_n_0_[8]
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.255 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    ram0/tmp[8]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.091    -0.534    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.813%)  route 0.210ns (56.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X52Y21         FDRE                                         r  ram0/tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/tmp_reg[14]/Q
                         net (fo=2, routed)           0.210    -0.251    ram0/tmp_reg_n_0_[14]
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.059    -0.532    ram0/dat_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk6cpu_ClockDivider_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y16     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y16     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y15     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y15     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y4      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y4      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y6      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y6      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y7      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y7      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y19     ram0/ram_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y19     ram0/ram_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X57Y20     ram0/ram_addr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y20     ram0/ram_addr_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y23     ram0/ram_addr_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y23     ram0/ram_addr_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y19     ram0/ram_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y19     ram0/ram_addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X57Y19     ram0/ram_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y20     ram0/ram_addr_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X57Y18     ram0/ram_addr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y17     ram0/ram_addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y46     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       71.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.699ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        28.152ns  (logic 8.492ns (30.165%)  route 19.660ns (69.835%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.274    22.623    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.747 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.000    22.747    keyboard0/cursor[2]_i_9_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    22.964 r  keyboard0/cursor_reg[2]_i_7/O
                         net (fo=1, routed)           0.533    23.496    keyboard0/cursor_reg[2]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.299    23.795 r  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           1.132    24.927    keyboard0/cursor[2]_i_6_n_0
    SLICE_X15Y20         LUT5 (Prop_lut5_I2_O)        0.124    25.051 r  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.636    25.687    keyboard0/cursor[2]_i_4_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I3_O)        0.124    25.811 f  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.258    27.069    keyboard0/cursor[2]_i_2_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.193 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    27.193    keyboard0_n_51
    SLICE_X29Y20         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X29Y20         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.156    98.863    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)        0.029    98.892    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.892    
                         arrival time                         -27.193    
  -------------------------------------------------------------------
                         slack                                 71.699    

Slack (MET) :             71.942ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.913ns  (logic 8.492ns (30.424%)  route 19.421ns (69.576%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.274    22.623    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.747 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.000    22.747    keyboard0/cursor[2]_i_9_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    22.964 r  keyboard0/cursor_reg[2]_i_7/O
                         net (fo=1, routed)           0.533    23.496    keyboard0/cursor_reg[2]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.299    23.795 r  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           1.132    24.927    keyboard0/cursor[2]_i_6_n_0
    SLICE_X15Y20         LUT5 (Prop_lut5_I2_O)        0.124    25.051 r  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.636    25.687    keyboard0/cursor[2]_i_4_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I3_O)        0.124    25.811 f  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.018    26.829    keyboard0/cursor[2]_i_2_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.953 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    26.953    keyboard0_n_52
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.156    98.863    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.032    98.895    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.895    
                         arrival time                         -26.953    
  -------------------------------------------------------------------
                         slack                                 71.942    

Slack (MET) :             71.944ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.910ns  (logic 8.492ns (30.427%)  route 19.418ns (69.573%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.274    22.623    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.747 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.000    22.747    keyboard0/cursor[2]_i_9_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    22.964 r  keyboard0/cursor_reg[2]_i_7/O
                         net (fo=1, routed)           0.533    23.496    keyboard0/cursor_reg[2]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.299    23.795 r  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           1.132    24.927    keyboard0/cursor[2]_i_6_n_0
    SLICE_X15Y20         LUT5 (Prop_lut5_I2_O)        0.124    25.051 r  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.636    25.687    keyboard0/cursor[2]_i_4_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I3_O)        0.124    25.811 f  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.015    26.826    keyboard0/cursor[2]_i_2_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.950 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    26.950    keyboard0_n_23
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.156    98.863    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.031    98.894    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.894    
                         arrival time                         -26.950    
  -------------------------------------------------------------------
                         slack                                 71.944    

Slack (MET) :             72.001ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.882ns  (logic 8.492ns (30.457%)  route 19.390ns (69.543%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.491    22.840    keyboard0/cursor_reg[3]_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.964 r  keyboard0/cursor[3]_i_9/O
                         net (fo=1, routed)           0.000    22.964    keyboard0/cursor[3]_i_9_n_0
    SLICE_X33Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    23.181 r  keyboard0/cursor_reg[3]_i_7/O
                         net (fo=1, routed)           0.795    23.976    keyboard0/cursor_reg[3]_i_7_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.299    24.275 f  keyboard0/cursor[3]_i_6/O
                         net (fo=1, routed)           1.107    25.382    keyboard0/cursor[3]_i_6_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I0_O)        0.124    25.506 f  keyboard0/cursor[3]_i_4/O
                         net (fo=1, routed)           0.590    26.096    keyboard0/cursor[3]_i_4_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    26.220 f  keyboard0/cursor[3]_i_2/O
                         net (fo=1, routed)           0.578    26.798    keyboard0/cursor[3]_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.922 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    26.922    keyboard0_n_22
    SLICE_X30Y19         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X30Y19         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.156    98.847    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.077    98.924    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.924    
                         arrival time                         -26.922    
  -------------------------------------------------------------------
                         slack                                 72.001    

Slack (MET) :             72.175ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.710ns  (logic 8.492ns (30.646%)  route 19.218ns (69.354%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.304    22.653    keyboard0/cursor_reg[3]_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.777 r  keyboard0/cursor[4]_i_28/O
                         net (fo=1, routed)           0.000    22.777    keyboard0/cursor[4]_i_28_n_0
    SLICE_X31Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    22.994 r  keyboard0/cursor_reg[4]_i_23/O
                         net (fo=1, routed)           1.064    24.058    keyboard0/cursor_reg[4]_i_23_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.299    24.357 f  keyboard0/cursor[4]_i_14/O
                         net (fo=1, routed)           0.958    25.315    keyboard0/cursor[4]_i_14_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.439 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.600    26.039    ram0/ascii_code_reg[3]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.124    26.163 f  ram0/cursor[4]_i_2/O
                         net (fo=3, routed)           0.463    26.626    ram0/cursor[4]_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.750 r  ram0/cursor[4]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    26.750    ram0_n_129
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]_rep__0/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.156    98.847    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.079    98.926    cursor_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         98.926    
                         arrival time                         -26.750    
  -------------------------------------------------------------------
                         slack                                 72.175    

Slack (MET) :             72.175ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.660ns  (logic 8.492ns (30.702%)  route 19.168ns (69.298%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.304    22.653    keyboard0/cursor_reg[3]_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.777 r  keyboard0/cursor[4]_i_28/O
                         net (fo=1, routed)           0.000    22.777    keyboard0/cursor[4]_i_28_n_0
    SLICE_X31Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    22.994 r  keyboard0/cursor_reg[4]_i_23/O
                         net (fo=1, routed)           1.064    24.058    keyboard0/cursor_reg[4]_i_23_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.299    24.357 f  keyboard0/cursor[4]_i_14/O
                         net (fo=1, routed)           0.958    25.315    keyboard0/cursor[4]_i_14_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.439 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.600    26.039    ram0/ascii_code_reg[3]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.124    26.163 f  ram0/cursor[4]_i_2/O
                         net (fo=3, routed)           0.413    26.576    ram0/cursor[4]_i_2_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124    26.700 r  ram0/cursor[4]_rep_i_1/O
                         net (fo=1, routed)           0.000    26.700    ram0_n_128
    SLICE_X31Y20         FDRE                                         r  cursor_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X31Y20         FDRE                                         r  cursor_reg[4]_rep/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.156    98.847    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.029    98.876    cursor_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         98.876    
                         arrival time                         -26.700    
  -------------------------------------------------------------------
                         slack                                 72.175    

Slack (MET) :             72.176ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.711ns  (logic 8.492ns (30.645%)  route 19.219ns (69.355%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.304    22.653    keyboard0/cursor_reg[3]_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.777 r  keyboard0/cursor[4]_i_28/O
                         net (fo=1, routed)           0.000    22.777    keyboard0/cursor[4]_i_28_n_0
    SLICE_X31Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    22.994 r  keyboard0/cursor_reg[4]_i_23/O
                         net (fo=1, routed)           1.064    24.058    keyboard0/cursor_reg[4]_i_23_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.299    24.357 f  keyboard0/cursor[4]_i_14/O
                         net (fo=1, routed)           0.958    25.315    keyboard0/cursor[4]_i_14_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.439 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.600    26.039    ram0/ascii_code_reg[3]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.124    26.163 f  ram0/cursor[4]_i_2/O
                         net (fo=3, routed)           0.464    26.627    ram0/cursor[4]_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.751 r  ram0/cursor[4]_i_1/O
                         net (fo=1, routed)           0.000    26.751    ram0_n_120
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.156    98.847    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.081    98.928    cursor_reg[4]
  -------------------------------------------------------------------
                         required time                         98.928    
                         arrival time                         -26.751    
  -------------------------------------------------------------------
                         slack                                 72.176    

Slack (MET) :             72.766ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.068ns  (logic 8.363ns (30.896%)  route 18.705ns (69.104%))
  Logic Levels:           26  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.362    22.711    keyboard0/cursor_reg[3]_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.835 r  keyboard0/cursor[6]_i_7/O
                         net (fo=1, routed)           0.000    22.835    keyboard0/cursor[6]_i_7_n_0
    SLICE_X30Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    23.049 r  keyboard0/cursor_reg[6]_i_5/O
                         net (fo=1, routed)           0.926    23.974    keyboard0/cursor_reg[6]_i_5_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.297    24.271 f  keyboard0/cursor[6]_i_3/O
                         net (fo=1, routed)           1.156    25.428    keyboard0/cursor[6]_i_3_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.552 r  keyboard0/cursor[6]_i_2/O
                         net (fo=1, routed)           0.433    25.985    keyboard0/cursor[6]_i_2_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124    26.109 r  keyboard0/cursor[6]_i_1/O
                         net (fo=1, routed)           0.000    26.109    keyboard0_n_20
    SLICE_X31Y21         FDRE                                         r  cursor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.433    98.438    clk_cpu
    SLICE_X31Y21         FDRE                                         r  cursor_reg[6]/C
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.156    98.846    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.029    98.875    cursor_reg[6]
  -------------------------------------------------------------------
                         required time                         98.875    
                         arrival time                         -26.109    
  -------------------------------------------------------------------
                         slack                                 72.766    

Slack (MET) :             72.826ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.005ns  (logic 8.224ns (30.454%)  route 18.781ns (69.546%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          0.596    21.945    keyboard0/cursor_reg[3]_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.124    22.069 r  keyboard0/cursor[10]_i_27/O
                         net (fo=1, routed)           0.797    22.866    keyboard0/cursor[10]_i_27_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124    22.990 r  keyboard0/cursor[10]_i_20/O
                         net (fo=1, routed)           0.667    23.657    keyboard0/cursor[10]_i_20_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124    23.781 r  keyboard0/cursor[10]_i_12/O
                         net (fo=1, routed)           0.335    24.116    keyboard0/cursor[10]_i_12_n_0
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124    24.240 r  keyboard0/cursor[10]_i_5/O
                         net (fo=1, routed)           0.667    24.907    keyboard0/cursor[10]_i_5_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.031 r  keyboard0/cursor[10]_i_2/O
                         net (fo=1, routed)           0.890    25.922    keyboard0/cursor[10]_i_2_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.124    26.046 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    26.046    keyboard0_n_16
    SLICE_X32Y23         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.430    98.435    clk_cpu
    SLICE_X32Y23         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.564    98.998    
                         clock uncertainty           -0.156    98.843    
    SLICE_X32Y23         FDRE (Setup_fdre_C_D)        0.029    98.872    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.872    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 72.826    

Slack (MET) :             73.209ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.664ns  (logic 8.395ns (31.485%)  route 18.269ns (68.515%))
  Logic Levels:           26  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.507    22.856    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.980 r  keyboard0/cursor[7]_i_14/O
                         net (fo=1, routed)           0.000    22.980    keyboard0/cursor[7]_i_14_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.245    23.225 r  keyboard0/cursor_reg[7]_i_10/O
                         net (fo=1, routed)           1.208    24.432    keyboard0/cursor_reg[7]_i_10_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.298    24.730 f  keyboard0/cursor[7]_i_8/O
                         net (fo=1, routed)           0.572    25.302    keyboard0/cursor[7]_i_8_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I1_O)        0.124    25.426 f  keyboard0/cursor[7]_i_3/O
                         net (fo=1, routed)           0.154    25.580    keyboard0/cursor[7]_i_3_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I4_O)        0.124    25.704 r  keyboard0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    25.704    keyboard0_n_19
    SLICE_X29Y21         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.601    99.040    
                         clock uncertainty           -0.156    98.885    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)        0.029    98.914    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.914    
                         arrival time                         -25.704    
  -------------------------------------------------------------------
                         slack                                 73.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.587    -0.594    clk_cpu
    SLICE_X63Y19         FDRE                                         r  pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  pc_reg[6]/Q
                         net (fo=9, routed)           0.121    -0.332    ram0/pc_reg[16]_0[6]
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.045    -0.287 r  ram0/ram_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    ram0_n_110
    SLICE_X62Y19         FDRE                                         r  ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.856    -0.834    clk_cpu
    SLICE_X62Y19         FDRE                                         r  ram_addr_reg[6]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.091    -0.490    ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/Q
                         net (fo=5, routed)           0.149    -0.305    keyboard0/ps2_keyboard_0/count_idle_reg__0[6]
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  keyboard0/ps2_keyboard_0/count_idle[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    keyboard0/ps2_keyboard_0/p_0_in_0[6]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.121    -0.497    keyboard0/ps2_keyboard_0/count_idle_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/e0_code_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.548%)  route 0.168ns (47.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/clk_cpu
    SLICE_X31Y46         FDRE                                         r  keyboard0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/state_reg[0]/Q
                         net (fo=16, routed)          0.168    -0.309    keyboard0/ps2_keyboard_0/Q[0]
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.264 r  keyboard0/ps2_keyboard_0/e0_code_i_1/O
                         net (fo=1, routed)           0.000    -0.264    keyboard0/ps2_keyboard_0_n_15
    SLICE_X33Y45         FDRE                                         r  keyboard0/e0_code_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/clk_cpu
    SLICE_X33Y45         FDRE                                         r  keyboard0/e0_code_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.092    -0.510    keyboard0/e0_code_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.400%)  route 0.169ns (47.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/clk_cpu
    SLICE_X31Y46         FDRE                                         r  keyboard0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/state_reg[0]/Q
                         net (fo=16, routed)          0.169    -0.308    keyboard0/ps2_keyboard_0/Q[0]
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.263    keyboard0/ps2_keyboard_0_n_16
    SLICE_X33Y45         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/clk_cpu
    SLICE_X33Y45         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.091    -0.511    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=4, routed)           0.178    -0.299    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.042    -0.257 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    keyboard0/ps2_keyboard_0/p_0_in_0[8]
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.107    -0.511    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            message_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.426%)  route 0.155ns (42.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.560    -0.621    clk_cpu
    SLICE_X14Y17         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  state_reg[1]/Q
                         net (fo=108, routed)         0.155    -0.302    state_reg_n_0_[1]
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.257 r  message[7][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    message[7][3]_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  message_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.828    -0.862    clk_cpu
    SLICE_X15Y17         FDRE                                         r  message_reg[7][3]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X15Y17         FDRE (Hold_fdre_C_D)         0.092    -0.516    message_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/prev_ascii_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.735%)  route 0.205ns (59.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/clk_cpu
    SLICE_X32Y44         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ascii_reg[5]/Q
                         net (fo=4, routed)           0.205    -0.272    keyboard0/ascii_reg_n_0_[5]
    SLICE_X32Y40         FDRE                                         r  keyboard0/prev_ascii_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    keyboard0/clk_cpu
    SLICE_X32Y40         FDRE                                         r  keyboard0/prev_ascii_reg[5]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.070    -0.533    keyboard0/prev_ascii_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=6, routed)           0.186    -0.268    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X30Y43         LUT4 (Prop_lut4_I3_O)        0.043    -0.225 r  keyboard0/ps2_keyboard_0/count_idle[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    keyboard0/ps2_keyboard_0/p_0_in_0[3]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.131    -0.487    keyboard0/ps2_keyboard_0/count_idle_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 keyboard0/repeat_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/repeat_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    keyboard0/clk_cpu
    SLICE_X30Y40         FDRE                                         r  keyboard0/repeat_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  keyboard0/repeat_counter_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.280    keyboard0/repeat_counter_reg_n_0_[0]
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.045    -0.235 r  keyboard0/repeat_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    keyboard0/repeat_counter[0]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  keyboard0/repeat_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    keyboard0/clk_cpu
    SLICE_X30Y40         FDRE                                         r  keyboard0/repeat_counter_reg[0]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.120    -0.499    keyboard0/repeat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 keyboard0/repeat_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/repeat_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.561    -0.620    keyboard0/clk_cpu
    SLICE_X29Y39         FDRE                                         r  keyboard0/repeat_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  keyboard0/repeat_counter_reg[12]/Q
                         net (fo=3, routed)           0.120    -0.359    keyboard0/repeat_counter_reg_n_0_[12]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.251 r  keyboard0/repeat_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.251    keyboard0/repeat_counter_reg[12]_i_1_n_4
    SLICE_X29Y39         FDRE                                         r  keyboard0/repeat_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    keyboard0/clk_cpu
    SLICE_X29Y39         FDRE                                         r  keyboard0/repeat_counter_reg[12]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.105    -0.515    keyboard0/repeat_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y14     abbreviations_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y15     abbreviations_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y15     abbreviations_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y15     abbreviations_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y15     abbreviations_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y15     abbreviations_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y15     abbreviations_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y14     abbreviations_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y20     ram_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y17     state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y27     static_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y53     keyboard0/ps2_keyboard_0/ps2_data_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y17     message_reg[10][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y17     message_reg[7][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y15     abbreviations_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     abbreviations_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     abbreviations_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     abbreviations_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y15     abbreviations_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y15     abbreviations_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y15     abbreviations_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     abbreviations_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     abbreviations_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     abbreviations_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y15     abbreviations_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y15     abbreviations_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y15     abbreviations_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y15     abbreviations_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider_1
  To Clock:  clkfbout_ClockDivider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider_1
  To Clock:  clk108M_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 2.650ns (32.282%)  route 5.559ns (67.718%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.568    -0.944    vga0/clk108M
    SLICE_X50Y11         FDRE                                         r  vga0/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.478    -0.466 r  vga0/v_count_reg[9]/Q
                         net (fo=7, routed)           0.827     0.362    vga0/v_count_reg_n_0_[9]
    SLICE_X50Y10         LUT4 (Prop_lut4_I0_O)        0.321     0.683 f  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.476     1.159    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I1_O)        0.328     1.487 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.625     2.112    vga0/v_count[10]_i_2_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.124     2.236 f  vga0/g0_b0_i_1/O
                         net (fo=81, routed)          1.450     3.686    vga0/sel[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.810 f  vga0/g23_b7/O
                         net (fo=1, routed)           0.000     3.810    vga0/g23_b7_n_0
    SLICE_X44Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     4.027 f  vga0/vgaRed_reg[0]_i_129/O
                         net (fo=1, routed)           0.583     4.610    vga0/vgaRed_reg[0]_i_129_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.299     4.909 f  vga0/vgaRed[0]_i_54/O
                         net (fo=1, routed)           0.000     4.909    vga0/vgaRed[0]_i_54_n_0
    SLICE_X43Y2          MUXF7 (Prop_muxf7_I0_O)      0.212     5.121 f  vga0/vgaRed_reg[0]_i_20/O
                         net (fo=1, routed)           0.757     5.878    vga0/vgaRed_reg[0]_i_20_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.299     6.177 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.553     6.730    vga0/vgaRed[0]_i_7_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  vga0/vgaRed[0]_i_2/O
                         net (fo=1, routed)           0.287     7.141    vga0/vgaRed[0]_i_2_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.124     7.265 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.265    vga0/vgaRed[0]_i_1_n_0
    SLICE_X47Y6          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X47Y6          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X47Y6          FDRE (Setup_fdre_C_D)        0.029     8.189    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.189    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.934ns (39.429%)  route 4.507ns (60.571%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.531 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.667     6.198    vga0/fbOutAddr0[10]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.303     6.501 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     6.501    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.077     8.254    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 3.120ns (42.110%)  route 4.289ns (57.890%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.843 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.843    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.177 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.633     4.811    vga0/v_count_reg[6]_0[2]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     5.512 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.512    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.734 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.436     6.170    vga0/fbOutAddr0[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.299     6.469 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.469    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.079     8.256    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.944ns (39.567%)  route 4.497ns (60.433%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.510 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.656     6.166    vga0/fbOutAddr0[12]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.334     6.500 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     6.500    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.118     8.295    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 2.847ns (38.757%)  route 4.499ns (61.243%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.419 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.658     6.077    vga0/fbOutAddr0[9]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.328     6.405 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     6.405    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.118     8.295    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 2.838ns (39.413%)  route 4.363ns (60.587%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.436 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.522     5.958    vga0/fbOutAddr0[11]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.302     6.260 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     6.260    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.081     8.258    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.977ns  (logic 2.472ns (35.433%)  route 4.505ns (64.567%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     5.044 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.664     5.708    vga0/fbOutAddr0[8]
    SLICE_X50Y6          LUT3 (Prop_lut3_I2_O)        0.328     6.036 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     6.036    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X50Y6          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X50Y6          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.578     8.294    
                         clock uncertainty           -0.116     8.178    
    SLICE_X50Y6          FDRE (Setup_fdre_C_D)        0.118     8.296    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.086ns (33.138%)  route 4.209ns (66.862%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.520 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.568     4.089    vga0/fbOutAddr1_0[7]
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.303     4.392 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.392    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.640 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.421     5.060    vga0/fbOutAddr0[7]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.294     5.354 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.354    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.118     8.295    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 1.138ns (19.560%)  route 4.680ns (80.440%))
  Logic Levels:           5  (LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.091     2.516    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y11         LUT5 (Prop_lut5_I1_O)        0.124     2.640 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.811     3.451    vga0/v_count3_out[10]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.575 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.368     3.942    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X48Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.066 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.811     4.878    vga0/char[7]_i_1_n_0
    SLICE_X46Y6          FDRE                                         r  vga0/char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X46Y6          FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X46Y6          FDRE (Setup_fdre_C_CE)      -0.169     7.991    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.138ns (19.685%)  route 4.643ns (80.315%))
  Logic Levels:           5  (LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.091     2.516    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y11         LUT5 (Prop_lut5_I1_O)        0.124     2.640 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.811     3.451    vga0/v_count3_out[10]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.575 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.368     3.942    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X48Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.066 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.774     4.840    vga0/char[7]_i_1_n_0
    SLICE_X46Y5          FDRE                                         r  vga0/char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X46Y5          FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X46Y5          FDRE (Setup_fdre_C_CE)      -0.169     7.991    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  3.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.472%)  route 0.233ns (64.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X49Y7          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.233    -0.256    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.129    -0.312    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.186%)  route 0.277ns (62.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X52Y7          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.277    -0.175    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.447%)  route 0.286ns (63.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[11]/Q
                         net (fo=4, routed)           0.286    -0.166    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.808%)  route 0.294ns (64.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X52Y6          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.294    -0.157    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.127    -0.347    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.116    -0.499    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.070    -0.429    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X48Y8          FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          0.121    -0.354    vga0/v_count_reg_n_0_[2]
    SLICE_X49Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.309 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.309    vga0/v_count[5]_i_2_n_0
    SLICE_X49Y8          FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.835    -0.855    vga0/clk108M
    SLICE_X49Y8          FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.116    -0.487    
    SLICE_X49Y8          FDRE (Hold_fdre_C_D)         0.091    -0.396    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.504%)  route 0.269ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  vga0/fbOutAddr_reg[7]/Q
                         net (fo=3, routed)           0.269    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[7]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.116    -0.420    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.290    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.138    -0.336    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.116    -0.499    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.066    -0.433    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.275%)  route 0.314ns (65.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X50Y6          FDRE                                         r  vga0/fbOutAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[5]/Q
                         net (fo=3, routed)           0.314    -0.137    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.148ns (33.753%)  route 0.290ns (66.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.290    -0.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.291    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       44.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.716ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.456ns (11.072%)  route 3.662ns (88.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.662     3.159    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                 44.716    

Slack (MET) :             44.798ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.456ns (11.313%)  route 3.575ns (88.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.557    -0.955    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  fb_a_dat_in_reg[0]/Q
                         net (fo=3, routed)           3.575     3.076    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 44.798    

Slack (MET) :             45.003ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.456ns (11.906%)  route 3.374ns (88.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.553    -0.959    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.374     2.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                 45.003    

Slack (MET) :             45.040ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.456ns (11.542%)  route 3.495ns (88.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.565    -0.947    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           3.495     3.004    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    48.044    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.044    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 45.040    

Slack (MET) :             45.085ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.580ns (14.386%)  route 3.452ns (85.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.563    -0.949    clk_cpu
    SLICE_X45Y12         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           2.387     1.895    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.124     2.019 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.064     3.083    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.168    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.168    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                 45.085    

Slack (MET) :             45.165ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.456ns (12.426%)  route 3.214ns (87.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.551    -0.961    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           3.214     2.709    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 45.165    

Slack (MET) :             45.199ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.548%)  route 3.178ns (87.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.178     2.675    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                 45.199    

Slack (MET) :             45.235ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.456ns (12.709%)  route 3.132ns (87.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           3.132     2.639    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[7]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                 45.235    

Slack (MET) :             45.258ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.456ns (12.755%)  route 3.119ns (87.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.553    -0.959    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.119     2.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                 45.258    

Slack (MET) :             45.290ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.456ns (12.854%)  route 3.091ns (87.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.549    -0.963    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.091     2.585    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                 45.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.347%)  route 0.611ns (76.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.559    -0.622    clk_cpu
    SLICE_X47Y16         FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  fb_a_en_reg/Q
                         net (fo=6, routed)           0.611     0.129    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ena
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.045     0.174 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.174    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.092     0.077    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.819     0.341    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.285     0.029    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.680%)  route 0.819ns (85.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.819     0.341    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.625%)  route 0.823ns (85.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.823     0.345    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.207    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.366%)  route 0.840ns (85.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.840     0.362    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.285     0.029    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.374%)  route 0.840ns (85.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.840     0.362    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.207    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.141ns (14.231%)  route 0.850ns (85.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[0]/Q
                         net (fo=3, routed)           0.850     0.371    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.285     0.029    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.141ns (12.439%)  route 0.993ns (87.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           0.993     0.514    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.320    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.633%)  route 0.893ns (86.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.893     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.285     0.029    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.141ns (12.214%)  route 1.013ns (87.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.553    -0.628    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           1.013     0.526    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.320    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       48.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.629ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.580ns (46.298%)  route 0.673ns (53.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.673     0.184    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.124     0.308 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    48.453    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    49.055    
                         clock uncertainty           -0.150    48.906    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.031    48.937    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.937    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                 48.629    

Slack (MET) :             48.729ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.712ns (59.525%)  route 0.484ns (40.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.484    -0.041    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.293     0.252 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.252    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    48.453    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    49.055    
                         clock uncertainty           -0.150    48.906    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.075    48.981    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.981    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                 48.729    

Slack (MET) :             48.778ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.644%)  route 0.522ns (47.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.522     0.033    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.124     0.157 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.157    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    48.453    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    49.055    
                         clock uncertainty           -0.150    48.906    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.029    48.935    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.935    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                 48.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.185    -0.292    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.045    -0.247 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.091    -0.377    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.632%)  route 0.176ns (43.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.176    -0.313    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.102    -0.211 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.107    -0.361    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.237    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.045    -0.195 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.092    -0.376    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       44.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.725ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.456ns (11.072%)  route 3.662ns (88.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.662     3.159    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                 44.725    

Slack (MET) :             44.808ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.456ns (11.313%)  route 3.575ns (88.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.557    -0.955    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  fb_a_dat_in_reg[0]/Q
                         net (fo=3, routed)           3.575     3.076    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 44.808    

Slack (MET) :             45.012ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.456ns (11.906%)  route 3.374ns (88.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.553    -0.959    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.374     2.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                 45.012    

Slack (MET) :             45.050ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.456ns (11.542%)  route 3.495ns (88.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.565    -0.947    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           3.495     3.004    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    48.054    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.054    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 45.050    

Slack (MET) :             45.095ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.580ns (14.386%)  route 3.452ns (85.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.563    -0.949    clk_cpu
    SLICE_X45Y12         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           2.387     1.895    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.124     2.019 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.064     3.083    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.178    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                 45.095    

Slack (MET) :             45.175ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.456ns (12.426%)  route 3.214ns (87.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.551    -0.961    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           3.214     2.709    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 45.175    

Slack (MET) :             45.208ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.548%)  route 3.178ns (87.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.178     2.675    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.883    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                 45.208    

Slack (MET) :             45.245ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.456ns (12.709%)  route 3.132ns (87.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           3.132     2.639    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[7]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                 45.245    

Slack (MET) :             45.267ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.456ns (12.755%)  route 3.119ns (87.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.553    -0.959    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.119     2.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                 45.267    

Slack (MET) :             45.299ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.456ns (12.854%)  route 3.091ns (87.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.549    -0.963    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.091     2.585    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                 45.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.347%)  route 0.611ns (76.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.559    -0.622    clk_cpu
    SLICE_X47Y16         FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  fb_a_en_reg/Q
                         net (fo=6, routed)           0.611     0.129    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ena
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.045     0.174 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.174    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.092     0.067    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.819     0.341    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.019    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.202    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.680%)  route 0.819ns (85.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.819     0.341    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.625%)  route 0.823ns (85.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.823     0.345    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.366%)  route 0.840ns (85.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.840     0.362    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.019    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.202    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.374%)  route 0.840ns (85.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.840     0.362    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.141ns (14.231%)  route 0.850ns (85.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[0]/Q
                         net (fo=3, routed)           0.850     0.371    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.019    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.202    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.141ns (12.439%)  route 0.993ns (87.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           0.993     0.514    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.310    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.633%)  route 0.893ns (86.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.893     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.019    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.202    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.141ns (12.214%)  route 1.013ns (87.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.553    -0.628    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           1.013     0.526    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.310    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       11.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.811ns (36.629%)  route 3.133ns (63.371%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 15.182 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.164 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           1.525     3.690    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X59Y17         LUT4 (Prop_lut4_I2_O)        0.303     3.993 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.993    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.510    15.182    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398    15.580    
                         clock uncertainty           -0.285    15.295    
    SLICE_X59Y17         FDRE (Setup_fdre_C_D)        0.031    15.326    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                 11.333    

Slack (MET) :             11.591ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.021ns (43.189%)  route 2.658ns (56.811%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 15.175 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.058    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.371 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           1.051     3.422    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.306     3.728 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.728    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.503    15.175    ram0/CLK
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.573    
                         clock uncertainty           -0.285    15.288    
    SLICE_X59Y23         FDRE (Setup_fdre_C_D)        0.031    15.319    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                 11.591    

Slack (MET) :             11.615ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 2.039ns (43.762%)  route 2.620ns (56.238%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.058    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.392 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           1.013     3.405    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.303     3.708 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.708    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.285    15.292    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.031    15.323    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 11.615    

Slack (MET) :             11.657ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.907ns (41.913%)  route 2.643ns (58.087%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 15.114 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.257 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           1.035     3.292    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.306     3.598 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.598    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.442    15.114    ram0/CLK
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.512    
                         clock uncertainty           -0.285    15.227    
    SLICE_X57Y19         FDRE (Setup_fdre_C_D)        0.029    15.256    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                 11.657    

Slack (MET) :             11.732ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 1.695ns (37.290%)  route 2.850ns (62.710%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 15.182 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.052 r  ram0/ram_addr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           1.243     3.295    ram0/ram_addr_reg[8]_i_2_n_7
    SLICE_X59Y17         LUT4 (Prop_lut4_I2_O)        0.299     3.594 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.594    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.510    15.182    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.398    15.580    
                         clock uncertainty           -0.285    15.295    
    SLICE_X59Y17         FDRE (Setup_fdre_C_D)        0.031    15.326    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                 11.732    

Slack (MET) :             11.792ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.943ns (43.389%)  route 2.535ns (56.611%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 15.175 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.058    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.297 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.927     3.225    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.302     3.527 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     3.527    ram0/ram_addr[15]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.503    15.175    ram0/CLK
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.573    
                         clock uncertainty           -0.285    15.288    
    SLICE_X59Y23         FDRE (Setup_fdre_C_D)        0.031    15.319    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                 11.792    

Slack (MET) :             11.802ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.809ns (40.452%)  route 2.663ns (59.548%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.166 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           1.055     3.221    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.299     3.520 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.520    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.285    15.292    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.031    15.323    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                 11.802    

Slack (MET) :             11.870ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.715ns (39.533%)  route 2.623ns (60.467%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.069 r  ram0/ram_addr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.015     3.085    ram0/ram_addr_reg[8]_i_2_n_5
    SLICE_X57Y18         LUT4 (Prop_lut4_I2_O)        0.302     3.387 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.387    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X57Y18         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X57Y18         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.285    15.228    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.029    15.257    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 11.870    

Slack (MET) :             11.944ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.925ns (44.453%)  route 2.405ns (55.547%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.278 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.798     3.076    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.303     3.379 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.379    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.285    15.292    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.031    15.323    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                 11.944    

Slack (MET) :             12.042ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.829ns (43.236%)  route 2.401ns (56.764%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.183 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.794     2.977    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.302     3.279 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.279    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.285    15.292    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.029    15.321    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                 12.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.567%)  route 0.571ns (75.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.587    -0.594    clk_cpu
    SLICE_X61Y18         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.571     0.118    ram0/addr[8]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.163 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.163    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.856    -0.834    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.285     0.007    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.092     0.099    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.713%)  route 0.633ns (77.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.587    -0.594    clk_cpu
    SLICE_X61Y18         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           0.633     0.180    ram0/addr[5]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.225 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.225    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.856    -0.834    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.285     0.007    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.092     0.099    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 flags1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.269%)  route 0.652ns (75.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.553    -0.628    clk_cpu
    SLICE_X42Y27         FDRE                                         r  flags1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  flags1_reg[2]/Q
                         net (fo=2, routed)           0.652     0.188    ram0/flags1_reg[15][2]
    SLICE_X42Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.233 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.233    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.818    -0.872    ram0/CLK
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.285    -0.031    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.121     0.090    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.126%)  route 0.657ns (75.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.559    -0.622    clk_cpu
    SLICE_X56Y20         FDRE                                         r  ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  ram_addr_reg[4]/Q
                         net (fo=2, routed)           0.657     0.199    ram0/addr[4]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.244 r  ram0/ram_addr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.244    ram0/ram_addr[4]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.856    -0.834    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[4]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.285     0.007    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.091     0.098    ram0/ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.388%)  route 0.645ns (77.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.584    -0.597    clk_cpu
    SLICE_X58Y21         FDRE                                         r  ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  ram_addr_reg[12]/Q
                         net (fo=2, routed)           0.645     0.188    ram0/addr[12]
    SLICE_X57Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.233 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.233    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.863    ram0/CLK
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.285    -0.022    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.091     0.069    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.207%)  route 0.691ns (78.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.584    -0.597    clk_cpu
    SLICE_X58Y21         FDRE                                         r  ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  ram_addr_reg[14]/Q
                         net (fo=2, routed)           0.691     0.235    ram0/addr[14]
    SLICE_X61Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.280 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.280    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.853    -0.837    ram0/CLK
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.285     0.004    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.092     0.096    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.145%)  route 0.694ns (78.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.558    -0.623    clk_cpu
    SLICE_X55Y19         FDRE                                         r  ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[3]/Q
                         net (fo=2, routed)           0.694     0.211    ram0/addr[3]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.256 r  ram0/ram_addr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.256    ram0/ram_addr[3]_i_1__0_n_0
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.829    -0.861    ram0/CLK
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.285    -0.020    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.092     0.072    ram0/ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.360ns (41.153%)  route 0.515ns (58.847%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.584    -0.597    clk_cpu
    SLICE_X58Y21         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  ram_addr_reg[15]/Q
                         net (fo=2, routed)           0.185    -0.271    ram0/addr[15]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.329     0.169    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.108     0.277 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     0.277    ram0/ram_addr[15]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.849    -0.841    ram0/CLK
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.286    
                         clock uncertainty            0.285    -0.000    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.092     0.092    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.209ns (23.655%)  route 0.675ns (76.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.561    -0.620    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  ram_addr_reg[2]/Q
                         net (fo=2, routed)           0.675     0.218    ram0/addr[2]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.263 r  ram0/ram_addr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.263    ram0/ram_addr[2]_i_1__0_n_0
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.829    -0.861    ram0/CLK
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.285    -0.020    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.092     0.072    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.209ns (22.870%)  route 0.705ns (77.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.553    -0.628    clk_cpu
    SLICE_X42Y27         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.705     0.240    ram0/flags1_reg[15][0]
    SLICE_X42Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.285 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.285    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.818    -0.872    ram0/CLK
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.285    -0.031    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.121     0.090    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.000ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 3.094ns (33.294%)  route 6.199ns (66.706%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.867     3.394    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[1]
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.518    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_n_0
    SLICE_X48Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     3.735 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           2.412     6.148    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.447 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.920     8.367    ram0/douta[1]
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.125    15.471    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.105    15.366    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  7.000    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 3.218ns (34.453%)  route 6.122ns (65.547%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.867     3.394    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[1]
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.518    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_n_0
    SLICE_X48Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     3.735 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           2.412     6.148    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.447 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.843     8.290    ram0/douta[1]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.414 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     8.414    ram0/tmp[9]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.592    
                         clock uncertainty           -0.125    15.467    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.031    15.498    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.498    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 3.245ns (34.886%)  route 6.057ns (65.114%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.816     3.344    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.468 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.468    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     3.713 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.282     5.995    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.298     6.293 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.959     8.251    ram0/douta[7]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.375 r  ram0/tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     8.375    ram0/tmp[15]_i_1_n_0
    SLICE_X45Y17         FDRE                                         r  ram0/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X45Y17         FDRE                                         r  ram0/tmp_reg[15]/C
                         clock pessimism              0.484    15.595    
                         clock uncertainty           -0.125    15.470    
    SLICE_X45Y17         FDRE (Setup_fdre_C_D)        0.031    15.501    ram0/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         15.501    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 3.218ns (34.917%)  route 5.998ns (65.083%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.969     3.497    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.621 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.621    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_n_0
    SLICE_X49Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     3.838 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.319     6.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.456 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.710     8.166    ram0/douta[3]
    SLICE_X52Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.290 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     8.290    ram0/tmp[11]_i_1_n_0
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.125    15.471    
    SLICE_X52Y20         FDRE (Setup_fdre_C_D)        0.081    15.552    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.552    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 3.094ns (34.294%)  route 5.928ns (65.706%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.969     3.497    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.621 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.621    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_n_0
    SLICE_X49Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     3.838 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.319     6.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.456 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.639     8.095    ram0/douta[3]
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.125    15.471    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.101    15.370    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 3.218ns (35.663%)  route 5.805ns (64.337%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.593    -0.918    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.536 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.602     3.137    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.261 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.261    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10_n_0
    SLICE_X49Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     3.478 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.359     5.837    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.136 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           1.845     7.981    ram0/douta[2]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.105 r  ram0/tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     8.105    ram0/tmp[10]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[10]/C
                         clock pessimism              0.484    15.592    
                         clock uncertainty           -0.125    15.467    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.031    15.498    ram0/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         15.498    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.121ns (35.371%)  route 5.703ns (64.629%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.816     3.344    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.468 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.468    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     3.713 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.282     5.995    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.298     6.293 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.605     7.897    ram0/douta[7]
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[7]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.125    15.471    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.105    15.366    ram0/dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 3.218ns (36.614%)  route 5.571ns (63.386%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.117     3.645    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[0]
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.769 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.769    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_n_0
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     3.986 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           2.229     6.215    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.514 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.224     7.739    ram0/douta[0]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.863 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     7.863    ram0/tmp[8]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.484    15.592    
                         clock uncertainty           -0.125    15.467    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.029    15.496    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 3.094ns (36.018%)  route 5.496ns (63.982%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.117     3.645    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[0]
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.769 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.769    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_n_0
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     3.986 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           2.229     6.215    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.514 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.149     7.664    ram0/douta[0]
    SLICE_X48Y17         FDRE                                         r  ram0/dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X48Y17         FDRE                                         r  ram0/dat_r_reg[0]/C
                         clock pessimism              0.484    15.598    
                         clock uncertainty           -0.125    15.473    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)       -0.067    15.406    ram0/dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.406    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  7.743    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 3.094ns (36.317%)  route 5.425ns (63.683%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.819     3.347    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.471 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.471    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     3.688 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.976     5.664    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     5.963 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.630     7.593    ram0/douta[5]
    SLICE_X49Y19         FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X49Y19         FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.595    
                         clock uncertainty           -0.125    15.470    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)       -0.105    15.365    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  7.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.901%)  route 0.331ns (70.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.561    -0.620    ram0/CLK
    SLICE_X57Y18         FDRE                                         r  ram0/ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  ram0/ram_addr_reg[7]/Q
                         net (fo=32, routed)          0.331    -0.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
                         clock uncertainty            0.125    -0.421    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.238    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.503%)  route 0.321ns (69.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.588    -0.593    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  ram0/ram_addr_reg[8]/Q
                         net (fo=32, routed)          0.321    -0.131    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.870    -0.819    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.545    
                         clock uncertainty            0.125    -0.420    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.237    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.349%)  route 0.324ns (69.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.588    -0.593    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  ram0/ram_addr_reg[4]/Q
                         net (fo=32, routed)          0.324    -0.129    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.870    -0.819    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.545    
                         clock uncertainty            0.125    -0.420    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.237    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.149    -0.311    ram0/tmp_reg_n_0_[13]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.045    -0.266 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    ram0/tmp[13]_i_1_n_0
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.125    -0.499    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.121    -0.378    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X51Y18         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.323    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X51Y18         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X51Y18         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.125    -0.497    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.061    -0.436    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.915%)  route 0.330ns (70.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.586    -0.595    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  ram0/ram_addr_reg[10]/Q
                         net (fo=32, routed)          0.330    -0.124    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.864    -0.825    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.125    -0.426    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.243    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.473%)  route 0.176ns (55.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.555    -0.626    ram0/CLK
    SLICE_X44Y20         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.176    -0.309    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X44Y20         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.823    -0.867    ram0/CLK
    SLICE_X44Y20         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.240    -0.626    
                         clock uncertainty            0.125    -0.501    
    SLICE_X44Y20         FDRE (Hold_fdre_C_D)         0.061    -0.440    ram0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.262%)  route 0.358ns (71.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.586    -0.595    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  ram0/ram_addr_reg[11]/Q
                         net (fo=32, routed)          0.358    -0.096    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.864    -0.825    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.125    -0.426    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.243    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.185    -0.300    ram0/tmp_reg_n_0_[8]
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.255 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    ram0/tmp[8]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.125    -0.500    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.091    -0.409    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.813%)  route 0.210ns (56.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X52Y21         FDRE                                         r  ram0/tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/tmp_reg[14]/Q
                         net (fo=2, routed)           0.210    -0.251    ram0/tmp_reg_n_0_[14]
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.125    -0.466    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.059    -0.407    ram0/dat_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       11.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.343ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.811ns (36.629%)  route 3.133ns (63.371%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 15.182 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.164 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           1.525     3.690    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X59Y17         LUT4 (Prop_lut4_I2_O)        0.303     3.993 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.993    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.510    15.182    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398    15.580    
                         clock uncertainty           -0.276    15.304    
    SLICE_X59Y17         FDRE (Setup_fdre_C_D)        0.031    15.335    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                 11.343    

Slack (MET) :             11.600ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.021ns (43.189%)  route 2.658ns (56.811%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 15.175 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.058    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.371 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           1.051     3.422    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.306     3.728 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.728    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.503    15.175    ram0/CLK
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.573    
                         clock uncertainty           -0.276    15.297    
    SLICE_X59Y23         FDRE (Setup_fdre_C_D)        0.031    15.328    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                 11.600    

Slack (MET) :             11.624ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 2.039ns (43.762%)  route 2.620ns (56.238%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.058    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.392 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           1.013     3.405    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.303     3.708 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.708    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.276    15.301    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.031    15.332    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 11.624    

Slack (MET) :             11.667ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.907ns (41.913%)  route 2.643ns (58.087%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 15.114 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.257 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           1.035     3.292    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.306     3.598 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.598    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.442    15.114    ram0/CLK
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.512    
                         clock uncertainty           -0.276    15.236    
    SLICE_X57Y19         FDRE (Setup_fdre_C_D)        0.029    15.265    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                 11.667    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 1.695ns (37.290%)  route 2.850ns (62.710%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 15.182 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.052 r  ram0/ram_addr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           1.243     3.295    ram0/ram_addr_reg[8]_i_2_n_7
    SLICE_X59Y17         LUT4 (Prop_lut4_I2_O)        0.299     3.594 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.594    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.510    15.182    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.398    15.580    
                         clock uncertainty           -0.276    15.304    
    SLICE_X59Y17         FDRE (Setup_fdre_C_D)        0.031    15.335    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.802ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.943ns (43.389%)  route 2.535ns (56.611%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 15.175 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.058    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.297 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.927     3.225    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.302     3.527 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     3.527    ram0/ram_addr[15]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.503    15.175    ram0/CLK
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.573    
                         clock uncertainty           -0.276    15.297    
    SLICE_X59Y23         FDRE (Setup_fdre_C_D)        0.031    15.328    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                 11.802    

Slack (MET) :             11.812ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.809ns (40.452%)  route 2.663ns (59.548%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.166 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           1.055     3.221    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.299     3.520 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.520    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.276    15.301    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.031    15.332    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                 11.812    

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.715ns (39.533%)  route 2.623ns (60.467%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.069 r  ram0/ram_addr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.015     3.085    ram0/ram_addr_reg[8]_i_2_n_5
    SLICE_X57Y18         LUT4 (Prop_lut4_I2_O)        0.302     3.387 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.387    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X57Y18         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X57Y18         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.276    15.237    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.029    15.266    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 11.880    

Slack (MET) :             11.953ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.925ns (44.453%)  route 2.405ns (55.547%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.278 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.798     3.076    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.303     3.379 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.379    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.276    15.301    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.031    15.332    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                 11.953    

Slack (MET) :             12.051ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.829ns (43.236%)  route 2.401ns (56.764%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.183 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.794     2.977    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.302     3.279 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.279    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.276    15.301    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.029    15.330    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                 12.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.567%)  route 0.571ns (75.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.587    -0.594    clk_cpu
    SLICE_X61Y18         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.571     0.118    ram0/addr[8]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.163 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.163    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.856    -0.834    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.276    -0.003    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.092     0.089    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.713%)  route 0.633ns (77.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.587    -0.594    clk_cpu
    SLICE_X61Y18         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           0.633     0.180    ram0/addr[5]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.225 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.225    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.856    -0.834    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.276    -0.003    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.092     0.089    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 flags1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.269%)  route 0.652ns (75.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.553    -0.628    clk_cpu
    SLICE_X42Y27         FDRE                                         r  flags1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  flags1_reg[2]/Q
                         net (fo=2, routed)           0.652     0.188    ram0/flags1_reg[15][2]
    SLICE_X42Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.233 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.233    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.818    -0.872    ram0/CLK
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.276    -0.041    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.121     0.080    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.126%)  route 0.657ns (75.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.559    -0.622    clk_cpu
    SLICE_X56Y20         FDRE                                         r  ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  ram_addr_reg[4]/Q
                         net (fo=2, routed)           0.657     0.199    ram0/addr[4]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.244 r  ram0/ram_addr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.244    ram0/ram_addr[4]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.856    -0.834    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[4]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.276    -0.003    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.091     0.088    ram0/ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.388%)  route 0.645ns (77.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.584    -0.597    clk_cpu
    SLICE_X58Y21         FDRE                                         r  ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  ram_addr_reg[12]/Q
                         net (fo=2, routed)           0.645     0.188    ram0/addr[12]
    SLICE_X57Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.233 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.233    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.863    ram0/CLK
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.276    -0.032    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.091     0.059    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.207%)  route 0.691ns (78.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.584    -0.597    clk_cpu
    SLICE_X58Y21         FDRE                                         r  ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  ram_addr_reg[14]/Q
                         net (fo=2, routed)           0.691     0.235    ram0/addr[14]
    SLICE_X61Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.280 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.280    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.853    -0.837    ram0/CLK
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.276    -0.006    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.092     0.086    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.145%)  route 0.694ns (78.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.558    -0.623    clk_cpu
    SLICE_X55Y19         FDRE                                         r  ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[3]/Q
                         net (fo=2, routed)           0.694     0.211    ram0/addr[3]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.256 r  ram0/ram_addr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.256    ram0/ram_addr[3]_i_1__0_n_0
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.829    -0.861    ram0/CLK
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.092     0.062    ram0/ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.360ns (41.153%)  route 0.515ns (58.847%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.584    -0.597    clk_cpu
    SLICE_X58Y21         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  ram_addr_reg[15]/Q
                         net (fo=2, routed)           0.185    -0.271    ram0/addr[15]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.329     0.169    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.108     0.277 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     0.277    ram0/ram_addr[15]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.849    -0.841    ram0/CLK
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.286    
                         clock uncertainty            0.276    -0.010    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.092     0.082    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.209ns (23.655%)  route 0.675ns (76.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.561    -0.620    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  ram_addr_reg[2]/Q
                         net (fo=2, routed)           0.675     0.218    ram0/addr[2]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.263 r  ram0/ram_addr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.263    ram0/ram_addr[2]_i_1__0_n_0
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.829    -0.861    ram0/CLK
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.092     0.062    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.209ns (22.870%)  route 0.705ns (77.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.553    -0.628    clk_cpu
    SLICE_X42Y27         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.705     0.240    ram0/flags1_reg[15][0]
    SLICE_X42Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.285 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.285    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.818    -0.872    ram0/CLK
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.276    -0.041    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.121     0.080    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       42.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.685ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.801ns  (logic 2.826ns (41.553%)  route 3.975ns (58.447%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           1.426    52.981    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124    53.105 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.123    54.227    douta[2]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.124    54.351 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           1.426    55.778    keyboard0/state_reg[1]_12
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    55.902 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    55.902    keyboard0_n_4
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.285    98.555    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.032    98.587    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -55.902    
  -------------------------------------------------------------------
                         slack                                 42.685    

Slack (MET) :             43.051ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.430ns  (logic 3.022ns (47.000%)  route 3.408ns (53.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.140    52.695    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.819 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.836    53.655    douta[5]
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.116    53.771 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           1.431    55.203    keyboard0/state_reg[1]_8
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.328    55.531 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.531    keyboard0_n_1
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.285    98.553    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)        0.029    98.582    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.582    
                         arrival time                         -55.531    
  -------------------------------------------------------------------
                         slack                                 43.051    

Slack (MET) :             43.092ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.390ns  (logic 2.826ns (44.225%)  route 3.564ns (55.775%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=1, routed)           1.119    52.674    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124    52.798 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.992    53.789    douta[6]
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.124    53.913 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           1.454    55.367    keyboard0/state_reg[1]_11
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.124    55.491 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    55.491    keyboard0_n_0
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.839    
                         clock uncertainty           -0.285    98.554    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.029    98.583    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                         -55.491    
  -------------------------------------------------------------------
                         slack                                 43.092    

Slack (MET) :             43.241ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.248ns  (logic 2.826ns (45.231%)  route 3.422ns (54.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215    52.769    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    52.893 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.041    53.934    douta[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124    54.058 r  fb_a_dat_in[0]_i_5/O
                         net (fo=1, routed)           1.166    55.224    keyboard0/state_reg[2]_2
    SLICE_X51Y28         LUT6 (Prop_lut6_I5_O)        0.124    55.348 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    55.348    keyboard0_n_6
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.440    98.445    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.285    98.558    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.031    98.589    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -55.348    
  -------------------------------------------------------------------
                         slack                                 43.241    

Slack (MET) :             43.275ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.208ns  (logic 2.826ns (45.524%)  route 3.382ns (54.476%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.262    52.817    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.941 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.729    53.670    douta[3]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.124    53.794 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           1.391    55.185    keyboard0/state_reg[1]_9
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124    55.309 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    55.309    keyboard0_n_3
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.285    98.553    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)        0.031    98.584    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.584    
                         arrival time                         -55.309    
  -------------------------------------------------------------------
                         slack                                 43.275    

Slack (MET) :             43.391ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.088ns  (logic 2.826ns (46.418%)  route 3.262ns (53.582%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.350    52.905    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.029 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.143    54.172    douta[1]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.124    54.296 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.769    55.065    keyboard0/state_reg[1]_1
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124    55.189 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    55.189    keyboard0_n_5
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.433    98.438    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.285    98.551    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.029    98.580    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.580    
                         arrival time                         -55.189    
  -------------------------------------------------------------------
                         slack                                 43.391    

Slack (MET) :             43.444ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.041ns  (logic 2.826ns (46.783%)  route 3.215ns (53.217%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.405    52.960    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124    53.084 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.584    53.667    douta[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I0_O)        0.124    53.791 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           1.226    55.018    keyboard0/state_reg[1]_7
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124    55.142 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.142    keyboard0_n_2
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.285    98.555    
    SLICE_X53Y26         FDRE (Setup_fdre_C_D)        0.031    98.586    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.586    
                         arrival time                         -55.142    
  -------------------------------------------------------------------
                         slack                                 43.444    

Slack (MET) :             44.446ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.045ns  (logic 2.702ns (53.555%)  route 2.343ns (46.445%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           1.178    52.733    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.857 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.166    54.022    douta[7]
    SLICE_X49Y15         LUT6 (Prop_lut6_I0_O)        0.124    54.146 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.146    fb_a_dat_in[7]_i_2_n_0
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.445    98.450    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.285    98.563    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -54.146    
  -------------------------------------------------------------------
                         slack                                 44.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.272ns (26.592%)  route 0.751ns (73.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.319    -0.170    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.099    -0.071 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.432     0.360    douta[7]
    SLICE_X49Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.405 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.405    fb_a_dat_in[7]_i_2_n_0
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.830    -0.860    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.285    -0.019    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091     0.072    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.276ns (24.102%)  route 0.869ns (75.898%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.304    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.232    -0.027    douta[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I0_O)        0.045     0.018 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.465     0.483    keyboard0/state_reg[1]_7
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.528 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.528    keyboard0_n_2
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.822    -0.868    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.027    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.092     0.065    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.276ns (20.183%)  route 1.091ns (79.817%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.322    -0.154    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.109 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.479     0.370    douta[1]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.045     0.415 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.290     0.705    keyboard0/state_reg[1]_1
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.750 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.750    keyboard0_n_5
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.819    -0.871    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.285    -0.030    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.091     0.061    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.317ns (21.889%)  route 1.131ns (78.111%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.167    -0.322    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.099    -0.223 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.452     0.229    douta[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.274 r  fb_a_dat_in[0]_i_5/O
                         net (fo=1, routed)           0.512     0.786    keyboard0/state_reg[2]_2
    SLICE_X51Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.831 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.831    keyboard0_n_6
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.825    -0.865    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X51Y28         FDRE (Hold_fdre_C_D)         0.092     0.068    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.276ns (19.033%)  route 1.174ns (80.967%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.284    -0.193    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.148 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.338     0.190    douta[3]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.045     0.235 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           0.553     0.788    keyboard0/state_reg[1]_9
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.833 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.833    keyboard0_n_3
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.821    -0.869    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.285    -0.028    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.092     0.064    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.276ns (18.538%)  route 1.213ns (81.462%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.173    -0.303    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.045    -0.258 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.419     0.161    douta[6]
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.045     0.206 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           0.621     0.826    keyboard0/state_reg[1]_11
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.871 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.871    keyboard0_n_0
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.821    -0.869    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.285    -0.028    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.091     0.063    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.317ns (20.539%)  route 1.226ns (79.461%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.166    -0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.099    -0.224 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.468     0.244    douta[2]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.045     0.289 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.592     0.881    keyboard0/state_reg[1]_12
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.926 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.926    keyboard0_n_4
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.822    -0.868    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.027    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.092     0.065    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.386ns (22.369%)  route 1.340ns (77.631%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.323    -0.167    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.099    -0.068 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.355     0.288    douta[5]
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.048     0.336 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.661     0.997    keyboard0/state_reg[1]_8
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.111     1.108 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     1.108    keyboard0_n_1
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.821    -0.869    clk_cpu
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.285    -0.028    
    SLICE_X51Y25         FDRE (Hold_fdre_C_D)         0.091     0.063    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  1.046    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            5  Failing Endpoints,  Worst Slack       -1.058ns,  Total Violation       -2.821ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.058ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        17.260ns  (logic 8.510ns (49.304%)  route 8.750ns (50.696%))
  Logic Levels:           29  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.738    95.536    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.313    95.849 f  fb_a_dat_in[6]_i_94/O
                         net (fo=2, routed)           0.439    96.288    fb_a_dat_in[6]_i_94_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    96.412 f  fb_a_dat_in[5]_i_108/O
                         net (fo=2, routed)           0.416    96.828    ram0/cursor_reg[0]_rep__0_13
    SLICE_X49Y26         LUT6 (Prop_lut6_I0_O)        0.124    96.952 r  ram0/fb_a_dat_in[4]_i_47/O
                         net (fo=1, routed)           0.423    97.375    ram0/fb_a_dat_in[4]_i_47_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I3_O)        0.124    97.499 r  ram0/fb_a_dat_in[4]_i_39/O
                         net (fo=1, routed)           0.396    97.895    ram0/fb_a_dat_in[4]_i_39_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.124    98.019 r  ram0/fb_a_dat_in[4]_i_31/O
                         net (fo=1, routed)           0.294    98.314    ram0/fb_a_dat_in[4]_i_31_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    98.438 r  ram0/fb_a_dat_in[4]_i_20/O
                         net (fo=1, routed)           0.263    98.701    ram0/fb_a_dat_in[4]_i_20_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.124    98.825 r  ram0/fb_a_dat_in[4]_i_12/O
                         net (fo=1, routed)           0.287    99.112    ram0/fb_a_dat_in[4]_i_12_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124    99.236 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.284    99.520    keyboard0/cursor_reg[4]_rep__0_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.124    99.644 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    99.644    keyboard0_n_2
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.285    98.555    
    SLICE_X53Y26         FDRE (Setup_fdre_C_D)        0.031    98.586    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.586    
                         arrival time                         -99.644    
  -------------------------------------------------------------------
                         slack                                 -1.058    

Slack (VIOLATED) :        -0.810ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        17.015ns  (logic 8.634ns (50.743%)  route 8.381ns (49.257%))
  Logic Levels:           30  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.596    95.394    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I0_O)        0.313    95.707 r  fb_a_dat_in[0]_i_112/O
                         net (fo=1, routed)           0.434    96.141    fb_a_dat_in[0]_i_112_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124    96.265 r  fb_a_dat_in[0]_i_103/O
                         net (fo=1, routed)           0.154    96.419    ram0/cursor_reg[0]_rep__0_16
    SLICE_X49Y25         LUT5 (Prop_lut5_I1_O)        0.124    96.543 r  ram0/fb_a_dat_in[0]_i_87/O
                         net (fo=1, routed)           0.405    96.948    ram0/fb_a_dat_in[0]_i_87_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I3_O)        0.124    97.072 r  ram0/fb_a_dat_in[0]_i_75/O
                         net (fo=1, routed)           0.263    97.335    ram0/fb_a_dat_in[0]_i_75_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    97.459 r  ram0/fb_a_dat_in[0]_i_58/O
                         net (fo=1, routed)           0.151    97.610    ram0/fb_a_dat_in[0]_i_58_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I4_O)        0.124    97.734 r  ram0/fb_a_dat_in[0]_i_41/O
                         net (fo=1, routed)           0.420    98.154    ram0/fb_a_dat_in[0]_i_41_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.278 f  ram0/fb_a_dat_in[0]_i_23/O
                         net (fo=1, routed)           0.159    98.436    ram0/fb_a_dat_in[0]_i_23_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I2_O)        0.124    98.560 f  ram0/fb_a_dat_in[0]_i_10/O
                         net (fo=1, routed)           0.161    98.722    ram0/fb_a_dat_in[0]_i_10_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.846 f  ram0/fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.429    99.275    keyboard0/flags1_reg[8]
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    99.399 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    99.399    keyboard0_n_6
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.440    98.445    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.285    98.558    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.031    98.589    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -99.399    
  -------------------------------------------------------------------
                         slack                                 -0.810    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.648ns  (logic 8.510ns (51.116%)  route 8.138ns (48.884%))
  Logic Levels:           29  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.738    95.536    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.313    95.849 f  fb_a_dat_in[6]_i_94/O
                         net (fo=2, routed)           0.439    96.288    fb_a_dat_in[6]_i_94_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    96.412 f  fb_a_dat_in[5]_i_108/O
                         net (fo=2, routed)           0.361    96.773    ram0/cursor_reg[0]_rep__0_13
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124    96.897 f  ram0/fb_a_dat_in[5]_i_90/O
                         net (fo=1, routed)           0.309    97.206    ram0/fb_a_dat_in[5]_i_90_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    97.330 r  ram0/fb_a_dat_in[5]_i_61/O
                         net (fo=1, routed)           0.171    97.501    ram0/fb_a_dat_in[5]_i_61_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124    97.625 r  ram0/fb_a_dat_in[5]_i_38/O
                         net (fo=1, routed)           0.340    97.965    ram0/fb_a_dat_in[5]_i_38_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I1_O)        0.124    98.089 r  ram0/fb_a_dat_in[5]_i_22/O
                         net (fo=1, routed)           0.154    98.243    ram0/fb_a_dat_in[5]_i_22_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.124    98.367 r  ram0/fb_a_dat_in[5]_i_8/O
                         net (fo=1, routed)           0.263    98.630    ram0/fb_a_dat_in[5]_i_8_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I1_O)        0.124    98.754 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.154    98.908    keyboard0/cursor_reg[4]_rep__0_1
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.124    99.032 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    99.032    keyboard0_n_1
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.285    98.553    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)        0.029    98.582    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.582    
                         arrival time                         -99.032    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.546ns  (logic 8.386ns (50.683%)  route 8.160ns (49.317%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 f  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.738    95.536    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.313    95.849 r  fb_a_dat_in[6]_i_94/O
                         net (fo=2, routed)           0.327    96.176    ram0/dat_r_reg[11]_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.124    96.300 r  ram0/fb_a_dat_in[6]_i_82/O
                         net (fo=1, routed)           0.478    96.777    ram0/fb_a_dat_in[6]_i_82_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.124    96.901 r  ram0/fb_a_dat_in[6]_i_73/O
                         net (fo=1, routed)           0.487    97.388    ram0/fb_a_dat_in[6]_i_73_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124    97.512 r  ram0/fb_a_dat_in[6]_i_59/O
                         net (fo=1, routed)           0.302    97.814    ram0/fb_a_dat_in[6]_i_59_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    97.938 r  ram0/fb_a_dat_in[6]_i_35/O
                         net (fo=1, routed)           0.300    98.238    ram0/fb_a_dat_in[6]_i_35_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124    98.362 r  ram0/fb_a_dat_in[6]_i_12/O
                         net (fo=1, routed)           0.158    98.520    ram0/fb_a_dat_in[6]_i_12_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124    98.644 f  ram0/fb_a_dat_in[6]_i_3/O
                         net (fo=1, routed)           0.162    98.806    keyboard0/cursor_reg[4]_rep__0_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124    98.930 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    98.930    keyboard0_n_0
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.839    
                         clock uncertainty           -0.285    98.554    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.029    98.583    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                         -98.930    
  -------------------------------------------------------------------
                         slack                                 -0.347    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.359ns  (logic 8.386ns (51.263%)  route 7.973ns (48.737%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 f  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.732    95.530    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.313    95.843 r  fb_a_dat_in[2]_i_102/O
                         net (fo=1, routed)           0.295    96.139    fb_a_dat_in[2]_i_102_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.124    96.263 r  fb_a_dat_in[2]_i_75/O
                         net (fo=1, routed)           0.426    96.689    fb_a_dat_in[2]_i_75_n_0
    SLICE_X53Y22         LUT4 (Prop_lut4_I3_O)        0.124    96.813 r  fb_a_dat_in[2]_i_53/O
                         net (fo=1, routed)           0.151    96.965    ram0/cursor_reg[0]_rep__0_6
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    97.089 r  ram0/fb_a_dat_in[2]_i_35/O
                         net (fo=1, routed)           0.422    97.511    ram0/fb_a_dat_in[2]_i_35_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.124    97.635 r  ram0/fb_a_dat_in[2]_i_21/O
                         net (fo=1, routed)           0.162    97.797    ram0/fb_a_dat_in[2]_i_21_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.124    97.921 r  ram0/fb_a_dat_in[2]_i_10/O
                         net (fo=1, routed)           0.171    98.091    ram0/fb_a_dat_in[2]_i_10_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124    98.215 f  ram0/fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.403    98.619    keyboard0/high_reg[2]
    SLICE_X53Y23         LUT6 (Prop_lut6_I3_O)        0.124    98.743 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    98.743    keyboard0_n_4
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.285    98.555    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.032    98.587    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -98.743    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.147ns  (logic 8.386ns (51.937%)  route 7.761ns (48.063%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.729    95.527    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I3_O)        0.313    95.840 r  fb_a_dat_in[3]_i_111/O
                         net (fo=1, routed)           0.171    96.011    fb_a_dat_in[3]_i_111_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I3_O)        0.124    96.135 r  fb_a_dat_in[3]_i_93/O
                         net (fo=1, routed)           0.296    96.431    ram0/cursor_reg[0]_rep__0_11
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.124    96.555 r  ram0/fb_a_dat_in[3]_i_67/O
                         net (fo=1, routed)           0.263    96.818    ram0/fb_a_dat_in[3]_i_67_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    96.942 r  ram0/fb_a_dat_in[3]_i_43/O
                         net (fo=1, routed)           0.151    97.094    ram0/fb_a_dat_in[3]_i_43_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.124    97.218 f  ram0/fb_a_dat_in[3]_i_25/O
                         net (fo=1, routed)           0.451    97.669    ram0/fb_a_dat_in[3]_i_25_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124    97.793 f  ram0/fb_a_dat_in[3]_i_10/O
                         net (fo=1, routed)           0.338    98.131    ram0/fb_a_dat_in[3]_i_10_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I2_O)        0.124    98.255 f  ram0/fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.151    98.406    keyboard0/cursor_reg[0]_rep_2
    SLICE_X53Y24         LUT6 (Prop_lut6_I1_O)        0.124    98.530 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.530    keyboard0_n_3
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.285    98.553    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)        0.031    98.584    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.584    
                         arrival time                         -98.530    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.043ns  (logic 8.386ns (52.272%)  route 7.657ns (47.728%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.618    95.416    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.313    95.729 r  fb_a_dat_in[1]_i_98/O
                         net (fo=1, routed)           0.514    96.243    fb_a_dat_in[1]_i_98_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    96.367 r  fb_a_dat_in[1]_i_75/O
                         net (fo=1, routed)           0.171    96.538    ram0/cursor_reg[0]_rep__0_12
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    96.662 r  ram0/fb_a_dat_in[1]_i_54/O
                         net (fo=1, routed)           0.282    96.944    ram0/fb_a_dat_in[1]_i_54_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124    97.068 r  ram0/fb_a_dat_in[1]_i_34/O
                         net (fo=1, routed)           0.292    97.360    ram0/fb_a_dat_in[1]_i_34_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    97.484 r  ram0/fb_a_dat_in[1]_i_18/O
                         net (fo=1, routed)           0.154    97.637    ram0/fb_a_dat_in[1]_i_18_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    97.761 r  ram0/fb_a_dat_in[1]_i_9/O
                         net (fo=1, routed)           0.263    98.024    ram0/fb_a_dat_in[1]_i_9_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    98.148 f  ram0/fb_a_dat_in[1]_i_3/O
                         net (fo=1, routed)           0.154    98.303    keyboard0/pc_reg[0]_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    98.427 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.427    keyboard0_n_5
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.433    98.438    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.285    98.551    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.029    98.580    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.580    
                         arrival time                         -98.427    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        9.579ns  (logic 0.828ns (8.644%)  route 8.751ns (91.356%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 82.378 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    82.378    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456    82.834 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          4.637    87.471    ram0/length_reg[16][14]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    87.595 r  ram0/pc[16]_i_5/O
                         net (fo=34, routed)          3.141    90.736    ram0/pc[16]_i_5_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    90.860 r  ram0/ram_addr[1]_i_2/O
                         net (fo=1, routed)           0.973    91.833    ram0/ram_addr[1]_i_2_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124    91.957 r  ram0/ram_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    91.957    ram_addr[1]
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.443    98.448    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
                         clock pessimism              0.398    98.846    
                         clock uncertainty           -0.285    98.561    
    SLICE_X56Y18         FDRE (Setup_fdre_C_D)        0.077    98.638    ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         98.638    
                         arrival time                         -91.957    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        9.440ns  (logic 0.828ns (8.771%)  route 8.612ns (91.229%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 82.378 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    82.378    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456    82.834 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          4.637    87.471    ram0/length_reg[16][14]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    87.595 r  ram0/pc[16]_i_5/O
                         net (fo=34, routed)          3.160    90.755    ram0/pc[16]_i_5_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    90.879 r  ram0/ram_addr[3]_i_2/O
                         net (fo=1, routed)           0.815    91.694    ram0/ram_addr[3]_i_2_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    91.818 r  ram0/ram_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    91.818    ram_addr[3]
    SLICE_X55Y19         FDRE                                         r  ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.441    98.446    clk_cpu
    SLICE_X55Y19         FDRE                                         r  ram_addr_reg[3]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.029    98.588    ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         98.588    
                         arrival time                         -91.818    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        9.136ns  (logic 0.704ns (7.705%)  route 8.432ns (92.295%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 82.378 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    82.378    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456    82.834 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          4.637    87.471    ram0/length_reg[16][14]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    87.595 r  ram0/pc[16]_i_5/O
                         net (fo=34, routed)          2.601    90.196    ram0/pc[16]_i_5_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.124    90.320 r  ram0/pc[0]_i_1/O
                         net (fo=1, routed)           1.195    91.514    ram0_n_108
    SLICE_X60Y18         FDRE                                         r  pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.508    98.513    clk_cpu
    SLICE_X60Y18         FDRE                                         r  pc_reg[0]/C
                         clock pessimism              0.398    98.911    
                         clock uncertainty           -0.285    98.626    
    SLICE_X60Y18         FDRE (Setup_fdre_C_D)       -0.058    98.568    pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.568    
                         arrival time                         -91.514    
  -------------------------------------------------------------------
                         slack                                  7.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.209ns (21.332%)  route 0.771ns (78.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.771     0.313    ram0/length_reg[16][2]
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.358 r  ram0/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.358    ram0_n_106
    SLICE_X59Y18         FDRE                                         r  pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.855    -0.835    clk_cpu
    SLICE_X59Y18         FDRE                                         r  pc_reg[2]/C
                         clock pessimism              0.555    -0.280    
                         clock uncertainty            0.285     0.006    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.091     0.097    pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.164ns (17.324%)  route 0.783ns (82.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.783     0.325    dat_r[2]
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    clk_cpu
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[2]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.285    -0.017    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.063     0.046    abbreviations_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            objtab_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.197%)  route 0.787ns (84.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[7]/Q
                         net (fo=58, routed)          0.787     0.305    dat_r[7]
    SLICE_X42Y30         FDRE                                         r  objtab_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.823    -0.867    clk_cpu
    SLICE_X42Y30         FDRE                                         r  objtab_reg[7]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.026    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.052     0.026    objtab_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.141ns (14.758%)  route 0.814ns (85.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[3]/Q
                         net (fo=52, routed)          0.814     0.333    dat_r[3]
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    clk_cpu
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.285    -0.017    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.063     0.046    abbreviations_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.141ns (14.819%)  route 0.810ns (85.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[3]/Q
                         net (fo=52, routed)          0.810     0.329    dat_r[3]
    SLICE_X42Y24         FDRE                                         r  flags2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.817    -0.873    clk_cpu
    SLICE_X42Y24         FDRE                                         r  flags2_reg[3]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.285    -0.032    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.059     0.027    flags2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.141ns (14.186%)  route 0.853ns (85.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[15]/Q
                         net (fo=53, routed)          0.853     0.370    dat_r[15]
    SLICE_X52Y15         FDRE                                         r  abbreviations_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    clk_cpu
    SLICE_X52Y15         FDRE                                         r  abbreviations_reg[15]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.285    -0.018    
    SLICE_X52Y15         FDRE (Hold_fdre_C_D)         0.063     0.045    abbreviations_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.788%)  route 0.860ns (82.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X48Y18         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[6]/Q
                         net (fo=58, routed)          0.860     0.378    ram0/length_reg[16][6]
    SLICE_X63Y19         LUT5 (Prop_lut5_I4_O)        0.045     0.423 r  ram0/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.423    ram0_n_102
    SLICE_X63Y19         FDRE                                         r  pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.856    -0.834    clk_cpu
    SLICE_X63Y19         FDRE                                         r  pc_reg[6]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.285     0.007    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.091     0.098    pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[36][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.678%)  route 0.866ns (82.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[15]/Q
                         net (fo=53, routed)          0.866     0.383    ram0/length_reg[16][15]
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.428 r  ram0/message[36][6]_i_1/O
                         net (fo=1, routed)           0.000     0.428    ram0_n_122
    SLICE_X38Y18         FDRE                                         r  message_reg[36][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.823    -0.867    clk_cpu
    SLICE_X38Y18         FDRE                                         r  message_reg[36][6]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.026    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.121     0.095    message_reg[36][6]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[26][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.678%)  route 0.866ns (82.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  ram0/dat_r_reg[15]/Q
                         net (fo=53, routed)          0.866     0.383    ram0/length_reg[16][15]
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.428 r  ram0/message[26][3]_i_1/O
                         net (fo=1, routed)           0.000     0.428    ram0_n_91
    SLICE_X38Y18         FDRE                                         r  message_reg[26][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.823    -0.867    clk_cpu
    SLICE_X38Y18         FDRE                                         r  message_reg[26][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.026    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.120     0.094    message_reg[26][3]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            static_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.141ns (14.355%)  route 0.841ns (85.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X48Y18         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[6]/Q
                         net (fo=58, routed)          0.841     0.360    dat_r[6]
    SLICE_X46Y28         FDRE                                         r  static_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.822    -0.868    clk_cpu
    SLICE_X46Y28         FDRE                                         r  static_reg[6]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.027    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.052     0.025    static_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       42.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.685ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.801ns  (logic 2.826ns (41.553%)  route 3.975ns (58.447%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           1.426    52.981    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124    53.105 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.123    54.227    douta[2]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.124    54.351 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           1.426    55.778    keyboard0/state_reg[1]_12
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    55.902 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    55.902    keyboard0_n_4
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.285    98.555    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.032    98.587    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -55.902    
  -------------------------------------------------------------------
                         slack                                 42.685    

Slack (MET) :             43.051ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.430ns  (logic 3.022ns (47.000%)  route 3.408ns (53.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.140    52.695    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.819 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.836    53.655    douta[5]
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.116    53.771 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           1.431    55.203    keyboard0/state_reg[1]_8
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.328    55.531 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.531    keyboard0_n_1
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.285    98.553    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)        0.029    98.582    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.582    
                         arrival time                         -55.531    
  -------------------------------------------------------------------
                         slack                                 43.051    

Slack (MET) :             43.092ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.390ns  (logic 2.826ns (44.225%)  route 3.564ns (55.775%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=1, routed)           1.119    52.674    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124    52.798 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.992    53.789    douta[6]
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.124    53.913 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           1.454    55.367    keyboard0/state_reg[1]_11
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.124    55.491 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    55.491    keyboard0_n_0
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.839    
                         clock uncertainty           -0.285    98.554    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.029    98.583    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                         -55.491    
  -------------------------------------------------------------------
                         slack                                 43.092    

Slack (MET) :             43.241ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.248ns  (logic 2.826ns (45.231%)  route 3.422ns (54.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215    52.769    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    52.893 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.041    53.934    douta[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124    54.058 r  fb_a_dat_in[0]_i_5/O
                         net (fo=1, routed)           1.166    55.224    keyboard0/state_reg[2]_2
    SLICE_X51Y28         LUT6 (Prop_lut6_I5_O)        0.124    55.348 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    55.348    keyboard0_n_6
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.440    98.445    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.285    98.558    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.031    98.589    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -55.348    
  -------------------------------------------------------------------
                         slack                                 43.241    

Slack (MET) :             43.275ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.208ns  (logic 2.826ns (45.524%)  route 3.382ns (54.476%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.262    52.817    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.941 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.729    53.670    douta[3]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.124    53.794 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           1.391    55.185    keyboard0/state_reg[1]_9
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124    55.309 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    55.309    keyboard0_n_3
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.285    98.553    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)        0.031    98.584    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.584    
                         arrival time                         -55.309    
  -------------------------------------------------------------------
                         slack                                 43.275    

Slack (MET) :             43.391ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.088ns  (logic 2.826ns (46.418%)  route 3.262ns (53.582%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.350    52.905    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.029 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.143    54.172    douta[1]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.124    54.296 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.769    55.065    keyboard0/state_reg[1]_1
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124    55.189 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    55.189    keyboard0_n_5
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.433    98.438    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.285    98.551    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.029    98.580    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.580    
                         arrival time                         -55.189    
  -------------------------------------------------------------------
                         slack                                 43.391    

Slack (MET) :             43.444ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.041ns  (logic 2.826ns (46.783%)  route 3.215ns (53.217%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.405    52.960    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124    53.084 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.584    53.667    douta[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I0_O)        0.124    53.791 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           1.226    55.018    keyboard0/state_reg[1]_7
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124    55.142 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.142    keyboard0_n_2
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.285    98.555    
    SLICE_X53Y26         FDRE (Setup_fdre_C_D)        0.031    98.586    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.586    
                         arrival time                         -55.142    
  -------------------------------------------------------------------
                         slack                                 43.444    

Slack (MET) :             44.446ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.045ns  (logic 2.702ns (53.555%)  route 2.343ns (46.445%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           1.178    52.733    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.857 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.166    54.022    douta[7]
    SLICE_X49Y15         LUT6 (Prop_lut6_I0_O)        0.124    54.146 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.146    fb_a_dat_in[7]_i_2_n_0
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.445    98.450    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.285    98.563    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -54.146    
  -------------------------------------------------------------------
                         slack                                 44.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.272ns (26.592%)  route 0.751ns (73.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.319    -0.170    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.099    -0.071 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.432     0.360    douta[7]
    SLICE_X49Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.405 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.405    fb_a_dat_in[7]_i_2_n_0
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.830    -0.860    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.285    -0.019    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091     0.072    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.276ns (24.102%)  route 0.869ns (75.898%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.304    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.232    -0.027    douta[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I0_O)        0.045     0.018 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.465     0.483    keyboard0/state_reg[1]_7
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.528 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.528    keyboard0_n_2
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.822    -0.868    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.027    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.092     0.065    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.276ns (20.183%)  route 1.091ns (79.817%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.322    -0.154    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.109 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.479     0.370    douta[1]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.045     0.415 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.290     0.705    keyboard0/state_reg[1]_1
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.750 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.750    keyboard0_n_5
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.819    -0.871    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.285    -0.030    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.091     0.061    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.317ns (21.889%)  route 1.131ns (78.111%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.167    -0.322    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.099    -0.223 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.452     0.229    douta[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.274 r  fb_a_dat_in[0]_i_5/O
                         net (fo=1, routed)           0.512     0.786    keyboard0/state_reg[2]_2
    SLICE_X51Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.831 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.831    keyboard0_n_6
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.825    -0.865    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X51Y28         FDRE (Hold_fdre_C_D)         0.092     0.068    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.276ns (19.033%)  route 1.174ns (80.967%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.284    -0.193    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.148 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.338     0.190    douta[3]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.045     0.235 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           0.553     0.788    keyboard0/state_reg[1]_9
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.833 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.833    keyboard0_n_3
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.821    -0.869    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.285    -0.028    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.092     0.064    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.276ns (18.538%)  route 1.213ns (81.462%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.173    -0.303    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.045    -0.258 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.419     0.161    douta[6]
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.045     0.206 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           0.621     0.826    keyboard0/state_reg[1]_11
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.871 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.871    keyboard0_n_0
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.821    -0.869    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.285    -0.028    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.091     0.063    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.317ns (20.539%)  route 1.226ns (79.461%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.166    -0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.099    -0.224 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.468     0.244    douta[2]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.045     0.289 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.592     0.881    keyboard0/state_reg[1]_12
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.926 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.926    keyboard0_n_4
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.822    -0.868    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.027    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.092     0.065    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.386ns (22.369%)  route 1.340ns (77.631%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.323    -0.167    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.099    -0.068 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.355     0.288    douta[5]
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.048     0.336 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.661     0.997    keyboard0/state_reg[1]_8
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.111     1.108 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     1.108    keyboard0_n_1
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.821    -0.869    clk_cpu
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.285    -0.028    
    SLICE_X51Y25         FDRE (Hold_fdre_C_D)         0.091     0.063    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  1.046    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            5  Failing Endpoints,  Worst Slack       -1.058ns,  Total Violation       -2.821ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.058ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        17.260ns  (logic 8.510ns (49.304%)  route 8.750ns (50.696%))
  Logic Levels:           29  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.738    95.536    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.313    95.849 f  fb_a_dat_in[6]_i_94/O
                         net (fo=2, routed)           0.439    96.288    fb_a_dat_in[6]_i_94_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    96.412 f  fb_a_dat_in[5]_i_108/O
                         net (fo=2, routed)           0.416    96.828    ram0/cursor_reg[0]_rep__0_13
    SLICE_X49Y26         LUT6 (Prop_lut6_I0_O)        0.124    96.952 r  ram0/fb_a_dat_in[4]_i_47/O
                         net (fo=1, routed)           0.423    97.375    ram0/fb_a_dat_in[4]_i_47_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I3_O)        0.124    97.499 r  ram0/fb_a_dat_in[4]_i_39/O
                         net (fo=1, routed)           0.396    97.895    ram0/fb_a_dat_in[4]_i_39_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.124    98.019 r  ram0/fb_a_dat_in[4]_i_31/O
                         net (fo=1, routed)           0.294    98.314    ram0/fb_a_dat_in[4]_i_31_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    98.438 r  ram0/fb_a_dat_in[4]_i_20/O
                         net (fo=1, routed)           0.263    98.701    ram0/fb_a_dat_in[4]_i_20_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.124    98.825 r  ram0/fb_a_dat_in[4]_i_12/O
                         net (fo=1, routed)           0.287    99.112    ram0/fb_a_dat_in[4]_i_12_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124    99.236 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.284    99.520    keyboard0/cursor_reg[4]_rep__0_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.124    99.644 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    99.644    keyboard0_n_2
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.285    98.555    
    SLICE_X53Y26         FDRE (Setup_fdre_C_D)        0.031    98.586    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.586    
                         arrival time                         -99.644    
  -------------------------------------------------------------------
                         slack                                 -1.058    

Slack (VIOLATED) :        -0.810ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        17.015ns  (logic 8.634ns (50.743%)  route 8.381ns (49.257%))
  Logic Levels:           30  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.596    95.394    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I0_O)        0.313    95.707 r  fb_a_dat_in[0]_i_112/O
                         net (fo=1, routed)           0.434    96.141    fb_a_dat_in[0]_i_112_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124    96.265 r  fb_a_dat_in[0]_i_103/O
                         net (fo=1, routed)           0.154    96.419    ram0/cursor_reg[0]_rep__0_16
    SLICE_X49Y25         LUT5 (Prop_lut5_I1_O)        0.124    96.543 r  ram0/fb_a_dat_in[0]_i_87/O
                         net (fo=1, routed)           0.405    96.948    ram0/fb_a_dat_in[0]_i_87_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I3_O)        0.124    97.072 r  ram0/fb_a_dat_in[0]_i_75/O
                         net (fo=1, routed)           0.263    97.335    ram0/fb_a_dat_in[0]_i_75_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    97.459 r  ram0/fb_a_dat_in[0]_i_58/O
                         net (fo=1, routed)           0.151    97.610    ram0/fb_a_dat_in[0]_i_58_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I4_O)        0.124    97.734 r  ram0/fb_a_dat_in[0]_i_41/O
                         net (fo=1, routed)           0.420    98.154    ram0/fb_a_dat_in[0]_i_41_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.278 f  ram0/fb_a_dat_in[0]_i_23/O
                         net (fo=1, routed)           0.159    98.436    ram0/fb_a_dat_in[0]_i_23_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I2_O)        0.124    98.560 f  ram0/fb_a_dat_in[0]_i_10/O
                         net (fo=1, routed)           0.161    98.722    ram0/fb_a_dat_in[0]_i_10_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.846 f  ram0/fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.429    99.275    keyboard0/flags1_reg[8]
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    99.399 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    99.399    keyboard0_n_6
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.440    98.445    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.285    98.558    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.031    98.589    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -99.399    
  -------------------------------------------------------------------
                         slack                                 -0.810    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.648ns  (logic 8.510ns (51.116%)  route 8.138ns (48.884%))
  Logic Levels:           29  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.738    95.536    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.313    95.849 f  fb_a_dat_in[6]_i_94/O
                         net (fo=2, routed)           0.439    96.288    fb_a_dat_in[6]_i_94_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    96.412 f  fb_a_dat_in[5]_i_108/O
                         net (fo=2, routed)           0.361    96.773    ram0/cursor_reg[0]_rep__0_13
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124    96.897 f  ram0/fb_a_dat_in[5]_i_90/O
                         net (fo=1, routed)           0.309    97.206    ram0/fb_a_dat_in[5]_i_90_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    97.330 r  ram0/fb_a_dat_in[5]_i_61/O
                         net (fo=1, routed)           0.171    97.501    ram0/fb_a_dat_in[5]_i_61_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124    97.625 r  ram0/fb_a_dat_in[5]_i_38/O
                         net (fo=1, routed)           0.340    97.965    ram0/fb_a_dat_in[5]_i_38_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I1_O)        0.124    98.089 r  ram0/fb_a_dat_in[5]_i_22/O
                         net (fo=1, routed)           0.154    98.243    ram0/fb_a_dat_in[5]_i_22_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.124    98.367 r  ram0/fb_a_dat_in[5]_i_8/O
                         net (fo=1, routed)           0.263    98.630    ram0/fb_a_dat_in[5]_i_8_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I1_O)        0.124    98.754 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.154    98.908    keyboard0/cursor_reg[4]_rep__0_1
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.124    99.032 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    99.032    keyboard0_n_1
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.285    98.553    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)        0.029    98.582    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.582    
                         arrival time                         -99.032    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.546ns  (logic 8.386ns (50.683%)  route 8.160ns (49.317%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 f  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.738    95.536    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.313    95.849 r  fb_a_dat_in[6]_i_94/O
                         net (fo=2, routed)           0.327    96.176    ram0/dat_r_reg[11]_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.124    96.300 r  ram0/fb_a_dat_in[6]_i_82/O
                         net (fo=1, routed)           0.478    96.777    ram0/fb_a_dat_in[6]_i_82_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.124    96.901 r  ram0/fb_a_dat_in[6]_i_73/O
                         net (fo=1, routed)           0.487    97.388    ram0/fb_a_dat_in[6]_i_73_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124    97.512 r  ram0/fb_a_dat_in[6]_i_59/O
                         net (fo=1, routed)           0.302    97.814    ram0/fb_a_dat_in[6]_i_59_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    97.938 r  ram0/fb_a_dat_in[6]_i_35/O
                         net (fo=1, routed)           0.300    98.238    ram0/fb_a_dat_in[6]_i_35_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124    98.362 r  ram0/fb_a_dat_in[6]_i_12/O
                         net (fo=1, routed)           0.158    98.520    ram0/fb_a_dat_in[6]_i_12_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124    98.644 f  ram0/fb_a_dat_in[6]_i_3/O
                         net (fo=1, routed)           0.162    98.806    keyboard0/cursor_reg[4]_rep__0_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124    98.930 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    98.930    keyboard0_n_0
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.839    
                         clock uncertainty           -0.285    98.554    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.029    98.583    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                         -98.930    
  -------------------------------------------------------------------
                         slack                                 -0.347    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.359ns  (logic 8.386ns (51.263%)  route 7.973ns (48.737%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 f  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.732    95.530    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.313    95.843 r  fb_a_dat_in[2]_i_102/O
                         net (fo=1, routed)           0.295    96.139    fb_a_dat_in[2]_i_102_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.124    96.263 r  fb_a_dat_in[2]_i_75/O
                         net (fo=1, routed)           0.426    96.689    fb_a_dat_in[2]_i_75_n_0
    SLICE_X53Y22         LUT4 (Prop_lut4_I3_O)        0.124    96.813 r  fb_a_dat_in[2]_i_53/O
                         net (fo=1, routed)           0.151    96.965    ram0/cursor_reg[0]_rep__0_6
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    97.089 r  ram0/fb_a_dat_in[2]_i_35/O
                         net (fo=1, routed)           0.422    97.511    ram0/fb_a_dat_in[2]_i_35_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.124    97.635 r  ram0/fb_a_dat_in[2]_i_21/O
                         net (fo=1, routed)           0.162    97.797    ram0/fb_a_dat_in[2]_i_21_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.124    97.921 r  ram0/fb_a_dat_in[2]_i_10/O
                         net (fo=1, routed)           0.171    98.091    ram0/fb_a_dat_in[2]_i_10_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124    98.215 f  ram0/fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.403    98.619    keyboard0/high_reg[2]
    SLICE_X53Y23         LUT6 (Prop_lut6_I3_O)        0.124    98.743 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    98.743    keyboard0_n_4
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.285    98.555    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.032    98.587    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -98.743    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.147ns  (logic 8.386ns (51.937%)  route 7.761ns (48.063%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.729    95.527    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I3_O)        0.313    95.840 r  fb_a_dat_in[3]_i_111/O
                         net (fo=1, routed)           0.171    96.011    fb_a_dat_in[3]_i_111_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I3_O)        0.124    96.135 r  fb_a_dat_in[3]_i_93/O
                         net (fo=1, routed)           0.296    96.431    ram0/cursor_reg[0]_rep__0_11
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.124    96.555 r  ram0/fb_a_dat_in[3]_i_67/O
                         net (fo=1, routed)           0.263    96.818    ram0/fb_a_dat_in[3]_i_67_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    96.942 r  ram0/fb_a_dat_in[3]_i_43/O
                         net (fo=1, routed)           0.151    97.094    ram0/fb_a_dat_in[3]_i_43_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.124    97.218 f  ram0/fb_a_dat_in[3]_i_25/O
                         net (fo=1, routed)           0.451    97.669    ram0/fb_a_dat_in[3]_i_25_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124    97.793 f  ram0/fb_a_dat_in[3]_i_10/O
                         net (fo=1, routed)           0.338    98.131    ram0/fb_a_dat_in[3]_i_10_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I2_O)        0.124    98.255 f  ram0/fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.151    98.406    keyboard0/cursor_reg[0]_rep_2
    SLICE_X53Y24         LUT6 (Prop_lut6_I1_O)        0.124    98.530 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.530    keyboard0_n_3
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.285    98.553    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)        0.031    98.584    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.584    
                         arrival time                         -98.530    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.043ns  (logic 8.386ns (52.272%)  route 7.657ns (47.728%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.618    95.416    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.313    95.729 r  fb_a_dat_in[1]_i_98/O
                         net (fo=1, routed)           0.514    96.243    fb_a_dat_in[1]_i_98_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    96.367 r  fb_a_dat_in[1]_i_75/O
                         net (fo=1, routed)           0.171    96.538    ram0/cursor_reg[0]_rep__0_12
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    96.662 r  ram0/fb_a_dat_in[1]_i_54/O
                         net (fo=1, routed)           0.282    96.944    ram0/fb_a_dat_in[1]_i_54_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124    97.068 r  ram0/fb_a_dat_in[1]_i_34/O
                         net (fo=1, routed)           0.292    97.360    ram0/fb_a_dat_in[1]_i_34_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    97.484 r  ram0/fb_a_dat_in[1]_i_18/O
                         net (fo=1, routed)           0.154    97.637    ram0/fb_a_dat_in[1]_i_18_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    97.761 r  ram0/fb_a_dat_in[1]_i_9/O
                         net (fo=1, routed)           0.263    98.024    ram0/fb_a_dat_in[1]_i_9_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    98.148 f  ram0/fb_a_dat_in[1]_i_3/O
                         net (fo=1, routed)           0.154    98.303    keyboard0/pc_reg[0]_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    98.427 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.427    keyboard0_n_5
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.433    98.438    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.285    98.551    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.029    98.580    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.580    
                         arrival time                         -98.427    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        9.579ns  (logic 0.828ns (8.644%)  route 8.751ns (91.356%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 82.378 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    82.378    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456    82.834 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          4.637    87.471    ram0/length_reg[16][14]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    87.595 r  ram0/pc[16]_i_5/O
                         net (fo=34, routed)          3.141    90.736    ram0/pc[16]_i_5_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    90.860 r  ram0/ram_addr[1]_i_2/O
                         net (fo=1, routed)           0.973    91.833    ram0/ram_addr[1]_i_2_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124    91.957 r  ram0/ram_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    91.957    ram_addr[1]
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.443    98.448    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
                         clock pessimism              0.398    98.846    
                         clock uncertainty           -0.285    98.561    
    SLICE_X56Y18         FDRE (Setup_fdre_C_D)        0.077    98.638    ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         98.638    
                         arrival time                         -91.957    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        9.440ns  (logic 0.828ns (8.771%)  route 8.612ns (91.229%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 82.378 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    82.378    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456    82.834 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          4.637    87.471    ram0/length_reg[16][14]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    87.595 r  ram0/pc[16]_i_5/O
                         net (fo=34, routed)          3.160    90.755    ram0/pc[16]_i_5_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    90.879 r  ram0/ram_addr[3]_i_2/O
                         net (fo=1, routed)           0.815    91.694    ram0/ram_addr[3]_i_2_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    91.818 r  ram0/ram_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    91.818    ram_addr[3]
    SLICE_X55Y19         FDRE                                         r  ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.441    98.446    clk_cpu
    SLICE_X55Y19         FDRE                                         r  ram_addr_reg[3]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.029    98.588    ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         98.588    
                         arrival time                         -91.818    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        9.136ns  (logic 0.704ns (7.705%)  route 8.432ns (92.295%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 82.378 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    82.378    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456    82.834 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          4.637    87.471    ram0/length_reg[16][14]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    87.595 r  ram0/pc[16]_i_5/O
                         net (fo=34, routed)          2.601    90.196    ram0/pc[16]_i_5_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.124    90.320 r  ram0/pc[0]_i_1/O
                         net (fo=1, routed)           1.195    91.514    ram0_n_108
    SLICE_X60Y18         FDRE                                         r  pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.508    98.513    clk_cpu
    SLICE_X60Y18         FDRE                                         r  pc_reg[0]/C
                         clock pessimism              0.398    98.911    
                         clock uncertainty           -0.285    98.626    
    SLICE_X60Y18         FDRE (Setup_fdre_C_D)       -0.058    98.568    pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.568    
                         arrival time                         -91.514    
  -------------------------------------------------------------------
                         slack                                  7.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.209ns (21.332%)  route 0.771ns (78.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.771     0.313    ram0/length_reg[16][2]
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.358 r  ram0/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.358    ram0_n_106
    SLICE_X59Y18         FDRE                                         r  pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.855    -0.835    clk_cpu
    SLICE_X59Y18         FDRE                                         r  pc_reg[2]/C
                         clock pessimism              0.555    -0.280    
                         clock uncertainty            0.285     0.006    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.091     0.097    pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.164ns (17.324%)  route 0.783ns (82.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.783     0.325    dat_r[2]
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    clk_cpu
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[2]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.285    -0.017    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.063     0.046    abbreviations_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            objtab_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.197%)  route 0.787ns (84.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[7]/Q
                         net (fo=58, routed)          0.787     0.305    dat_r[7]
    SLICE_X42Y30         FDRE                                         r  objtab_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.823    -0.867    clk_cpu
    SLICE_X42Y30         FDRE                                         r  objtab_reg[7]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.026    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.052     0.026    objtab_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.141ns (14.758%)  route 0.814ns (85.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[3]/Q
                         net (fo=52, routed)          0.814     0.333    dat_r[3]
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    clk_cpu
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.285    -0.017    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.063     0.046    abbreviations_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.141ns (14.819%)  route 0.810ns (85.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[3]/Q
                         net (fo=52, routed)          0.810     0.329    dat_r[3]
    SLICE_X42Y24         FDRE                                         r  flags2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.817    -0.873    clk_cpu
    SLICE_X42Y24         FDRE                                         r  flags2_reg[3]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.285    -0.032    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.059     0.027    flags2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.141ns (14.186%)  route 0.853ns (85.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[15]/Q
                         net (fo=53, routed)          0.853     0.370    dat_r[15]
    SLICE_X52Y15         FDRE                                         r  abbreviations_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    clk_cpu
    SLICE_X52Y15         FDRE                                         r  abbreviations_reg[15]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.285    -0.018    
    SLICE_X52Y15         FDRE (Hold_fdre_C_D)         0.063     0.045    abbreviations_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.788%)  route 0.860ns (82.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X48Y18         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[6]/Q
                         net (fo=58, routed)          0.860     0.378    ram0/length_reg[16][6]
    SLICE_X63Y19         LUT5 (Prop_lut5_I4_O)        0.045     0.423 r  ram0/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.423    ram0_n_102
    SLICE_X63Y19         FDRE                                         r  pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.856    -0.834    clk_cpu
    SLICE_X63Y19         FDRE                                         r  pc_reg[6]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.285     0.007    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.091     0.098    pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[36][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.678%)  route 0.866ns (82.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[15]/Q
                         net (fo=53, routed)          0.866     0.383    ram0/length_reg[16][15]
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.428 r  ram0/message[36][6]_i_1/O
                         net (fo=1, routed)           0.000     0.428    ram0_n_122
    SLICE_X38Y18         FDRE                                         r  message_reg[36][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.823    -0.867    clk_cpu
    SLICE_X38Y18         FDRE                                         r  message_reg[36][6]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.026    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.121     0.095    message_reg[36][6]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[26][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.678%)  route 0.866ns (82.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  ram0/dat_r_reg[15]/Q
                         net (fo=53, routed)          0.866     0.383    ram0/length_reg[16][15]
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.428 r  ram0/message[26][3]_i_1/O
                         net (fo=1, routed)           0.000     0.428    ram0_n_91
    SLICE_X38Y18         FDRE                                         r  message_reg[26][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.823    -0.867    clk_cpu
    SLICE_X38Y18         FDRE                                         r  message_reg[26][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.026    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.120     0.094    message_reg[26][3]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            static_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.141ns (14.355%)  route 0.841ns (85.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X48Y18         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[6]/Q
                         net (fo=58, routed)          0.841     0.360    dat_r[6]
    SLICE_X46Y28         FDRE                                         r  static_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.822    -0.868    clk_cpu
    SLICE_X46Y28         FDRE                                         r  static_reg[6]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.285    -0.027    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.052     0.025    static_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       71.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.690ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        28.152ns  (logic 8.492ns (30.165%)  route 19.660ns (69.835%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.274    22.623    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.747 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.000    22.747    keyboard0/cursor[2]_i_9_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    22.964 r  keyboard0/cursor_reg[2]_i_7/O
                         net (fo=1, routed)           0.533    23.496    keyboard0/cursor_reg[2]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.299    23.795 r  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           1.132    24.927    keyboard0/cursor[2]_i_6_n_0
    SLICE_X15Y20         LUT5 (Prop_lut5_I2_O)        0.124    25.051 r  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.636    25.687    keyboard0/cursor[2]_i_4_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I3_O)        0.124    25.811 f  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.258    27.069    keyboard0/cursor[2]_i_2_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.193 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    27.193    keyboard0_n_51
    SLICE_X29Y20         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X29Y20         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)        0.029    98.882    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.882    
                         arrival time                         -27.193    
  -------------------------------------------------------------------
                         slack                                 71.690    

Slack (MET) :             71.932ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.913ns  (logic 8.492ns (30.424%)  route 19.421ns (69.576%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.274    22.623    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.747 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.000    22.747    keyboard0/cursor[2]_i_9_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    22.964 r  keyboard0/cursor_reg[2]_i_7/O
                         net (fo=1, routed)           0.533    23.496    keyboard0/cursor_reg[2]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.299    23.795 r  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           1.132    24.927    keyboard0/cursor[2]_i_6_n_0
    SLICE_X15Y20         LUT5 (Prop_lut5_I2_O)        0.124    25.051 r  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.636    25.687    keyboard0/cursor[2]_i_4_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I3_O)        0.124    25.811 f  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.018    26.829    keyboard0/cursor[2]_i_2_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.953 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    26.953    keyboard0_n_52
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.032    98.885    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.885    
                         arrival time                         -26.953    
  -------------------------------------------------------------------
                         slack                                 71.932    

Slack (MET) :             71.934ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.910ns  (logic 8.492ns (30.427%)  route 19.418ns (69.573%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.274    22.623    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.747 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.000    22.747    keyboard0/cursor[2]_i_9_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    22.964 r  keyboard0/cursor_reg[2]_i_7/O
                         net (fo=1, routed)           0.533    23.496    keyboard0/cursor_reg[2]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.299    23.795 r  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           1.132    24.927    keyboard0/cursor[2]_i_6_n_0
    SLICE_X15Y20         LUT5 (Prop_lut5_I2_O)        0.124    25.051 r  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.636    25.687    keyboard0/cursor[2]_i_4_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I3_O)        0.124    25.811 f  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.015    26.826    keyboard0/cursor[2]_i_2_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.950 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    26.950    keyboard0_n_23
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.031    98.884    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.884    
                         arrival time                         -26.950    
  -------------------------------------------------------------------
                         slack                                 71.934    

Slack (MET) :             71.992ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.882ns  (logic 8.492ns (30.457%)  route 19.390ns (69.543%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.491    22.840    keyboard0/cursor_reg[3]_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.964 r  keyboard0/cursor[3]_i_9/O
                         net (fo=1, routed)           0.000    22.964    keyboard0/cursor[3]_i_9_n_0
    SLICE_X33Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    23.181 r  keyboard0/cursor_reg[3]_i_7/O
                         net (fo=1, routed)           0.795    23.976    keyboard0/cursor_reg[3]_i_7_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.299    24.275 f  keyboard0/cursor[3]_i_6/O
                         net (fo=1, routed)           1.107    25.382    keyboard0/cursor[3]_i_6_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I0_O)        0.124    25.506 f  keyboard0/cursor[3]_i_4/O
                         net (fo=1, routed)           0.590    26.096    keyboard0/cursor[3]_i_4_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    26.220 f  keyboard0/cursor[3]_i_2/O
                         net (fo=1, routed)           0.578    26.798    keyboard0/cursor[3]_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.922 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    26.922    keyboard0_n_22
    SLICE_X30Y19         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X30Y19         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.077    98.914    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.914    
                         arrival time                         -26.922    
  -------------------------------------------------------------------
                         slack                                 71.992    

Slack (MET) :             72.166ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.710ns  (logic 8.492ns (30.646%)  route 19.218ns (69.354%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.304    22.653    keyboard0/cursor_reg[3]_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.777 r  keyboard0/cursor[4]_i_28/O
                         net (fo=1, routed)           0.000    22.777    keyboard0/cursor[4]_i_28_n_0
    SLICE_X31Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    22.994 r  keyboard0/cursor_reg[4]_i_23/O
                         net (fo=1, routed)           1.064    24.058    keyboard0/cursor_reg[4]_i_23_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.299    24.357 f  keyboard0/cursor[4]_i_14/O
                         net (fo=1, routed)           0.958    25.315    keyboard0/cursor[4]_i_14_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.439 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.600    26.039    ram0/ascii_code_reg[3]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.124    26.163 f  ram0/cursor[4]_i_2/O
                         net (fo=3, routed)           0.463    26.626    ram0/cursor[4]_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.750 r  ram0/cursor[4]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    26.750    ram0_n_129
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]_rep__0/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.079    98.916    cursor_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         98.916    
                         arrival time                         -26.750    
  -------------------------------------------------------------------
                         slack                                 72.166    

Slack (MET) :             72.166ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.660ns  (logic 8.492ns (30.702%)  route 19.168ns (69.298%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.304    22.653    keyboard0/cursor_reg[3]_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.777 r  keyboard0/cursor[4]_i_28/O
                         net (fo=1, routed)           0.000    22.777    keyboard0/cursor[4]_i_28_n_0
    SLICE_X31Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    22.994 r  keyboard0/cursor_reg[4]_i_23/O
                         net (fo=1, routed)           1.064    24.058    keyboard0/cursor_reg[4]_i_23_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.299    24.357 f  keyboard0/cursor[4]_i_14/O
                         net (fo=1, routed)           0.958    25.315    keyboard0/cursor[4]_i_14_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.439 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.600    26.039    ram0/ascii_code_reg[3]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.124    26.163 f  ram0/cursor[4]_i_2/O
                         net (fo=3, routed)           0.413    26.576    ram0/cursor[4]_i_2_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124    26.700 r  ram0/cursor[4]_rep_i_1/O
                         net (fo=1, routed)           0.000    26.700    ram0_n_128
    SLICE_X31Y20         FDRE                                         r  cursor_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X31Y20         FDRE                                         r  cursor_reg[4]_rep/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.029    98.866    cursor_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         98.866    
                         arrival time                         -26.700    
  -------------------------------------------------------------------
                         slack                                 72.166    

Slack (MET) :             72.167ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.711ns  (logic 8.492ns (30.645%)  route 19.219ns (69.355%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.304    22.653    keyboard0/cursor_reg[3]_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.777 r  keyboard0/cursor[4]_i_28/O
                         net (fo=1, routed)           0.000    22.777    keyboard0/cursor[4]_i_28_n_0
    SLICE_X31Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    22.994 r  keyboard0/cursor_reg[4]_i_23/O
                         net (fo=1, routed)           1.064    24.058    keyboard0/cursor_reg[4]_i_23_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.299    24.357 f  keyboard0/cursor[4]_i_14/O
                         net (fo=1, routed)           0.958    25.315    keyboard0/cursor[4]_i_14_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.439 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.600    26.039    ram0/ascii_code_reg[3]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.124    26.163 f  ram0/cursor[4]_i_2/O
                         net (fo=3, routed)           0.464    26.627    ram0/cursor[4]_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.751 r  ram0/cursor[4]_i_1/O
                         net (fo=1, routed)           0.000    26.751    ram0_n_120
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.081    98.918    cursor_reg[4]
  -------------------------------------------------------------------
                         required time                         98.918    
                         arrival time                         -26.751    
  -------------------------------------------------------------------
                         slack                                 72.167    

Slack (MET) :             72.757ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.068ns  (logic 8.363ns (30.896%)  route 18.705ns (69.104%))
  Logic Levels:           26  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.362    22.711    keyboard0/cursor_reg[3]_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.835 r  keyboard0/cursor[6]_i_7/O
                         net (fo=1, routed)           0.000    22.835    keyboard0/cursor[6]_i_7_n_0
    SLICE_X30Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    23.049 r  keyboard0/cursor_reg[6]_i_5/O
                         net (fo=1, routed)           0.926    23.974    keyboard0/cursor_reg[6]_i_5_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.297    24.271 f  keyboard0/cursor[6]_i_3/O
                         net (fo=1, routed)           1.156    25.428    keyboard0/cursor[6]_i_3_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.552 r  keyboard0/cursor[6]_i_2/O
                         net (fo=1, routed)           0.433    25.985    keyboard0/cursor[6]_i_2_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124    26.109 r  keyboard0/cursor[6]_i_1/O
                         net (fo=1, routed)           0.000    26.109    keyboard0_n_20
    SLICE_X31Y21         FDRE                                         r  cursor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.433    98.438    clk_cpu
    SLICE_X31Y21         FDRE                                         r  cursor_reg[6]/C
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.165    98.836    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.029    98.865    cursor_reg[6]
  -------------------------------------------------------------------
                         required time                         98.865    
                         arrival time                         -26.109    
  -------------------------------------------------------------------
                         slack                                 72.757    

Slack (MET) :             72.817ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.005ns  (logic 8.224ns (30.454%)  route 18.781ns (69.546%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          0.596    21.945    keyboard0/cursor_reg[3]_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.124    22.069 r  keyboard0/cursor[10]_i_27/O
                         net (fo=1, routed)           0.797    22.866    keyboard0/cursor[10]_i_27_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124    22.990 r  keyboard0/cursor[10]_i_20/O
                         net (fo=1, routed)           0.667    23.657    keyboard0/cursor[10]_i_20_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124    23.781 r  keyboard0/cursor[10]_i_12/O
                         net (fo=1, routed)           0.335    24.116    keyboard0/cursor[10]_i_12_n_0
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124    24.240 r  keyboard0/cursor[10]_i_5/O
                         net (fo=1, routed)           0.667    24.907    keyboard0/cursor[10]_i_5_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.031 r  keyboard0/cursor[10]_i_2/O
                         net (fo=1, routed)           0.890    25.922    keyboard0/cursor[10]_i_2_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.124    26.046 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    26.046    keyboard0_n_16
    SLICE_X32Y23         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.430    98.435    clk_cpu
    SLICE_X32Y23         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.564    98.998    
                         clock uncertainty           -0.165    98.833    
    SLICE_X32Y23         FDRE (Setup_fdre_C_D)        0.029    98.862    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.862    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 72.817    

Slack (MET) :             73.200ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.664ns  (logic 8.395ns (31.485%)  route 18.269ns (68.515%))
  Logic Levels:           26  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.507    22.856    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.980 r  keyboard0/cursor[7]_i_14/O
                         net (fo=1, routed)           0.000    22.980    keyboard0/cursor[7]_i_14_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.245    23.225 r  keyboard0/cursor_reg[7]_i_10/O
                         net (fo=1, routed)           1.208    24.432    keyboard0/cursor_reg[7]_i_10_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.298    24.730 f  keyboard0/cursor[7]_i_8/O
                         net (fo=1, routed)           0.572    25.302    keyboard0/cursor[7]_i_8_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I1_O)        0.124    25.426 f  keyboard0/cursor[7]_i_3/O
                         net (fo=1, routed)           0.154    25.580    keyboard0/cursor[7]_i_3_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I4_O)        0.124    25.704 r  keyboard0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    25.704    keyboard0_n_19
    SLICE_X29Y21         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.601    99.040    
                         clock uncertainty           -0.165    98.875    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)        0.029    98.904    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.904    
                         arrival time                         -25.704    
  -------------------------------------------------------------------
                         slack                                 73.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.587    -0.594    clk_cpu
    SLICE_X63Y19         FDRE                                         r  pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  pc_reg[6]/Q
                         net (fo=9, routed)           0.121    -0.332    ram0/pc_reg[16]_0[6]
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.045    -0.287 r  ram0/ram_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    ram0_n_110
    SLICE_X62Y19         FDRE                                         r  ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.856    -0.834    clk_cpu
    SLICE_X62Y19         FDRE                                         r  ram_addr_reg[6]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.165    -0.416    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.091    -0.325    ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/Q
                         net (fo=5, routed)           0.149    -0.305    keyboard0/ps2_keyboard_0/count_idle_reg__0[6]
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  keyboard0/ps2_keyboard_0/count_idle[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    keyboard0/ps2_keyboard_0/p_0_in_0[6]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.165    -0.453    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.121    -0.332    keyboard0/ps2_keyboard_0/count_idle_reg[6]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/e0_code_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.548%)  route 0.168ns (47.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/clk_cpu
    SLICE_X31Y46         FDRE                                         r  keyboard0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/state_reg[0]/Q
                         net (fo=16, routed)          0.168    -0.309    keyboard0/ps2_keyboard_0/Q[0]
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.264 r  keyboard0/ps2_keyboard_0/e0_code_i_1/O
                         net (fo=1, routed)           0.000    -0.264    keyboard0/ps2_keyboard_0_n_15
    SLICE_X33Y45         FDRE                                         r  keyboard0/e0_code_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/clk_cpu
    SLICE_X33Y45         FDRE                                         r  keyboard0/e0_code_reg/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.165    -0.437    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.092    -0.345    keyboard0/e0_code_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.400%)  route 0.169ns (47.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/clk_cpu
    SLICE_X31Y46         FDRE                                         r  keyboard0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/state_reg[0]/Q
                         net (fo=16, routed)          0.169    -0.308    keyboard0/ps2_keyboard_0/Q[0]
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.263    keyboard0/ps2_keyboard_0_n_16
    SLICE_X33Y45         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/clk_cpu
    SLICE_X33Y45         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.165    -0.437    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.091    -0.346    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=4, routed)           0.178    -0.299    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.042    -0.257 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    keyboard0/ps2_keyboard_0/p_0_in_0[8]
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.165    -0.453    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.107    -0.346    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            message_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.426%)  route 0.155ns (42.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.560    -0.621    clk_cpu
    SLICE_X14Y17         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  state_reg[1]/Q
                         net (fo=108, routed)         0.155    -0.302    state_reg_n_0_[1]
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.257 r  message[7][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    message[7][3]_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  message_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.828    -0.862    clk_cpu
    SLICE_X15Y17         FDRE                                         r  message_reg[7][3]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.165    -0.443    
    SLICE_X15Y17         FDRE (Hold_fdre_C_D)         0.092    -0.351    message_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/prev_ascii_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.735%)  route 0.205ns (59.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/clk_cpu
    SLICE_X32Y44         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ascii_reg[5]/Q
                         net (fo=4, routed)           0.205    -0.272    keyboard0/ascii_reg_n_0_[5]
    SLICE_X32Y40         FDRE                                         r  keyboard0/prev_ascii_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    keyboard0/clk_cpu
    SLICE_X32Y40         FDRE                                         r  keyboard0/prev_ascii_reg[5]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.165    -0.438    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.070    -0.368    keyboard0/prev_ascii_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=6, routed)           0.186    -0.268    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X30Y43         LUT4 (Prop_lut4_I3_O)        0.043    -0.225 r  keyboard0/ps2_keyboard_0/count_idle[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    keyboard0/ps2_keyboard_0/p_0_in_0[3]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.165    -0.453    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.131    -0.322    keyboard0/ps2_keyboard_0/count_idle_reg[3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 keyboard0/repeat_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/repeat_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    keyboard0/clk_cpu
    SLICE_X30Y40         FDRE                                         r  keyboard0/repeat_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  keyboard0/repeat_counter_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.280    keyboard0/repeat_counter_reg_n_0_[0]
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.045    -0.235 r  keyboard0/repeat_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    keyboard0/repeat_counter[0]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  keyboard0/repeat_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    keyboard0/clk_cpu
    SLICE_X30Y40         FDRE                                         r  keyboard0/repeat_counter_reg[0]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.165    -0.454    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.120    -0.334    keyboard0/repeat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 keyboard0/repeat_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/repeat_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.561    -0.620    keyboard0/clk_cpu
    SLICE_X29Y39         FDRE                                         r  keyboard0/repeat_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  keyboard0/repeat_counter_reg[12]/Q
                         net (fo=3, routed)           0.120    -0.359    keyboard0/repeat_counter_reg_n_0_[12]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.251 r  keyboard0/repeat_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.251    keyboard0/repeat_counter_reg[12]_i_1_n_4
    SLICE_X29Y39         FDRE                                         r  keyboard0/repeat_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    keyboard0/clk_cpu
    SLICE_X29Y39         FDRE                                         r  keyboard0/repeat_counter_reg[12]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.165    -0.455    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.105    -0.350    keyboard0/repeat_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider
  To Clock:  clk108M_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 2.650ns (32.282%)  route 5.559ns (67.718%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.568    -0.944    vga0/clk108M
    SLICE_X50Y11         FDRE                                         r  vga0/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.478    -0.466 r  vga0/v_count_reg[9]/Q
                         net (fo=7, routed)           0.827     0.362    vga0/v_count_reg_n_0_[9]
    SLICE_X50Y10         LUT4 (Prop_lut4_I0_O)        0.321     0.683 f  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.476     1.159    vga0/v_count[10]_i_4_n_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I1_O)        0.328     1.487 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.625     2.112    vga0/v_count[10]_i_2_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.124     2.236 f  vga0/g0_b0_i_1/O
                         net (fo=81, routed)          1.450     3.686    vga0/sel[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.810 f  vga0/g23_b7/O
                         net (fo=1, routed)           0.000     3.810    vga0/g23_b7_n_0
    SLICE_X44Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     4.027 f  vga0/vgaRed_reg[0]_i_129/O
                         net (fo=1, routed)           0.583     4.610    vga0/vgaRed_reg[0]_i_129_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.299     4.909 f  vga0/vgaRed[0]_i_54/O
                         net (fo=1, routed)           0.000     4.909    vga0/vgaRed[0]_i_54_n_0
    SLICE_X43Y2          MUXF7 (Prop_muxf7_I0_O)      0.212     5.121 f  vga0/vgaRed_reg[0]_i_20/O
                         net (fo=1, routed)           0.757     5.878    vga0/vgaRed_reg[0]_i_20_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.299     6.177 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.553     6.730    vga0/vgaRed[0]_i_7_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  vga0/vgaRed[0]_i_2/O
                         net (fo=1, routed)           0.287     7.141    vga0/vgaRed[0]_i_2_n_0
    SLICE_X47Y6          LUT5 (Prop_lut5_I1_O)        0.124     7.265 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.265    vga0/vgaRed[0]_i_1_n_0
    SLICE_X47Y6          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X47Y6          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X47Y6          FDRE (Setup_fdre_C_D)        0.029     8.189    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.189    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.934ns (39.429%)  route 4.507ns (60.571%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.531 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.667     6.198    vga0/fbOutAddr0[10]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.303     6.501 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     6.501    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.077     8.254    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 3.120ns (42.110%)  route 4.289ns (57.890%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.843 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.843    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.177 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.633     4.811    vga0/v_count_reg[6]_0[2]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     5.512 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.512    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.734 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.436     6.170    vga0/fbOutAddr0[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.299     6.469 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.469    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.079     8.256    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.944ns (39.567%)  route 4.497ns (60.433%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.510 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.656     6.166    vga0/fbOutAddr0[12]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.334     6.500 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     6.500    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.118     8.295    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 2.847ns (38.757%)  route 4.499ns (61.243%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.419 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.658     6.077    vga0/fbOutAddr0[9]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.328     6.405 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     6.405    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.118     8.295    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 2.838ns (39.413%)  route 4.363ns (60.587%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.197 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.197    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.436 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.522     5.958    vga0/fbOutAddr0[11]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.302     6.260 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     6.260    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.081     8.258    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.977ns  (logic 2.472ns (35.433%)  route 4.505ns (64.567%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.873 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.620     4.494    vga0/S[0]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     5.044 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.664     5.708    vga0/fbOutAddr0[8]
    SLICE_X50Y6          LUT3 (Prop_lut3_I2_O)        0.328     6.036 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     6.036    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X50Y6          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X50Y6          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.578     8.294    
                         clock uncertainty           -0.116     8.178    
    SLICE_X50Y6          FDRE (Setup_fdre_C_D)        0.118     8.296    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.086ns (33.138%)  route 4.209ns (66.862%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.036     2.461    vga0/h_count[10]_i_1_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.585 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.585     3.169    vga0/v_count3_out[4]
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     3.293 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     3.293    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.520 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.568     4.089    vga0/fbOutAddr1_0[7]
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.303     4.392 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     4.392    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.640 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.421     5.060    vga0/fbOutAddr0[7]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.294     5.354 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.354    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.578     8.293    
                         clock uncertainty           -0.116     8.177    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.118     8.295    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 1.138ns (19.560%)  route 4.680ns (80.440%))
  Logic Levels:           5  (LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.091     2.516    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y11         LUT5 (Prop_lut5_I1_O)        0.124     2.640 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.811     3.451    vga0/v_count3_out[10]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.575 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.368     3.942    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X48Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.066 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.811     4.878    vga0/char[7]_i_1_n_0
    SLICE_X46Y6          FDRE                                         r  vga0/char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X46Y6          FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X46Y6          FDRE (Setup_fdre_C_CE)      -0.169     7.991    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.138ns (19.685%)  route 4.643ns (80.315%))
  Logic Levels:           5  (LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.571    -0.941    vga0/clk108M
    SLICE_X52Y5          FDRE                                         r  vga0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  vga0/h_count_reg[7]/Q
                         net (fo=14, routed)          1.018     0.596    vga0/h_count_reg_n_0_[7]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.720 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.582     1.301    vga0/h_count[10]_i_4_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.425 r  vga0/h_count[10]_i_1/O
                         net (fo=71, routed)          1.091     2.516    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y11         LUT5 (Prop_lut5_I1_O)        0.124     2.640 f  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.811     3.451    vga0/v_count3_out[10]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.575 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.368     3.942    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X48Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.066 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.774     4.840    vga0/char[7]_i_1_n_0
    SLICE_X46Y5          FDRE                                         r  vga0/char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X46Y5          FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X46Y5          FDRE (Setup_fdre_C_CE)      -0.169     7.991    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  3.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.472%)  route 0.233ns (64.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X49Y7          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.233    -0.256    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.129    -0.312    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.186%)  route 0.277ns (62.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X52Y7          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.277    -0.175    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.447%)  route 0.286ns (63.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[11]/Q
                         net (fo=4, routed)           0.286    -0.166    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.808%)  route 0.294ns (64.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X52Y6          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.294    -0.157    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.127    -0.347    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.116    -0.499    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.070    -0.429    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X48Y8          FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          0.121    -0.354    vga0/v_count_reg_n_0_[2]
    SLICE_X49Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.309 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.309    vga0/v_count[5]_i_2_n_0
    SLICE_X49Y8          FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.835    -0.855    vga0/clk108M
    SLICE_X49Y8          FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.116    -0.487    
    SLICE_X49Y8          FDRE (Hold_fdre_C_D)         0.091    -0.396    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.504%)  route 0.269ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  vga0/fbOutAddr_reg[7]/Q
                         net (fo=3, routed)           0.269    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[7]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.116    -0.420    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.290    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.138    -0.336    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y5          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.116    -0.499    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.066    -0.433    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.275%)  route 0.314ns (65.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X50Y6          FDRE                                         r  vga0/fbOutAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[5]/Q
                         net (fo=3, routed)           0.314    -0.137    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.148ns (33.753%)  route 0.290ns (66.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X50Y7          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.290    -0.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.291    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       48.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.629ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.580ns (46.298%)  route 0.673ns (53.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.673     0.184    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.124     0.308 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    48.453    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    49.055    
                         clock uncertainty           -0.150    48.906    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.031    48.937    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.937    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                 48.629    

Slack (MET) :             48.729ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.712ns (59.525%)  route 0.484ns (40.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.484    -0.041    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.293     0.252 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.252    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    48.453    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    49.055    
                         clock uncertainty           -0.150    48.906    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.075    48.981    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.981    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                 48.729    

Slack (MET) :             48.778ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.644%)  route 0.522ns (47.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.522     0.033    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.124     0.157 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.157    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    48.453    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    49.055    
                         clock uncertainty           -0.150    48.906    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.029    48.935    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.935    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                 48.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.185    -0.292    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.045    -0.247 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.091    -0.377    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.632%)  route 0.176ns (43.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.176    -0.313    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.102    -0.211 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.107    -0.361    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.237    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.045    -0.195 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.092    -0.376    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       44.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.716ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.456ns (11.072%)  route 3.662ns (88.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.662     3.159    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                 44.716    

Slack (MET) :             44.798ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.456ns (11.313%)  route 3.575ns (88.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.557    -0.955    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  fb_a_dat_in_reg[0]/Q
                         net (fo=3, routed)           3.575     3.076    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 44.798    

Slack (MET) :             45.003ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.456ns (11.906%)  route 3.374ns (88.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.553    -0.959    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.374     2.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                 45.003    

Slack (MET) :             45.040ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.456ns (11.542%)  route 3.495ns (88.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.565    -0.947    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           3.495     3.004    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    48.044    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.044    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 45.040    

Slack (MET) :             45.085ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.580ns (14.386%)  route 3.452ns (85.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.563    -0.949    clk_cpu
    SLICE_X45Y12         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           2.387     1.895    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.124     2.019 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.064     3.083    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.168    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.168    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                 45.085    

Slack (MET) :             45.165ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.456ns (12.426%)  route 3.214ns (87.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.551    -0.961    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           3.214     2.709    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 45.165    

Slack (MET) :             45.199ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.548%)  route 3.178ns (87.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.178     2.675    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                 45.199    

Slack (MET) :             45.235ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.456ns (12.709%)  route 3.132ns (87.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           3.132     2.639    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[7]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                 45.235    

Slack (MET) :             45.258ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.456ns (12.755%)  route 3.119ns (87.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.553    -0.959    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.119     2.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                 45.258    

Slack (MET) :             45.290ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.456ns (12.854%)  route 3.091ns (87.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.549    -0.963    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.091     2.585    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                 45.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.347%)  route 0.611ns (76.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.559    -0.622    clk_cpu
    SLICE_X47Y16         FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  fb_a_en_reg/Q
                         net (fo=6, routed)           0.611     0.129    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ena
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.045     0.174 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.174    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.092     0.077    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.819     0.341    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.285     0.029    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.680%)  route 0.819ns (85.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.819     0.341    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.625%)  route 0.823ns (85.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.823     0.345    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.207    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.366%)  route 0.840ns (85.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.840     0.362    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.285     0.029    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.374%)  route 0.840ns (85.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.840     0.362    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.207    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.141ns (14.231%)  route 0.850ns (85.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[0]/Q
                         net (fo=3, routed)           0.850     0.371    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.285     0.029    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.141ns (12.439%)  route 0.993ns (87.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           0.993     0.514    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.320    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.633%)  route 0.893ns (86.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.893     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.285     0.029    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.141ns (12.214%)  route 1.013ns (87.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.553    -0.628    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           1.013     0.526    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.320    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       44.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.725ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.456ns (11.072%)  route 3.662ns (88.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.662     3.159    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                 44.725    

Slack (MET) :             44.808ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.456ns (11.313%)  route 3.575ns (88.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.557    -0.955    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  fb_a_dat_in_reg[0]/Q
                         net (fo=3, routed)           3.575     3.076    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 44.808    

Slack (MET) :             45.012ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.456ns (11.906%)  route 3.374ns (88.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.553    -0.959    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.374     2.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                 45.012    

Slack (MET) :             45.050ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.456ns (11.542%)  route 3.495ns (88.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.565    -0.947    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           3.495     3.004    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    48.054    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.054    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 45.050    

Slack (MET) :             45.095ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.580ns (14.386%)  route 3.452ns (85.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.563    -0.949    clk_cpu
    SLICE_X45Y12         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           2.387     1.895    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.124     2.019 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.064     3.083    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.178    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                 45.095    

Slack (MET) :             45.175ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.456ns (12.426%)  route 3.214ns (87.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.551    -0.961    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           3.214     2.709    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 45.175    

Slack (MET) :             45.208ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.548%)  route 3.178ns (87.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.178     2.675    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.883    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                 45.208    

Slack (MET) :             45.245ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.456ns (12.709%)  route 3.132ns (87.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.563    -0.949    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           3.132     2.639    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[7]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                 45.245    

Slack (MET) :             45.267ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.456ns (12.755%)  route 3.119ns (87.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.553    -0.959    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.119     2.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                 45.267    

Slack (MET) :             45.299ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.456ns (12.854%)  route 3.091ns (87.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.549    -0.963    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.091     2.585    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                 45.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.347%)  route 0.611ns (76.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.559    -0.622    clk_cpu
    SLICE_X47Y16         FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  fb_a_en_reg/Q
                         net (fo=6, routed)           0.611     0.129    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ena
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.045     0.174 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.174    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.092     0.067    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.819     0.341    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.019    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.202    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.680%)  route 0.819ns (85.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.819     0.341    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.625%)  route 0.823ns (85.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.823     0.345    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.366%)  route 0.840ns (85.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.840     0.362    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.019    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.202    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.374%)  route 0.840ns (85.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.840     0.362    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.141ns (14.231%)  route 0.850ns (85.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y10         FDRE                                         r  fb_a_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[0]/Q
                         net (fo=3, routed)           0.850     0.371    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.019    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.202    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.141ns (12.439%)  route 0.993ns (87.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           0.993     0.514    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.310    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.633%)  route 0.893ns (86.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    clk_cpu
    SLICE_X45Y11         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.893     0.415    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.019    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.202    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.141ns (12.214%)  route 1.013ns (87.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.553    -0.628    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           1.013     0.526    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.310    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.000ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 3.094ns (33.294%)  route 6.199ns (66.706%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.867     3.394    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[1]
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.518    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_n_0
    SLICE_X48Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     3.735 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           2.412     6.148    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.447 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.920     8.367    ram0/douta[1]
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.125    15.471    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.105    15.366    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  7.000    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 3.218ns (34.453%)  route 6.122ns (65.547%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.867     3.394    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[1]
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.518 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.518    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_n_0
    SLICE_X48Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     3.735 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           2.412     6.148    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.447 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.843     8.290    ram0/douta[1]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.414 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     8.414    ram0/tmp[9]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.592    
                         clock uncertainty           -0.125    15.467    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.031    15.498    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.498    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 3.245ns (34.886%)  route 6.057ns (65.114%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.816     3.344    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.468 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.468    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     3.713 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.282     5.995    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.298     6.293 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.959     8.251    ram0/douta[7]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.375 r  ram0/tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     8.375    ram0/tmp[15]_i_1_n_0
    SLICE_X45Y17         FDRE                                         r  ram0/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X45Y17         FDRE                                         r  ram0/tmp_reg[15]/C
                         clock pessimism              0.484    15.595    
                         clock uncertainty           -0.125    15.470    
    SLICE_X45Y17         FDRE (Setup_fdre_C_D)        0.031    15.501    ram0/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         15.501    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 3.218ns (34.917%)  route 5.998ns (65.083%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.969     3.497    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.621 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.621    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_n_0
    SLICE_X49Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     3.838 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.319     6.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.456 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.710     8.166    ram0/douta[3]
    SLICE_X52Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.290 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     8.290    ram0/tmp[11]_i_1_n_0
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.125    15.471    
    SLICE_X52Y20         FDRE (Setup_fdre_C_D)        0.081    15.552    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.552    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 3.094ns (34.294%)  route 5.928ns (65.706%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.969     3.497    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.621 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.621    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_n_0
    SLICE_X49Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     3.838 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.319     6.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.456 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.639     8.095    ram0/douta[3]
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.125    15.471    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.101    15.370    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 3.218ns (35.663%)  route 5.805ns (64.337%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.593    -0.918    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.536 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.602     3.137    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.261 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.261    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10_n_0
    SLICE_X49Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     3.478 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.359     5.837    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.136 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           1.845     7.981    ram0/douta[2]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.105 r  ram0/tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     8.105    ram0/tmp[10]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[10]/C
                         clock pessimism              0.484    15.592    
                         clock uncertainty           -0.125    15.467    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.031    15.498    ram0/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         15.498    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.121ns (35.371%)  route 5.703ns (64.629%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.113 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.816     3.344    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.468 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.468    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     3.713 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.282     5.995    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.298     6.293 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.605     7.897    ram0/douta[7]
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.441    15.113    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[7]/C
                         clock pessimism              0.484    15.596    
                         clock uncertainty           -0.125    15.471    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.105    15.366    ram0/dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 3.218ns (36.614%)  route 5.571ns (63.386%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.117     3.645    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[0]
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.769 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.769    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_n_0
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     3.986 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           2.229     6.215    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.514 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.224     7.739    ram0/douta[0]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.863 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     7.863    ram0/tmp[8]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.484    15.592    
                         clock uncertainty           -0.125    15.467    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.029    15.496    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 3.094ns (36.018%)  route 5.496ns (63.982%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.117     3.645    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[0]
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.769 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.769    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_n_0
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     3.986 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           2.229     6.215    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     6.514 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           1.149     7.664    ram0/douta[0]
    SLICE_X48Y17         FDRE                                         r  ram0/dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X48Y17         FDRE                                         r  ram0/dat_r_reg[0]/C
                         clock pessimism              0.484    15.598    
                         clock uncertainty           -0.125    15.473    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)       -0.067    15.406    ram0/dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.406    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  7.743    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 3.094ns (36.317%)  route 5.425ns (63.683%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.585    -0.926    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.528 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.819     3.347    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.471 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.471    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     3.688 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.976     5.664    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299     5.963 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.630     7.593    ram0/douta[5]
    SLICE_X49Y19         FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X49Y19         FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.595    
                         clock uncertainty           -0.125    15.470    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)       -0.105    15.365    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  7.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.901%)  route 0.331ns (70.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.561    -0.620    ram0/CLK
    SLICE_X57Y18         FDRE                                         r  ram0/ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  ram0/ram_addr_reg[7]/Q
                         net (fo=32, routed)          0.331    -0.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
                         clock uncertainty            0.125    -0.421    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.238    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.503%)  route 0.321ns (69.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.588    -0.593    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  ram0/ram_addr_reg[8]/Q
                         net (fo=32, routed)          0.321    -0.131    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.870    -0.819    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.545    
                         clock uncertainty            0.125    -0.420    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.237    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.349%)  route 0.324ns (69.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.588    -0.593    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  ram0/ram_addr_reg[4]/Q
                         net (fo=32, routed)          0.324    -0.129    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.870    -0.819    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.545    
                         clock uncertainty            0.125    -0.420    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.237    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.149    -0.311    ram0/tmp_reg_n_0_[13]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.045    -0.266 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    ram0/tmp[13]_i_1_n_0
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X52Y20         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.125    -0.499    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.121    -0.378    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X51Y18         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.323    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X51Y18         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X51Y18         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.125    -0.497    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.061    -0.436    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.915%)  route 0.330ns (70.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.586    -0.595    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  ram0/ram_addr_reg[10]/Q
                         net (fo=32, routed)          0.330    -0.124    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.864    -0.825    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.125    -0.426    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.243    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.473%)  route 0.176ns (55.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.555    -0.626    ram0/CLK
    SLICE_X44Y20         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.176    -0.309    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X44Y20         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.823    -0.867    ram0/CLK
    SLICE_X44Y20         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.240    -0.626    
                         clock uncertainty            0.125    -0.501    
    SLICE_X44Y20         FDRE (Hold_fdre_C_D)         0.061    -0.440    ram0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.262%)  route 0.358ns (71.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.586    -0.595    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  ram0/ram_addr_reg[11]/Q
                         net (fo=32, routed)          0.358    -0.096    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.864    -0.825    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.125    -0.426    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.243    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.185    -0.300    ram0/tmp_reg_n_0_[8]
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.255 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    ram0/tmp[8]_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.125    -0.500    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.091    -0.409    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.813%)  route 0.210ns (56.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X52Y21         FDRE                                         r  ram0/tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/tmp_reg[14]/Q
                         net (fo=2, routed)           0.210    -0.251    ram0/tmp_reg_n_0_[14]
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.125    -0.466    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.059    -0.407    ram0/dat_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       11.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.811ns (36.629%)  route 3.133ns (63.371%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 15.182 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.164 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           1.525     3.690    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X59Y17         LUT4 (Prop_lut4_I2_O)        0.303     3.993 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.993    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.510    15.182    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398    15.580    
                         clock uncertainty           -0.285    15.295    
    SLICE_X59Y17         FDRE (Setup_fdre_C_D)        0.031    15.326    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                 11.333    

Slack (MET) :             11.591ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.021ns (43.189%)  route 2.658ns (56.811%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 15.175 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.058    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.371 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           1.051     3.422    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.306     3.728 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.728    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.503    15.175    ram0/CLK
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.573    
                         clock uncertainty           -0.285    15.288    
    SLICE_X59Y23         FDRE (Setup_fdre_C_D)        0.031    15.319    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                 11.591    

Slack (MET) :             11.615ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 2.039ns (43.762%)  route 2.620ns (56.238%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.058    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.392 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           1.013     3.405    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.303     3.708 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.708    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.285    15.292    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.031    15.323    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 11.615    

Slack (MET) :             11.657ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.907ns (41.913%)  route 2.643ns (58.087%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 15.114 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.257 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           1.035     3.292    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.306     3.598 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.598    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.442    15.114    ram0/CLK
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.512    
                         clock uncertainty           -0.285    15.227    
    SLICE_X57Y19         FDRE (Setup_fdre_C_D)        0.029    15.256    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                 11.657    

Slack (MET) :             11.732ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 1.695ns (37.290%)  route 2.850ns (62.710%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 15.182 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.052 r  ram0/ram_addr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           1.243     3.295    ram0/ram_addr_reg[8]_i_2_n_7
    SLICE_X59Y17         LUT4 (Prop_lut4_I2_O)        0.299     3.594 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.594    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.510    15.182    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.398    15.580    
                         clock uncertainty           -0.285    15.295    
    SLICE_X59Y17         FDRE (Setup_fdre_C_D)        0.031    15.326    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                 11.732    

Slack (MET) :             11.792ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.943ns (43.389%)  route 2.535ns (56.611%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 15.175 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.058    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.297 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.927     3.225    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.302     3.527 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     3.527    ram0/ram_addr[15]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.503    15.175    ram0/CLK
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.573    
                         clock uncertainty           -0.285    15.288    
    SLICE_X59Y23         FDRE (Setup_fdre_C_D)        0.031    15.319    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                 11.792    

Slack (MET) :             11.802ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.809ns (40.452%)  route 2.663ns (59.548%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.166 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           1.055     3.221    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.299     3.520 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.520    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.285    15.292    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.031    15.323    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                 11.802    

Slack (MET) :             11.870ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.715ns (39.533%)  route 2.623ns (60.467%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.069 r  ram0/ram_addr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.015     3.085    ram0/ram_addr_reg[8]_i_2_n_5
    SLICE_X57Y18         LUT4 (Prop_lut4_I2_O)        0.302     3.387 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.387    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X57Y18         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X57Y18         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.285    15.228    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.029    15.257    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 11.870    

Slack (MET) :             11.944ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.925ns (44.453%)  route 2.405ns (55.547%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.278 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.798     3.076    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.303     3.379 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.379    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.285    15.292    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.031    15.323    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                 11.944    

Slack (MET) :             12.042ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.829ns (43.236%)  route 2.401ns (56.764%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.183 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.794     2.977    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.302     3.279 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.279    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.285    15.292    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.029    15.321    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                 12.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.567%)  route 0.571ns (75.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.587    -0.594    clk_cpu
    SLICE_X61Y18         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.571     0.118    ram0/addr[8]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.163 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.163    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.856    -0.834    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.285     0.007    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.092     0.099    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.713%)  route 0.633ns (77.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.587    -0.594    clk_cpu
    SLICE_X61Y18         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           0.633     0.180    ram0/addr[5]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.225 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.225    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.856    -0.834    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.285     0.007    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.092     0.099    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 flags1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.269%)  route 0.652ns (75.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.553    -0.628    clk_cpu
    SLICE_X42Y27         FDRE                                         r  flags1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  flags1_reg[2]/Q
                         net (fo=2, routed)           0.652     0.188    ram0/flags1_reg[15][2]
    SLICE_X42Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.233 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.233    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.818    -0.872    ram0/CLK
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.285    -0.031    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.121     0.090    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.126%)  route 0.657ns (75.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.559    -0.622    clk_cpu
    SLICE_X56Y20         FDRE                                         r  ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  ram_addr_reg[4]/Q
                         net (fo=2, routed)           0.657     0.199    ram0/addr[4]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.244 r  ram0/ram_addr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.244    ram0/ram_addr[4]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.856    -0.834    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[4]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.285     0.007    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.091     0.098    ram0/ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.388%)  route 0.645ns (77.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.584    -0.597    clk_cpu
    SLICE_X58Y21         FDRE                                         r  ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  ram_addr_reg[12]/Q
                         net (fo=2, routed)           0.645     0.188    ram0/addr[12]
    SLICE_X57Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.233 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.233    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.863    ram0/CLK
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.285    -0.022    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.091     0.069    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.207%)  route 0.691ns (78.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.584    -0.597    clk_cpu
    SLICE_X58Y21         FDRE                                         r  ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  ram_addr_reg[14]/Q
                         net (fo=2, routed)           0.691     0.235    ram0/addr[14]
    SLICE_X61Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.280 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.280    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.853    -0.837    ram0/CLK
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.285     0.004    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.092     0.096    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.145%)  route 0.694ns (78.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.558    -0.623    clk_cpu
    SLICE_X55Y19         FDRE                                         r  ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[3]/Q
                         net (fo=2, routed)           0.694     0.211    ram0/addr[3]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.256 r  ram0/ram_addr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.256    ram0/ram_addr[3]_i_1__0_n_0
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.829    -0.861    ram0/CLK
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.285    -0.020    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.092     0.072    ram0/ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.360ns (41.153%)  route 0.515ns (58.847%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.584    -0.597    clk_cpu
    SLICE_X58Y21         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  ram_addr_reg[15]/Q
                         net (fo=2, routed)           0.185    -0.271    ram0/addr[15]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.329     0.169    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.108     0.277 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     0.277    ram0/ram_addr[15]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.849    -0.841    ram0/CLK
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.286    
                         clock uncertainty            0.285    -0.000    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.092     0.092    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.209ns (23.655%)  route 0.675ns (76.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.561    -0.620    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  ram_addr_reg[2]/Q
                         net (fo=2, routed)           0.675     0.218    ram0/addr[2]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.263 r  ram0/ram_addr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.263    ram0/ram_addr[2]_i_1__0_n_0
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.829    -0.861    ram0/CLK
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.285    -0.020    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.092     0.072    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.209ns (22.870%)  route 0.705ns (77.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.553    -0.628    clk_cpu
    SLICE_X42Y27         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.705     0.240    ram0/flags1_reg[15][0]
    SLICE_X42Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.285 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.285    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.818    -0.872    ram0/CLK
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.285    -0.031    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.121     0.090    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       11.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.343ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.811ns (36.629%)  route 3.133ns (63.371%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 15.182 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.164 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           1.525     3.690    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X59Y17         LUT4 (Prop_lut4_I2_O)        0.303     3.993 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.993    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.510    15.182    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398    15.580    
                         clock uncertainty           -0.276    15.304    
    SLICE_X59Y17         FDRE (Setup_fdre_C_D)        0.031    15.335    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                 11.343    

Slack (MET) :             11.600ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.021ns (43.189%)  route 2.658ns (56.811%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 15.175 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.058    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.371 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           1.051     3.422    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.306     3.728 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.728    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.503    15.175    ram0/CLK
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.573    
                         clock uncertainty           -0.276    15.297    
    SLICE_X59Y23         FDRE (Setup_fdre_C_D)        0.031    15.328    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                 11.600    

Slack (MET) :             11.624ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 2.039ns (43.762%)  route 2.620ns (56.238%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.058    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.392 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           1.013     3.405    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.303     3.708 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.708    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.276    15.301    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.031    15.332    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 11.624    

Slack (MET) :             11.667ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.907ns (41.913%)  route 2.643ns (58.087%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 15.114 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.257 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           1.035     3.292    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.306     3.598 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.598    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.442    15.114    ram0/CLK
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.512    
                         clock uncertainty           -0.276    15.236    
    SLICE_X57Y19         FDRE (Setup_fdre_C_D)        0.029    15.265    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                 11.667    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 1.695ns (37.290%)  route 2.850ns (62.710%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 15.182 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.052 r  ram0/ram_addr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           1.243     3.295    ram0/ram_addr_reg[8]_i_2_n_7
    SLICE_X59Y17         LUT4 (Prop_lut4_I2_O)        0.299     3.594 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.594    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.510    15.182    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.398    15.580    
                         clock uncertainty           -0.276    15.304    
    SLICE_X59Y17         FDRE (Setup_fdre_C_D)        0.031    15.335    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.802ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.943ns (43.389%)  route 2.535ns (56.611%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 15.175 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.058    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.297 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.927     3.225    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.302     3.527 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     3.527    ram0/ram_addr[15]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.503    15.175    ram0/CLK
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.573    
                         clock uncertainty           -0.276    15.297    
    SLICE_X59Y23         FDRE (Setup_fdre_C_D)        0.031    15.328    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                 11.802    

Slack (MET) :             11.812ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.809ns (40.452%)  route 2.663ns (59.548%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.166 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           1.055     3.221    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.299     3.520 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.520    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.276    15.301    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.031    15.332    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                 11.812    

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.715ns (39.533%)  route 2.623ns (60.467%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.115 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.069 r  ram0/ram_addr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.015     3.085    ram0/ram_addr_reg[8]_i_2_n_5
    SLICE_X57Y18         LUT4 (Prop_lut4_I2_O)        0.302     3.387 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.387    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X57Y18         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.443    15.115    ram0/CLK
    SLICE_X57Y18         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.398    15.513    
                         clock uncertainty           -0.276    15.237    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.029    15.266    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 11.880    

Slack (MET) :             11.953ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.925ns (44.453%)  route 2.405ns (55.547%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.278 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.798     3.076    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.303     3.379 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.379    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.276    15.301    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.031    15.332    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                 11.953    

Slack (MET) :             12.051ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.829ns (43.236%)  route 2.401ns (56.764%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 15.179 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.560    -0.952    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.608     1.174    ram0/addr[1]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.830 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.830    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.944 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.944    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.183 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.794     2.977    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.302     3.279 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.279    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.507    15.179    ram0/CLK
    SLICE_X61Y19         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.577    
                         clock uncertainty           -0.276    15.301    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.029    15.330    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                 12.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.567%)  route 0.571ns (75.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.587    -0.594    clk_cpu
    SLICE_X61Y18         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.571     0.118    ram0/addr[8]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.163 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.163    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.856    -0.834    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.276    -0.003    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.092     0.089    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.713%)  route 0.633ns (77.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.587    -0.594    clk_cpu
    SLICE_X61Y18         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           0.633     0.180    ram0/addr[5]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.225 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.225    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.856    -0.834    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.276    -0.003    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.092     0.089    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 flags1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.269%)  route 0.652ns (75.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.553    -0.628    clk_cpu
    SLICE_X42Y27         FDRE                                         r  flags1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  flags1_reg[2]/Q
                         net (fo=2, routed)           0.652     0.188    ram0/flags1_reg[15][2]
    SLICE_X42Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.233 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.233    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.818    -0.872    ram0/CLK
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.276    -0.041    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.121     0.080    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.126%)  route 0.657ns (75.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.559    -0.622    clk_cpu
    SLICE_X56Y20         FDRE                                         r  ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  ram_addr_reg[4]/Q
                         net (fo=2, routed)           0.657     0.199    ram0/addr[4]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.244 r  ram0/ram_addr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.244    ram0/ram_addr[4]_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.856    -0.834    ram0/CLK
    SLICE_X59Y17         FDRE                                         r  ram0/ram_addr_reg[4]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.276    -0.003    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.091     0.088    ram0/ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.388%)  route 0.645ns (77.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.584    -0.597    clk_cpu
    SLICE_X58Y21         FDRE                                         r  ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  ram_addr_reg[12]/Q
                         net (fo=2, routed)           0.645     0.188    ram0/addr[12]
    SLICE_X57Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.233 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.233    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.827    -0.863    ram0/CLK
    SLICE_X57Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.276    -0.032    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.091     0.059    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.207%)  route 0.691ns (78.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.584    -0.597    clk_cpu
    SLICE_X58Y21         FDRE                                         r  ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  ram_addr_reg[14]/Q
                         net (fo=2, routed)           0.691     0.235    ram0/addr[14]
    SLICE_X61Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.280 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.280    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.853    -0.837    ram0/CLK
    SLICE_X61Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.276    -0.006    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.092     0.086    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.145%)  route 0.694ns (78.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.558    -0.623    clk_cpu
    SLICE_X55Y19         FDRE                                         r  ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[3]/Q
                         net (fo=2, routed)           0.694     0.211    ram0/addr[3]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.256 r  ram0/ram_addr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.256    ram0/ram_addr[3]_i_1__0_n_0
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.829    -0.861    ram0/CLK
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.092     0.062    ram0/ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.360ns (41.153%)  route 0.515ns (58.847%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.584    -0.597    clk_cpu
    SLICE_X58Y21         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  ram_addr_reg[15]/Q
                         net (fo=2, routed)           0.185    -0.271    ram0/addr[15]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.329     0.169    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.108     0.277 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     0.277    ram0/ram_addr[15]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.849    -0.841    ram0/CLK
    SLICE_X59Y23         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.286    
                         clock uncertainty            0.276    -0.010    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.092     0.082    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.209ns (23.655%)  route 0.675ns (76.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.561    -0.620    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  ram_addr_reg[2]/Q
                         net (fo=2, routed)           0.675     0.218    ram0/addr[2]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.263 r  ram0/ram_addr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.263    ram0/ram_addr[2]_i_1__0_n_0
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.829    -0.861    ram0/CLK
    SLICE_X57Y17         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.092     0.062    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.209ns (22.870%)  route 0.705ns (77.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.553    -0.628    clk_cpu
    SLICE_X42Y27         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.705     0.240    ram0/flags1_reg[15][0]
    SLICE_X42Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.285 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.285    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.818    -0.872    ram0/CLK
    SLICE_X42Y26         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.276    -0.041    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.121     0.080    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       42.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.695ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.801ns  (logic 2.826ns (41.553%)  route 3.975ns (58.447%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           1.426    52.981    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124    53.105 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.123    54.227    douta[2]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.124    54.351 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           1.426    55.778    keyboard0/state_reg[1]_12
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    55.902 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    55.902    keyboard0_n_4
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.276    98.564    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.032    98.596    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.596    
                         arrival time                         -55.902    
  -------------------------------------------------------------------
                         slack                                 42.695    

Slack (MET) :             43.061ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.430ns  (logic 3.022ns (47.000%)  route 3.408ns (53.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.140    52.695    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.819 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.836    53.655    douta[5]
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.116    53.771 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           1.431    55.203    keyboard0/state_reg[1]_8
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.328    55.531 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.531    keyboard0_n_1
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.276    98.562    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)        0.029    98.591    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.591    
                         arrival time                         -55.531    
  -------------------------------------------------------------------
                         slack                                 43.061    

Slack (MET) :             43.101ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.390ns  (logic 2.826ns (44.225%)  route 3.564ns (55.775%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=1, routed)           1.119    52.674    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124    52.798 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.992    53.789    douta[6]
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.124    53.913 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           1.454    55.367    keyboard0/state_reg[1]_11
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.124    55.491 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    55.491    keyboard0_n_0
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.839    
                         clock uncertainty           -0.276    98.563    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -55.491    
  -------------------------------------------------------------------
                         slack                                 43.101    

Slack (MET) :             43.251ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.248ns  (logic 2.826ns (45.231%)  route 3.422ns (54.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215    52.769    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    52.893 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.041    53.934    douta[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124    54.058 r  fb_a_dat_in[0]_i_5/O
                         net (fo=1, routed)           1.166    55.224    keyboard0/state_reg[2]_2
    SLICE_X51Y28         LUT6 (Prop_lut6_I5_O)        0.124    55.348 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    55.348    keyboard0_n_6
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.440    98.445    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.276    98.567    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.031    98.598    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.598    
                         arrival time                         -55.348    
  -------------------------------------------------------------------
                         slack                                 43.251    

Slack (MET) :             43.285ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.208ns  (logic 2.826ns (45.524%)  route 3.382ns (54.476%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.262    52.817    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.941 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.729    53.670    douta[3]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.124    53.794 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           1.391    55.185    keyboard0/state_reg[1]_9
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124    55.309 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    55.309    keyboard0_n_3
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.276    98.562    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)        0.031    98.593    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                         -55.309    
  -------------------------------------------------------------------
                         slack                                 43.285    

Slack (MET) :             43.400ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.088ns  (logic 2.826ns (46.418%)  route 3.262ns (53.582%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.350    52.905    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.029 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.143    54.172    douta[1]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.124    54.296 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.769    55.065    keyboard0/state_reg[1]_1
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124    55.189 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    55.189    keyboard0_n_5
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.433    98.438    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.276    98.560    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.029    98.589    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -55.189    
  -------------------------------------------------------------------
                         slack                                 43.400    

Slack (MET) :             43.454ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.041ns  (logic 2.826ns (46.783%)  route 3.215ns (53.217%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.405    52.960    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124    53.084 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.584    53.667    douta[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I0_O)        0.124    53.791 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           1.226    55.018    keyboard0/state_reg[1]_7
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124    55.142 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.142    keyboard0_n_2
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.276    98.564    
    SLICE_X53Y26         FDRE (Setup_fdre_C_D)        0.031    98.595    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -55.142    
  -------------------------------------------------------------------
                         slack                                 43.454    

Slack (MET) :             44.455ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.045ns  (logic 2.702ns (53.555%)  route 2.343ns (46.445%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           1.178    52.733    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.857 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.166    54.022    douta[7]
    SLICE_X49Y15         LUT6 (Prop_lut6_I0_O)        0.124    54.146 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.146    fb_a_dat_in[7]_i_2_n_0
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.445    98.450    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.276    98.572    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.029    98.601    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                         -54.146    
  -------------------------------------------------------------------
                         slack                                 44.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.272ns (26.592%)  route 0.751ns (73.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.319    -0.170    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.099    -0.071 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.432     0.360    douta[7]
    SLICE_X49Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.405 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.405    fb_a_dat_in[7]_i_2_n_0
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.830    -0.860    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091     0.062    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.276ns (24.102%)  route 0.869ns (75.898%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.304    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.232    -0.027    douta[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I0_O)        0.045     0.018 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.465     0.483    keyboard0/state_reg[1]_7
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.528 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.528    keyboard0_n_2
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.822    -0.868    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.092     0.055    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.276ns (20.183%)  route 1.091ns (79.817%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.322    -0.154    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.109 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.479     0.370    douta[1]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.045     0.415 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.290     0.705    keyboard0/state_reg[1]_1
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.750 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.750    keyboard0_n_5
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.819    -0.871    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.276    -0.040    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.091     0.051    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.317ns (21.889%)  route 1.131ns (78.111%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.167    -0.322    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.099    -0.223 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.452     0.229    douta[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.274 r  fb_a_dat_in[0]_i_5/O
                         net (fo=1, routed)           0.512     0.786    keyboard0/state_reg[2]_2
    SLICE_X51Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.831 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.831    keyboard0_n_6
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.825    -0.865    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X51Y28         FDRE (Hold_fdre_C_D)         0.092     0.058    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.276ns (19.033%)  route 1.174ns (80.967%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.284    -0.193    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.148 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.338     0.190    douta[3]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.045     0.235 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           0.553     0.788    keyboard0/state_reg[1]_9
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.833 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.833    keyboard0_n_3
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.821    -0.869    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.276    -0.038    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.092     0.054    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.276ns (18.538%)  route 1.213ns (81.462%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.173    -0.303    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.045    -0.258 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.419     0.161    douta[6]
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.045     0.206 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           0.621     0.826    keyboard0/state_reg[1]_11
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.871 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.871    keyboard0_n_0
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.821    -0.869    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.276    -0.038    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.091     0.053    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.317ns (20.539%)  route 1.226ns (79.461%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.166    -0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.099    -0.224 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.468     0.244    douta[2]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.045     0.289 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.592     0.881    keyboard0/state_reg[1]_12
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.926 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.926    keyboard0_n_4
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.822    -0.868    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.092     0.055    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.386ns (22.369%)  route 1.340ns (77.631%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.323    -0.167    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.099    -0.068 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.355     0.288    douta[5]
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.048     0.336 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.661     0.997    keyboard0/state_reg[1]_8
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.111     1.108 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     1.108    keyboard0_n_1
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.821    -0.869    clk_cpu
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.276    -0.038    
    SLICE_X51Y25         FDRE (Hold_fdre_C_D)         0.091     0.053    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  1.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            5  Failing Endpoints,  Worst Slack       -1.049ns,  Total Violation       -2.773ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.049ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        17.260ns  (logic 8.510ns (49.304%)  route 8.750ns (50.696%))
  Logic Levels:           29  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.738    95.536    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.313    95.849 f  fb_a_dat_in[6]_i_94/O
                         net (fo=2, routed)           0.439    96.288    fb_a_dat_in[6]_i_94_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    96.412 f  fb_a_dat_in[5]_i_108/O
                         net (fo=2, routed)           0.416    96.828    ram0/cursor_reg[0]_rep__0_13
    SLICE_X49Y26         LUT6 (Prop_lut6_I0_O)        0.124    96.952 r  ram0/fb_a_dat_in[4]_i_47/O
                         net (fo=1, routed)           0.423    97.375    ram0/fb_a_dat_in[4]_i_47_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I3_O)        0.124    97.499 r  ram0/fb_a_dat_in[4]_i_39/O
                         net (fo=1, routed)           0.396    97.895    ram0/fb_a_dat_in[4]_i_39_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.124    98.019 r  ram0/fb_a_dat_in[4]_i_31/O
                         net (fo=1, routed)           0.294    98.314    ram0/fb_a_dat_in[4]_i_31_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    98.438 r  ram0/fb_a_dat_in[4]_i_20/O
                         net (fo=1, routed)           0.263    98.701    ram0/fb_a_dat_in[4]_i_20_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.124    98.825 r  ram0/fb_a_dat_in[4]_i_12/O
                         net (fo=1, routed)           0.287    99.112    ram0/fb_a_dat_in[4]_i_12_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124    99.236 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.284    99.520    keyboard0/cursor_reg[4]_rep__0_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.124    99.644 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    99.644    keyboard0_n_2
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.276    98.564    
    SLICE_X53Y26         FDRE (Setup_fdre_C_D)        0.031    98.595    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -99.644    
  -------------------------------------------------------------------
                         slack                                 -1.049    

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        17.015ns  (logic 8.634ns (50.743%)  route 8.381ns (49.257%))
  Logic Levels:           30  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.596    95.394    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I0_O)        0.313    95.707 r  fb_a_dat_in[0]_i_112/O
                         net (fo=1, routed)           0.434    96.141    fb_a_dat_in[0]_i_112_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124    96.265 r  fb_a_dat_in[0]_i_103/O
                         net (fo=1, routed)           0.154    96.419    ram0/cursor_reg[0]_rep__0_16
    SLICE_X49Y25         LUT5 (Prop_lut5_I1_O)        0.124    96.543 r  ram0/fb_a_dat_in[0]_i_87/O
                         net (fo=1, routed)           0.405    96.948    ram0/fb_a_dat_in[0]_i_87_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I3_O)        0.124    97.072 r  ram0/fb_a_dat_in[0]_i_75/O
                         net (fo=1, routed)           0.263    97.335    ram0/fb_a_dat_in[0]_i_75_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    97.459 r  ram0/fb_a_dat_in[0]_i_58/O
                         net (fo=1, routed)           0.151    97.610    ram0/fb_a_dat_in[0]_i_58_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I4_O)        0.124    97.734 r  ram0/fb_a_dat_in[0]_i_41/O
                         net (fo=1, routed)           0.420    98.154    ram0/fb_a_dat_in[0]_i_41_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.278 f  ram0/fb_a_dat_in[0]_i_23/O
                         net (fo=1, routed)           0.159    98.436    ram0/fb_a_dat_in[0]_i_23_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I2_O)        0.124    98.560 f  ram0/fb_a_dat_in[0]_i_10/O
                         net (fo=1, routed)           0.161    98.722    ram0/fb_a_dat_in[0]_i_10_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.846 f  ram0/fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.429    99.275    keyboard0/flags1_reg[8]
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    99.399 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    99.399    keyboard0_n_6
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.440    98.445    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.276    98.567    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.031    98.598    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.598    
                         arrival time                         -99.399    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.441ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.648ns  (logic 8.510ns (51.116%)  route 8.138ns (48.884%))
  Logic Levels:           29  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.738    95.536    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.313    95.849 f  fb_a_dat_in[6]_i_94/O
                         net (fo=2, routed)           0.439    96.288    fb_a_dat_in[6]_i_94_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    96.412 f  fb_a_dat_in[5]_i_108/O
                         net (fo=2, routed)           0.361    96.773    ram0/cursor_reg[0]_rep__0_13
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124    96.897 f  ram0/fb_a_dat_in[5]_i_90/O
                         net (fo=1, routed)           0.309    97.206    ram0/fb_a_dat_in[5]_i_90_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    97.330 r  ram0/fb_a_dat_in[5]_i_61/O
                         net (fo=1, routed)           0.171    97.501    ram0/fb_a_dat_in[5]_i_61_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124    97.625 r  ram0/fb_a_dat_in[5]_i_38/O
                         net (fo=1, routed)           0.340    97.965    ram0/fb_a_dat_in[5]_i_38_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I1_O)        0.124    98.089 r  ram0/fb_a_dat_in[5]_i_22/O
                         net (fo=1, routed)           0.154    98.243    ram0/fb_a_dat_in[5]_i_22_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.124    98.367 r  ram0/fb_a_dat_in[5]_i_8/O
                         net (fo=1, routed)           0.263    98.630    ram0/fb_a_dat_in[5]_i_8_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I1_O)        0.124    98.754 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.154    98.908    keyboard0/cursor_reg[4]_rep__0_1
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.124    99.032 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    99.032    keyboard0_n_1
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.276    98.562    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)        0.029    98.591    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.591    
                         arrival time                         -99.032    
  -------------------------------------------------------------------
                         slack                                 -0.441    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.546ns  (logic 8.386ns (50.683%)  route 8.160ns (49.317%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 f  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.738    95.536    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.313    95.849 r  fb_a_dat_in[6]_i_94/O
                         net (fo=2, routed)           0.327    96.176    ram0/dat_r_reg[11]_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.124    96.300 r  ram0/fb_a_dat_in[6]_i_82/O
                         net (fo=1, routed)           0.478    96.777    ram0/fb_a_dat_in[6]_i_82_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.124    96.901 r  ram0/fb_a_dat_in[6]_i_73/O
                         net (fo=1, routed)           0.487    97.388    ram0/fb_a_dat_in[6]_i_73_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124    97.512 r  ram0/fb_a_dat_in[6]_i_59/O
                         net (fo=1, routed)           0.302    97.814    ram0/fb_a_dat_in[6]_i_59_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    97.938 r  ram0/fb_a_dat_in[6]_i_35/O
                         net (fo=1, routed)           0.300    98.238    ram0/fb_a_dat_in[6]_i_35_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124    98.362 r  ram0/fb_a_dat_in[6]_i_12/O
                         net (fo=1, routed)           0.158    98.520    ram0/fb_a_dat_in[6]_i_12_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124    98.644 f  ram0/fb_a_dat_in[6]_i_3/O
                         net (fo=1, routed)           0.162    98.806    keyboard0/cursor_reg[4]_rep__0_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124    98.930 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    98.930    keyboard0_n_0
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.839    
                         clock uncertainty           -0.276    98.563    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -98.930    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.359ns  (logic 8.386ns (51.263%)  route 7.973ns (48.737%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 f  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.732    95.530    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.313    95.843 r  fb_a_dat_in[2]_i_102/O
                         net (fo=1, routed)           0.295    96.139    fb_a_dat_in[2]_i_102_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.124    96.263 r  fb_a_dat_in[2]_i_75/O
                         net (fo=1, routed)           0.426    96.689    fb_a_dat_in[2]_i_75_n_0
    SLICE_X53Y22         LUT4 (Prop_lut4_I3_O)        0.124    96.813 r  fb_a_dat_in[2]_i_53/O
                         net (fo=1, routed)           0.151    96.965    ram0/cursor_reg[0]_rep__0_6
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    97.089 r  ram0/fb_a_dat_in[2]_i_35/O
                         net (fo=1, routed)           0.422    97.511    ram0/fb_a_dat_in[2]_i_35_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.124    97.635 r  ram0/fb_a_dat_in[2]_i_21/O
                         net (fo=1, routed)           0.162    97.797    ram0/fb_a_dat_in[2]_i_21_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.124    97.921 r  ram0/fb_a_dat_in[2]_i_10/O
                         net (fo=1, routed)           0.171    98.091    ram0/fb_a_dat_in[2]_i_10_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124    98.215 f  ram0/fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.403    98.619    keyboard0/high_reg[2]
    SLICE_X53Y23         LUT6 (Prop_lut6_I3_O)        0.124    98.743 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    98.743    keyboard0_n_4
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.276    98.564    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.032    98.596    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.596    
                         arrival time                         -98.743    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.147ns  (logic 8.386ns (51.937%)  route 7.761ns (48.063%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.729    95.527    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I3_O)        0.313    95.840 r  fb_a_dat_in[3]_i_111/O
                         net (fo=1, routed)           0.171    96.011    fb_a_dat_in[3]_i_111_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I3_O)        0.124    96.135 r  fb_a_dat_in[3]_i_93/O
                         net (fo=1, routed)           0.296    96.431    ram0/cursor_reg[0]_rep__0_11
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.124    96.555 r  ram0/fb_a_dat_in[3]_i_67/O
                         net (fo=1, routed)           0.263    96.818    ram0/fb_a_dat_in[3]_i_67_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    96.942 r  ram0/fb_a_dat_in[3]_i_43/O
                         net (fo=1, routed)           0.151    97.094    ram0/fb_a_dat_in[3]_i_43_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.124    97.218 f  ram0/fb_a_dat_in[3]_i_25/O
                         net (fo=1, routed)           0.451    97.669    ram0/fb_a_dat_in[3]_i_25_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124    97.793 f  ram0/fb_a_dat_in[3]_i_10/O
                         net (fo=1, routed)           0.338    98.131    ram0/fb_a_dat_in[3]_i_10_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I2_O)        0.124    98.255 f  ram0/fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.151    98.406    keyboard0/cursor_reg[0]_rep_2
    SLICE_X53Y24         LUT6 (Prop_lut6_I1_O)        0.124    98.530 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.530    keyboard0_n_3
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.276    98.562    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)        0.031    98.593    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                         -98.530    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        16.043ns  (logic 8.386ns (52.272%)  route 7.657ns (47.728%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.618    95.416    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.313    95.729 r  fb_a_dat_in[1]_i_98/O
                         net (fo=1, routed)           0.514    96.243    fb_a_dat_in[1]_i_98_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    96.367 r  fb_a_dat_in[1]_i_75/O
                         net (fo=1, routed)           0.171    96.538    ram0/cursor_reg[0]_rep__0_12
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    96.662 r  ram0/fb_a_dat_in[1]_i_54/O
                         net (fo=1, routed)           0.282    96.944    ram0/fb_a_dat_in[1]_i_54_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124    97.068 r  ram0/fb_a_dat_in[1]_i_34/O
                         net (fo=1, routed)           0.292    97.360    ram0/fb_a_dat_in[1]_i_34_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    97.484 r  ram0/fb_a_dat_in[1]_i_18/O
                         net (fo=1, routed)           0.154    97.637    ram0/fb_a_dat_in[1]_i_18_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    97.761 r  ram0/fb_a_dat_in[1]_i_9/O
                         net (fo=1, routed)           0.263    98.024    ram0/fb_a_dat_in[1]_i_9_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    98.148 f  ram0/fb_a_dat_in[1]_i_3/O
                         net (fo=1, routed)           0.154    98.303    keyboard0/pc_reg[0]_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    98.427 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.427    keyboard0_n_5
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.433    98.438    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.276    98.560    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.029    98.589    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -98.427    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        9.579ns  (logic 0.828ns (8.644%)  route 8.751ns (91.356%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 82.378 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    82.378    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456    82.834 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          4.637    87.471    ram0/length_reg[16][14]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    87.595 r  ram0/pc[16]_i_5/O
                         net (fo=34, routed)          3.141    90.736    ram0/pc[16]_i_5_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    90.860 r  ram0/ram_addr[1]_i_2/O
                         net (fo=1, routed)           0.973    91.833    ram0/ram_addr[1]_i_2_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124    91.957 r  ram0/ram_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    91.957    ram_addr[1]
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.443    98.448    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
                         clock pessimism              0.398    98.846    
                         clock uncertainty           -0.276    98.570    
    SLICE_X56Y18         FDRE (Setup_fdre_C_D)        0.077    98.647    ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         98.647    
                         arrival time                         -91.957    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        9.440ns  (logic 0.828ns (8.771%)  route 8.612ns (91.229%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 82.378 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    82.378    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456    82.834 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          4.637    87.471    ram0/length_reg[16][14]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    87.595 r  ram0/pc[16]_i_5/O
                         net (fo=34, routed)          3.160    90.755    ram0/pc[16]_i_5_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    90.879 r  ram0/ram_addr[3]_i_2/O
                         net (fo=1, routed)           0.815    91.694    ram0/ram_addr[3]_i_2_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    91.818 r  ram0/ram_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    91.818    ram_addr[3]
    SLICE_X55Y19         FDRE                                         r  ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.441    98.446    clk_cpu
    SLICE_X55Y19         FDRE                                         r  ram_addr_reg[3]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.568    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.029    98.597    ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         98.597    
                         arrival time                         -91.818    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        9.136ns  (logic 0.704ns (7.705%)  route 8.432ns (92.295%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 82.378 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    82.378    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456    82.834 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          4.637    87.471    ram0/length_reg[16][14]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    87.595 r  ram0/pc[16]_i_5/O
                         net (fo=34, routed)          2.601    90.196    ram0/pc[16]_i_5_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.124    90.320 r  ram0/pc[0]_i_1/O
                         net (fo=1, routed)           1.195    91.514    ram0_n_108
    SLICE_X60Y18         FDRE                                         r  pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.508    98.513    clk_cpu
    SLICE_X60Y18         FDRE                                         r  pc_reg[0]/C
                         clock pessimism              0.398    98.911    
                         clock uncertainty           -0.276    98.635    
    SLICE_X60Y18         FDRE (Setup_fdre_C_D)       -0.058    98.577    pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.577    
                         arrival time                         -91.514    
  -------------------------------------------------------------------
                         slack                                  7.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.209ns (21.332%)  route 0.771ns (78.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.771     0.313    ram0/length_reg[16][2]
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.358 r  ram0/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.358    ram0_n_106
    SLICE_X59Y18         FDRE                                         r  pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.855    -0.835    clk_cpu
    SLICE_X59Y18         FDRE                                         r  pc_reg[2]/C
                         clock pessimism              0.555    -0.280    
                         clock uncertainty            0.276    -0.004    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.091     0.087    pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.164ns (17.324%)  route 0.783ns (82.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.783     0.325    dat_r[2]
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    clk_cpu
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[2]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.063     0.036    abbreviations_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            objtab_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.197%)  route 0.787ns (84.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[7]/Q
                         net (fo=58, routed)          0.787     0.305    dat_r[7]
    SLICE_X42Y30         FDRE                                         r  objtab_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.823    -0.867    clk_cpu
    SLICE_X42Y30         FDRE                                         r  objtab_reg[7]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.052     0.016    objtab_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.141ns (14.758%)  route 0.814ns (85.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[3]/Q
                         net (fo=52, routed)          0.814     0.333    dat_r[3]
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    clk_cpu
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.063     0.036    abbreviations_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.141ns (14.819%)  route 0.810ns (85.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[3]/Q
                         net (fo=52, routed)          0.810     0.329    dat_r[3]
    SLICE_X42Y24         FDRE                                         r  flags2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.817    -0.873    clk_cpu
    SLICE_X42Y24         FDRE                                         r  flags2_reg[3]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.276    -0.042    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.059     0.017    flags2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.141ns (14.186%)  route 0.853ns (85.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[15]/Q
                         net (fo=53, routed)          0.853     0.370    dat_r[15]
    SLICE_X52Y15         FDRE                                         r  abbreviations_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    clk_cpu
    SLICE_X52Y15         FDRE                                         r  abbreviations_reg[15]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.276    -0.028    
    SLICE_X52Y15         FDRE (Hold_fdre_C_D)         0.063     0.035    abbreviations_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.788%)  route 0.860ns (82.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X48Y18         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[6]/Q
                         net (fo=58, routed)          0.860     0.378    ram0/length_reg[16][6]
    SLICE_X63Y19         LUT5 (Prop_lut5_I4_O)        0.045     0.423 r  ram0/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.423    ram0_n_102
    SLICE_X63Y19         FDRE                                         r  pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.856    -0.834    clk_cpu
    SLICE_X63Y19         FDRE                                         r  pc_reg[6]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.276    -0.003    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.091     0.088    pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[36][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.678%)  route 0.866ns (82.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[15]/Q
                         net (fo=53, routed)          0.866     0.383    ram0/length_reg[16][15]
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.428 r  ram0/message[36][6]_i_1/O
                         net (fo=1, routed)           0.000     0.428    ram0_n_122
    SLICE_X38Y18         FDRE                                         r  message_reg[36][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.823    -0.867    clk_cpu
    SLICE_X38Y18         FDRE                                         r  message_reg[36][6]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.121     0.085    message_reg[36][6]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[26][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.678%)  route 0.866ns (82.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  ram0/dat_r_reg[15]/Q
                         net (fo=53, routed)          0.866     0.383    ram0/length_reg[16][15]
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.428 r  ram0/message[26][3]_i_1/O
                         net (fo=1, routed)           0.000     0.428    ram0_n_91
    SLICE_X38Y18         FDRE                                         r  message_reg[26][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.823    -0.867    clk_cpu
    SLICE_X38Y18         FDRE                                         r  message_reg[26][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.120     0.084    message_reg[26][3]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            static_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.141ns (14.355%)  route 0.841ns (85.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X48Y18         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[6]/Q
                         net (fo=58, routed)          0.841     0.360    dat_r[6]
    SLICE_X46Y28         FDRE                                         r  static_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.822    -0.868    clk_cpu
    SLICE_X46Y28         FDRE                                         r  static_reg[6]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.052     0.015    static_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.345    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       71.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.690ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        28.152ns  (logic 8.492ns (30.165%)  route 19.660ns (69.835%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.274    22.623    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.747 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.000    22.747    keyboard0/cursor[2]_i_9_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    22.964 r  keyboard0/cursor_reg[2]_i_7/O
                         net (fo=1, routed)           0.533    23.496    keyboard0/cursor_reg[2]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.299    23.795 r  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           1.132    24.927    keyboard0/cursor[2]_i_6_n_0
    SLICE_X15Y20         LUT5 (Prop_lut5_I2_O)        0.124    25.051 r  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.636    25.687    keyboard0/cursor[2]_i_4_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I3_O)        0.124    25.811 f  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.258    27.069    keyboard0/cursor[2]_i_2_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.193 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    27.193    keyboard0_n_51
    SLICE_X29Y20         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X29Y20         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)        0.029    98.882    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.882    
                         arrival time                         -27.193    
  -------------------------------------------------------------------
                         slack                                 71.690    

Slack (MET) :             71.932ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.913ns  (logic 8.492ns (30.424%)  route 19.421ns (69.576%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.274    22.623    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.747 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.000    22.747    keyboard0/cursor[2]_i_9_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    22.964 r  keyboard0/cursor_reg[2]_i_7/O
                         net (fo=1, routed)           0.533    23.496    keyboard0/cursor_reg[2]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.299    23.795 r  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           1.132    24.927    keyboard0/cursor[2]_i_6_n_0
    SLICE_X15Y20         LUT5 (Prop_lut5_I2_O)        0.124    25.051 r  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.636    25.687    keyboard0/cursor[2]_i_4_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I3_O)        0.124    25.811 f  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.018    26.829    keyboard0/cursor[2]_i_2_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.953 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    26.953    keyboard0_n_52
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.032    98.885    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.885    
                         arrival time                         -26.953    
  -------------------------------------------------------------------
                         slack                                 71.932    

Slack (MET) :             71.934ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.910ns  (logic 8.492ns (30.427%)  route 19.418ns (69.573%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.274    22.623    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.747 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.000    22.747    keyboard0/cursor[2]_i_9_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    22.964 r  keyboard0/cursor_reg[2]_i_7/O
                         net (fo=1, routed)           0.533    23.496    keyboard0/cursor_reg[2]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.299    23.795 r  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           1.132    24.927    keyboard0/cursor[2]_i_6_n_0
    SLICE_X15Y20         LUT5 (Prop_lut5_I2_O)        0.124    25.051 r  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.636    25.687    keyboard0/cursor[2]_i_4_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I3_O)        0.124    25.811 f  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.015    26.826    keyboard0/cursor[2]_i_2_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.950 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    26.950    keyboard0_n_23
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X29Y19         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.031    98.884    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.884    
                         arrival time                         -26.950    
  -------------------------------------------------------------------
                         slack                                 71.934    

Slack (MET) :             71.992ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.882ns  (logic 8.492ns (30.457%)  route 19.390ns (69.543%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.491    22.840    keyboard0/cursor_reg[3]_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.964 r  keyboard0/cursor[3]_i_9/O
                         net (fo=1, routed)           0.000    22.964    keyboard0/cursor[3]_i_9_n_0
    SLICE_X33Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    23.181 r  keyboard0/cursor_reg[3]_i_7/O
                         net (fo=1, routed)           0.795    23.976    keyboard0/cursor_reg[3]_i_7_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.299    24.275 f  keyboard0/cursor[3]_i_6/O
                         net (fo=1, routed)           1.107    25.382    keyboard0/cursor[3]_i_6_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I0_O)        0.124    25.506 f  keyboard0/cursor[3]_i_4/O
                         net (fo=1, routed)           0.590    26.096    keyboard0/cursor[3]_i_4_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124    26.220 f  keyboard0/cursor[3]_i_2/O
                         net (fo=1, routed)           0.578    26.798    keyboard0/cursor[3]_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.922 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    26.922    keyboard0_n_22
    SLICE_X30Y19         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X30Y19         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.077    98.914    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.914    
                         arrival time                         -26.922    
  -------------------------------------------------------------------
                         slack                                 71.992    

Slack (MET) :             72.166ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.710ns  (logic 8.492ns (30.646%)  route 19.218ns (69.354%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.304    22.653    keyboard0/cursor_reg[3]_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.777 r  keyboard0/cursor[4]_i_28/O
                         net (fo=1, routed)           0.000    22.777    keyboard0/cursor[4]_i_28_n_0
    SLICE_X31Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    22.994 r  keyboard0/cursor_reg[4]_i_23/O
                         net (fo=1, routed)           1.064    24.058    keyboard0/cursor_reg[4]_i_23_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.299    24.357 f  keyboard0/cursor[4]_i_14/O
                         net (fo=1, routed)           0.958    25.315    keyboard0/cursor[4]_i_14_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.439 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.600    26.039    ram0/ascii_code_reg[3]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.124    26.163 f  ram0/cursor[4]_i_2/O
                         net (fo=3, routed)           0.463    26.626    ram0/cursor[4]_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.750 r  ram0/cursor[4]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    26.750    ram0_n_129
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]_rep__0/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.079    98.916    cursor_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         98.916    
                         arrival time                         -26.750    
  -------------------------------------------------------------------
                         slack                                 72.166    

Slack (MET) :             72.166ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.660ns  (logic 8.492ns (30.702%)  route 19.168ns (69.298%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.304    22.653    keyboard0/cursor_reg[3]_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.777 r  keyboard0/cursor[4]_i_28/O
                         net (fo=1, routed)           0.000    22.777    keyboard0/cursor[4]_i_28_n_0
    SLICE_X31Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    22.994 r  keyboard0/cursor_reg[4]_i_23/O
                         net (fo=1, routed)           1.064    24.058    keyboard0/cursor_reg[4]_i_23_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.299    24.357 f  keyboard0/cursor[4]_i_14/O
                         net (fo=1, routed)           0.958    25.315    keyboard0/cursor[4]_i_14_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.439 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.600    26.039    ram0/ascii_code_reg[3]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.124    26.163 f  ram0/cursor[4]_i_2/O
                         net (fo=3, routed)           0.413    26.576    ram0/cursor[4]_i_2_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124    26.700 r  ram0/cursor[4]_rep_i_1/O
                         net (fo=1, routed)           0.000    26.700    ram0_n_128
    SLICE_X31Y20         FDRE                                         r  cursor_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X31Y20         FDRE                                         r  cursor_reg[4]_rep/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.029    98.866    cursor_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         98.866    
                         arrival time                         -26.700    
  -------------------------------------------------------------------
                         slack                                 72.166    

Slack (MET) :             72.167ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.711ns  (logic 8.492ns (30.645%)  route 19.219ns (69.355%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.304    22.653    keyboard0/cursor_reg[3]_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124    22.777 r  keyboard0/cursor[4]_i_28/O
                         net (fo=1, routed)           0.000    22.777    keyboard0/cursor[4]_i_28_n_0
    SLICE_X31Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    22.994 r  keyboard0/cursor_reg[4]_i_23/O
                         net (fo=1, routed)           1.064    24.058    keyboard0/cursor_reg[4]_i_23_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.299    24.357 f  keyboard0/cursor[4]_i_14/O
                         net (fo=1, routed)           0.958    25.315    keyboard0/cursor[4]_i_14_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.439 r  keyboard0/cursor[4]_i_6/O
                         net (fo=1, routed)           0.600    26.039    ram0/ascii_code_reg[3]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.124    26.163 f  ram0/cursor[4]_i_2/O
                         net (fo=3, routed)           0.464    26.627    ram0/cursor[4]_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.751 r  ram0/cursor[4]_i_1/O
                         net (fo=1, routed)           0.000    26.751    ram0_n_120
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.434    98.439    clk_cpu
    SLICE_X30Y19         FDRE                                         r  cursor_reg[4]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.081    98.918    cursor_reg[4]
  -------------------------------------------------------------------
                         required time                         98.918    
                         arrival time                         -26.751    
  -------------------------------------------------------------------
                         slack                                 72.167    

Slack (MET) :             72.757ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.068ns  (logic 8.363ns (30.896%)  route 18.705ns (69.104%))
  Logic Levels:           26  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.362    22.711    keyboard0/cursor_reg[3]_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.835 r  keyboard0/cursor[6]_i_7/O
                         net (fo=1, routed)           0.000    22.835    keyboard0/cursor[6]_i_7_n_0
    SLICE_X30Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    23.049 r  keyboard0/cursor_reg[6]_i_5/O
                         net (fo=1, routed)           0.926    23.974    keyboard0/cursor_reg[6]_i_5_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.297    24.271 f  keyboard0/cursor[6]_i_3/O
                         net (fo=1, routed)           1.156    25.428    keyboard0/cursor[6]_i_3_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.552 r  keyboard0/cursor[6]_i_2/O
                         net (fo=1, routed)           0.433    25.985    keyboard0/cursor[6]_i_2_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124    26.109 r  keyboard0/cursor[6]_i_1/O
                         net (fo=1, routed)           0.000    26.109    keyboard0_n_20
    SLICE_X31Y21         FDRE                                         r  cursor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.433    98.438    clk_cpu
    SLICE_X31Y21         FDRE                                         r  cursor_reg[6]/C
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.165    98.836    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.029    98.865    cursor_reg[6]
  -------------------------------------------------------------------
                         required time                         98.865    
                         arrival time                         -26.109    
  -------------------------------------------------------------------
                         slack                                 72.757    

Slack (MET) :             72.817ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.005ns  (logic 8.224ns (30.454%)  route 18.781ns (69.546%))
  Logic Levels:           27  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          0.596    21.945    keyboard0/cursor_reg[3]_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.124    22.069 r  keyboard0/cursor[10]_i_27/O
                         net (fo=1, routed)           0.797    22.866    keyboard0/cursor[10]_i_27_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124    22.990 r  keyboard0/cursor[10]_i_20/O
                         net (fo=1, routed)           0.667    23.657    keyboard0/cursor[10]_i_20_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124    23.781 r  keyboard0/cursor[10]_i_12/O
                         net (fo=1, routed)           0.335    24.116    keyboard0/cursor[10]_i_12_n_0
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.124    24.240 r  keyboard0/cursor[10]_i_5/O
                         net (fo=1, routed)           0.667    24.907    keyboard0/cursor[10]_i_5_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.031 r  keyboard0/cursor[10]_i_2/O
                         net (fo=1, routed)           0.890    25.922    keyboard0/cursor[10]_i_2_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I0_O)        0.124    26.046 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    26.046    keyboard0_n_16
    SLICE_X32Y23         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.430    98.435    clk_cpu
    SLICE_X32Y23         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.564    98.998    
                         clock uncertainty           -0.165    98.833    
    SLICE_X32Y23         FDRE (Setup_fdre_C_D)        0.029    98.862    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.862    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 72.817    

Slack (MET) :             73.200ns  (required time - arrival time)
  Source:                 cursor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.664ns  (logic 8.395ns (31.485%)  route 18.269ns (68.515%))
  Logic Levels:           26  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.552    -0.960    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[9]/Q
                         net (fo=65, routed)          2.856     2.353    cursor_reg_n_0_[9]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     2.477 r  next_state[3]_i_53/O
                         net (fo=3, routed)           1.147     3.624    next_state[3]_i_53_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  next_state[3]_i_22/O
                         net (fo=4, routed)           0.867     4.615    next_state[3]_i_22_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.062 r  cursor_reg[13]_i_101/O[3]
                         net (fo=2, routed)           0.973     6.036    cursor_reg[13]_i_101_n_4
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.307     6.343 r  cursor[13]_i_113/O
                         net (fo=1, routed)           0.000     6.343    cursor[13]_i_113_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.923 r  cursor_reg[13]_i_100/O[2]
                         net (fo=1, routed)           0.981     7.903    cursor_reg[13]_i_100_n_5
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.302     8.205 r  cursor[13]_i_88/O
                         net (fo=1, routed)           0.000     8.205    cursor[13]_i_88_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.452 f  cursor_reg[13]_i_69/O[0]
                         net (fo=7, routed)           0.905     9.357    cursor_reg[13]_i_69_n_7
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.299     9.656 r  cursor[13]_i_51/O
                         net (fo=1, routed)           0.338     9.994    cursor[13]_i_51_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.550 f  cursor_reg[13]_i_27/O[2]
                         net (fo=7, routed)           1.515    12.065    cursor_reg[13]_i_27_n_5
    SLICE_X28Y33         LUT1 (Prop_lut1_I0_O)        0.302    12.367 r  cursor[13]_i_74/O
                         net (fo=1, routed)           0.000    12.367    cursor[13]_i_74_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  cursor_reg[13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.899    cursor_reg[13]_i_57_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  cursor_reg[13]_i_89/O[0]
                         net (fo=3, routed)           1.026    14.147    cursor_reg[13]_i_89_n_7
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.299    14.446 r  cursor[13]_i_81/O
                         net (fo=1, routed)           0.000    14.446    cursor[13]_i_81_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.026 r  cursor_reg[13]_i_58/O[2]
                         net (fo=2, routed)           0.611    15.637    cursor_reg[13]_i_58_n_5
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.302    15.939 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.000    15.939    cursor[13]_i_40_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.517 f  cursor_reg[13]_i_15/O[2]
                         net (fo=4, routed)           0.966    17.483    cursor_reg[13]_i_15_n_5
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.301    17.784 r  cursor[13]_i_33/O
                         net (fo=1, routed)           0.000    17.784    cursor[13]_i_33_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.334 r  cursor_reg[13]_i_14/CO[3]
                         net (fo=10, routed)          1.157    19.491    cursor_reg[13]_i_14_n_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.615 r  cursor[13]_i_47/O
                         net (fo=1, routed)           0.669    20.284    cursor[13]_i_47_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.408 f  cursor[13]_i_23/O
                         net (fo=1, routed)           0.817    21.225    cursor[13]_i_23_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.349 f  cursor[13]_i_12/O
                         net (fo=12, routed)          1.507    22.856    keyboard0/cursor_reg[3]_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.980 r  keyboard0/cursor[7]_i_14/O
                         net (fo=1, routed)           0.000    22.980    keyboard0/cursor[7]_i_14_n_0
    SLICE_X31Y29         MUXF7 (Prop_muxf7_I1_O)      0.245    23.225 r  keyboard0/cursor_reg[7]_i_10/O
                         net (fo=1, routed)           1.208    24.432    keyboard0/cursor_reg[7]_i_10_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.298    24.730 f  keyboard0/cursor[7]_i_8/O
                         net (fo=1, routed)           0.572    25.302    keyboard0/cursor[7]_i_8_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I1_O)        0.124    25.426 f  keyboard0/cursor[7]_i_3/O
                         net (fo=1, routed)           0.154    25.580    keyboard0/cursor[7]_i_3_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I4_O)        0.124    25.704 r  keyboard0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    25.704    keyboard0_n_19
    SLICE_X29Y21         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X29Y21         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.601    99.040    
                         clock uncertainty           -0.165    98.875    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)        0.029    98.904    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.904    
                         arrival time                         -25.704    
  -------------------------------------------------------------------
                         slack                                 73.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.587    -0.594    clk_cpu
    SLICE_X63Y19         FDRE                                         r  pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  pc_reg[6]/Q
                         net (fo=9, routed)           0.121    -0.332    ram0/pc_reg[16]_0[6]
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.045    -0.287 r  ram0/ram_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    ram0_n_110
    SLICE_X62Y19         FDRE                                         r  ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.856    -0.834    clk_cpu
    SLICE_X62Y19         FDRE                                         r  ram_addr_reg[6]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.165    -0.416    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.091    -0.325    ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/Q
                         net (fo=5, routed)           0.149    -0.305    keyboard0/ps2_keyboard_0/count_idle_reg__0[6]
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  keyboard0/ps2_keyboard_0/count_idle[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    keyboard0/ps2_keyboard_0/p_0_in_0[6]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.165    -0.453    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.121    -0.332    keyboard0/ps2_keyboard_0/count_idle_reg[6]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/e0_code_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.548%)  route 0.168ns (47.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/clk_cpu
    SLICE_X31Y46         FDRE                                         r  keyboard0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/state_reg[0]/Q
                         net (fo=16, routed)          0.168    -0.309    keyboard0/ps2_keyboard_0/Q[0]
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.264 r  keyboard0/ps2_keyboard_0/e0_code_i_1/O
                         net (fo=1, routed)           0.000    -0.264    keyboard0/ps2_keyboard_0_n_15
    SLICE_X33Y45         FDRE                                         r  keyboard0/e0_code_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/clk_cpu
    SLICE_X33Y45         FDRE                                         r  keyboard0/e0_code_reg/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.165    -0.437    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.092    -0.345    keyboard0/e0_code_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.400%)  route 0.169ns (47.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/clk_cpu
    SLICE_X31Y46         FDRE                                         r  keyboard0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/state_reg[0]/Q
                         net (fo=16, routed)          0.169    -0.308    keyboard0/ps2_keyboard_0/Q[0]
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.263    keyboard0/ps2_keyboard_0_n_16
    SLICE_X33Y45         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/clk_cpu
    SLICE_X33Y45         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.165    -0.437    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.091    -0.346    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=4, routed)           0.178    -0.299    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.042    -0.257 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    keyboard0/ps2_keyboard_0/p_0_in_0[8]
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.165    -0.453    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.107    -0.346    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            message_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.426%)  route 0.155ns (42.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.560    -0.621    clk_cpu
    SLICE_X14Y17         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  state_reg[1]/Q
                         net (fo=108, routed)         0.155    -0.302    state_reg_n_0_[1]
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.257 r  message[7][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    message[7][3]_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  message_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.828    -0.862    clk_cpu
    SLICE_X15Y17         FDRE                                         r  message_reg[7][3]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.165    -0.443    
    SLICE_X15Y17         FDRE (Hold_fdre_C_D)         0.092    -0.351    message_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/prev_ascii_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.735%)  route 0.205ns (59.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/clk_cpu
    SLICE_X32Y44         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ascii_reg[5]/Q
                         net (fo=4, routed)           0.205    -0.272    keyboard0/ascii_reg_n_0_[5]
    SLICE_X32Y40         FDRE                                         r  keyboard0/prev_ascii_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    keyboard0/clk_cpu
    SLICE_X32Y40         FDRE                                         r  keyboard0/prev_ascii_reg[5]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.165    -0.438    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.070    -0.368    keyboard0/prev_ascii_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=6, routed)           0.186    -0.268    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X30Y43         LUT4 (Prop_lut4_I3_O)        0.043    -0.225 r  keyboard0/ps2_keyboard_0/count_idle[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    keyboard0/ps2_keyboard_0/p_0_in_0[3]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.165    -0.453    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.131    -0.322    keyboard0/ps2_keyboard_0/count_idle_reg[3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 keyboard0/repeat_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/repeat_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.562    -0.619    keyboard0/clk_cpu
    SLICE_X30Y40         FDRE                                         r  keyboard0/repeat_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  keyboard0/repeat_counter_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.280    keyboard0/repeat_counter_reg_n_0_[0]
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.045    -0.235 r  keyboard0/repeat_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    keyboard0/repeat_counter[0]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  keyboard0/repeat_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    keyboard0/clk_cpu
    SLICE_X30Y40         FDRE                                         r  keyboard0/repeat_counter_reg[0]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.165    -0.454    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.120    -0.334    keyboard0/repeat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 keyboard0/repeat_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/repeat_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.561    -0.620    keyboard0/clk_cpu
    SLICE_X29Y39         FDRE                                         r  keyboard0/repeat_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  keyboard0/repeat_counter_reg[12]/Q
                         net (fo=3, routed)           0.120    -0.359    keyboard0/repeat_counter_reg_n_0_[12]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.251 r  keyboard0/repeat_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.251    keyboard0/repeat_counter_reg[12]_i_1_n_4
    SLICE_X29Y39         FDRE                                         r  keyboard0/repeat_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    keyboard0/clk_cpu
    SLICE_X29Y39         FDRE                                         r  keyboard0/repeat_counter_reg[12]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.165    -0.455    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.105    -0.350    keyboard0/repeat_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       42.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.695ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.801ns  (logic 2.826ns (41.553%)  route 3.975ns (58.447%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           1.426    52.981    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124    53.105 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.123    54.227    douta[2]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.124    54.351 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           1.426    55.778    keyboard0/state_reg[1]_12
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    55.902 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    55.902    keyboard0_n_4
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.276    98.564    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.032    98.596    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.596    
                         arrival time                         -55.902    
  -------------------------------------------------------------------
                         slack                                 42.695    

Slack (MET) :             43.061ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.430ns  (logic 3.022ns (47.000%)  route 3.408ns (53.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.140    52.695    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.819 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.836    53.655    douta[5]
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.116    53.771 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           1.431    55.203    keyboard0/state_reg[1]_8
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.328    55.531 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.531    keyboard0_n_1
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.276    98.562    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)        0.029    98.591    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.591    
                         arrival time                         -55.531    
  -------------------------------------------------------------------
                         slack                                 43.061    

Slack (MET) :             43.101ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.390ns  (logic 2.826ns (44.225%)  route 3.564ns (55.775%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=1, routed)           1.119    52.674    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124    52.798 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.992    53.789    douta[6]
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.124    53.913 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           1.454    55.367    keyboard0/state_reg[1]_11
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.124    55.491 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    55.491    keyboard0_n_0
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.839    
                         clock uncertainty           -0.276    98.563    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -55.491    
  -------------------------------------------------------------------
                         slack                                 43.101    

Slack (MET) :             43.251ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.248ns  (logic 2.826ns (45.231%)  route 3.422ns (54.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.215    52.769    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    52.893 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.041    53.934    douta[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124    54.058 r  fb_a_dat_in[0]_i_5/O
                         net (fo=1, routed)           1.166    55.224    keyboard0/state_reg[2]_2
    SLICE_X51Y28         LUT6 (Prop_lut6_I5_O)        0.124    55.348 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    55.348    keyboard0_n_6
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.440    98.445    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.276    98.567    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.031    98.598    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.598    
                         arrival time                         -55.348    
  -------------------------------------------------------------------
                         slack                                 43.251    

Slack (MET) :             43.285ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.208ns  (logic 2.826ns (45.524%)  route 3.382ns (54.476%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.262    52.817    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.941 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.729    53.670    douta[3]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.124    53.794 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           1.391    55.185    keyboard0/state_reg[1]_9
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124    55.309 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    55.309    keyboard0_n_3
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.276    98.562    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)        0.031    98.593    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                         -55.309    
  -------------------------------------------------------------------
                         slack                                 43.285    

Slack (MET) :             43.400ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.088ns  (logic 2.826ns (46.418%)  route 3.262ns (53.582%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.350    52.905    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.029 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.143    54.172    douta[1]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.124    54.296 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.769    55.065    keyboard0/state_reg[1]_1
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124    55.189 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    55.189    keyboard0_n_5
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.433    98.438    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.276    98.560    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.029    98.589    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -55.189    
  -------------------------------------------------------------------
                         slack                                 43.400    

Slack (MET) :             43.454ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.041ns  (logic 2.826ns (46.783%)  route 3.215ns (53.217%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.405    52.960    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124    53.084 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.584    53.667    douta[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I0_O)        0.124    53.791 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           1.226    55.018    keyboard0/state_reg[1]_7
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124    55.142 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.142    keyboard0_n_2
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.276    98.564    
    SLICE_X53Y26         FDRE (Setup_fdre_C_D)        0.031    98.595    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -55.142    
  -------------------------------------------------------------------
                         slack                                 43.454    

Slack (MET) :             44.455ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.045ns  (logic 2.702ns (53.555%)  route 2.343ns (46.445%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           1.178    52.733    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.857 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.166    54.022    douta[7]
    SLICE_X49Y15         LUT6 (Prop_lut6_I0_O)        0.124    54.146 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.146    fb_a_dat_in[7]_i_2_n_0
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.445    98.450    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.276    98.572    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.029    98.601    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                         -54.146    
  -------------------------------------------------------------------
                         slack                                 44.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.272ns (26.592%)  route 0.751ns (73.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.319    -0.170    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.099    -0.071 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.432     0.360    douta[7]
    SLICE_X49Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.405 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.405    fb_a_dat_in[7]_i_2_n_0
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.830    -0.860    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091     0.062    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.276ns (24.102%)  route 0.869ns (75.898%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.304    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.232    -0.027    douta[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I0_O)        0.045     0.018 r  fb_a_dat_in[4]_i_5/O
                         net (fo=1, routed)           0.465     0.483    keyboard0/state_reg[1]_7
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.528 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.528    keyboard0_n_2
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.822    -0.868    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.092     0.055    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.276ns (20.183%)  route 1.091ns (79.817%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.322    -0.154    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.109 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.479     0.370    douta[1]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.045     0.415 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.290     0.705    keyboard0/state_reg[1]_1
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.750 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.750    keyboard0_n_5
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.819    -0.871    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.276    -0.040    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.091     0.051    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.317ns (21.889%)  route 1.131ns (78.111%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.167    -0.322    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.099    -0.223 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.452     0.229    douta[0]
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.274 r  fb_a_dat_in[0]_i_5/O
                         net (fo=1, routed)           0.512     0.786    keyboard0/state_reg[2]_2
    SLICE_X51Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.831 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.831    keyboard0_n_6
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.825    -0.865    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X51Y28         FDRE (Hold_fdre_C_D)         0.092     0.058    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.276ns (19.033%)  route 1.174ns (80.967%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.284    -0.193    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.148 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.338     0.190    douta[3]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.045     0.235 r  fb_a_dat_in[3]_i_6/O
                         net (fo=1, routed)           0.553     0.788    keyboard0/state_reg[1]_9
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.833 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.833    keyboard0_n_3
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.821    -0.869    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.276    -0.038    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.092     0.054    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.276ns (18.538%)  route 1.213ns (81.462%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.173    -0.303    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.045    -0.258 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.419     0.161    douta[6]
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.045     0.206 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           0.621     0.826    keyboard0/state_reg[1]_11
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.871 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.871    keyboard0_n_0
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.821    -0.869    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.276    -0.038    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.091     0.053    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.317ns (20.539%)  route 1.226ns (79.461%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.166    -0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.099    -0.224 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.468     0.244    douta[2]
    SLICE_X44Y18         LUT5 (Prop_lut5_I0_O)        0.045     0.289 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.592     0.881    keyboard0/state_reg[1]_12
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.926 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.926    keyboard0_n_4
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.822    -0.868    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.092     0.055    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.386ns (22.369%)  route 1.340ns (77.631%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.323    -0.167    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.099    -0.068 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.355     0.288    douta[5]
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.048     0.336 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.661     0.997    keyboard0/state_reg[1]_8
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.111     1.108 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     1.108    keyboard0_n_1
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.821    -0.869    clk_cpu
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.276    -0.038    
    SLICE_X51Y25         FDRE (Hold_fdre_C_D)         0.091     0.053    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  1.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            5  Failing Endpoints,  Worst Slack       -1.049ns,  Total Violation       -2.773ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.049ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        17.260ns  (logic 8.510ns (49.304%)  route 8.750ns (50.696%))
  Logic Levels:           29  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.738    95.536    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.313    95.849 f  fb_a_dat_in[6]_i_94/O
                         net (fo=2, routed)           0.439    96.288    fb_a_dat_in[6]_i_94_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    96.412 f  fb_a_dat_in[5]_i_108/O
                         net (fo=2, routed)           0.416    96.828    ram0/cursor_reg[0]_rep__0_13
    SLICE_X49Y26         LUT6 (Prop_lut6_I0_O)        0.124    96.952 r  ram0/fb_a_dat_in[4]_i_47/O
                         net (fo=1, routed)           0.423    97.375    ram0/fb_a_dat_in[4]_i_47_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I3_O)        0.124    97.499 r  ram0/fb_a_dat_in[4]_i_39/O
                         net (fo=1, routed)           0.396    97.895    ram0/fb_a_dat_in[4]_i_39_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.124    98.019 r  ram0/fb_a_dat_in[4]_i_31/O
                         net (fo=1, routed)           0.294    98.314    ram0/fb_a_dat_in[4]_i_31_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    98.438 r  ram0/fb_a_dat_in[4]_i_20/O
                         net (fo=1, routed)           0.263    98.701    ram0/fb_a_dat_in[4]_i_20_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.124    98.825 r  ram0/fb_a_dat_in[4]_i_12/O
                         net (fo=1, routed)           0.287    99.112    ram0/fb_a_dat_in[4]_i_12_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124    99.236 f  ram0/fb_a_dat_in[4]_i_4/O
                         net (fo=1, routed)           0.284    99.520    keyboard0/cursor_reg[4]_rep__0_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.124    99.644 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    99.644    keyboard0_n_2
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y26         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.276    98.564    
    SLICE_X53Y26         FDRE (Setup_fdre_C_D)        0.031    98.595    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -99.644    
  -------------------------------------------------------------------
                         slack                                 -1.049    

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        17.015ns  (logic 8.634ns (50.743%)  route 8.381ns (49.257%))
  Logic Levels:           30  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.596    95.394    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I0_O)        0.313    95.707 r  fb_a_dat_in[0]_i_112/O
                         net (fo=1, routed)           0.434    96.141    fb_a_dat_in[0]_i_112_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124    96.265 r  fb_a_dat_in[0]_i_103/O
                         net (fo=1, routed)           0.154    96.419    ram0/cursor_reg[0]_rep__0_16
    SLICE_X49Y25         LUT5 (Prop_lut5_I1_O)        0.124    96.543 r  ram0/fb_a_dat_in[0]_i_87/O
                         net (fo=1, routed)           0.405    96.948    ram0/fb_a_dat_in[0]_i_87_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I3_O)        0.124    97.072 r  ram0/fb_a_dat_in[0]_i_75/O
                         net (fo=1, routed)           0.263    97.335    ram0/fb_a_dat_in[0]_i_75_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124    97.459 r  ram0/fb_a_dat_in[0]_i_58/O
                         net (fo=1, routed)           0.151    97.610    ram0/fb_a_dat_in[0]_i_58_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I4_O)        0.124    97.734 r  ram0/fb_a_dat_in[0]_i_41/O
                         net (fo=1, routed)           0.420    98.154    ram0/fb_a_dat_in[0]_i_41_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.278 f  ram0/fb_a_dat_in[0]_i_23/O
                         net (fo=1, routed)           0.159    98.436    ram0/fb_a_dat_in[0]_i_23_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I2_O)        0.124    98.560 f  ram0/fb_a_dat_in[0]_i_10/O
                         net (fo=1, routed)           0.161    98.722    ram0/fb_a_dat_in[0]_i_10_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.846 f  ram0/fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.429    99.275    keyboard0/flags1_reg[8]
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124    99.399 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    99.399    keyboard0_n_6
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.440    98.445    clk_cpu
    SLICE_X51Y28         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.276    98.567    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.031    98.598    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.598    
                         arrival time                         -99.399    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.441ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.648ns  (logic 8.510ns (51.116%)  route 8.138ns (48.884%))
  Logic Levels:           29  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.738    95.536    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.313    95.849 f  fb_a_dat_in[6]_i_94/O
                         net (fo=2, routed)           0.439    96.288    fb_a_dat_in[6]_i_94_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    96.412 f  fb_a_dat_in[5]_i_108/O
                         net (fo=2, routed)           0.361    96.773    ram0/cursor_reg[0]_rep__0_13
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124    96.897 f  ram0/fb_a_dat_in[5]_i_90/O
                         net (fo=1, routed)           0.309    97.206    ram0/fb_a_dat_in[5]_i_90_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    97.330 r  ram0/fb_a_dat_in[5]_i_61/O
                         net (fo=1, routed)           0.171    97.501    ram0/fb_a_dat_in[5]_i_61_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124    97.625 r  ram0/fb_a_dat_in[5]_i_38/O
                         net (fo=1, routed)           0.340    97.965    ram0/fb_a_dat_in[5]_i_38_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I1_O)        0.124    98.089 r  ram0/fb_a_dat_in[5]_i_22/O
                         net (fo=1, routed)           0.154    98.243    ram0/fb_a_dat_in[5]_i_22_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.124    98.367 r  ram0/fb_a_dat_in[5]_i_8/O
                         net (fo=1, routed)           0.263    98.630    ram0/fb_a_dat_in[5]_i_8_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I1_O)        0.124    98.754 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.154    98.908    keyboard0/cursor_reg[4]_rep__0_1
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.124    99.032 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    99.032    keyboard0_n_1
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X51Y25         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.276    98.562    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)        0.029    98.591    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.591    
                         arrival time                         -99.032    
  -------------------------------------------------------------------
                         slack                                 -0.441    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.546ns  (logic 8.386ns (50.683%)  route 8.160ns (49.317%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 f  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.738    95.536    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.313    95.849 r  fb_a_dat_in[6]_i_94/O
                         net (fo=2, routed)           0.327    96.176    ram0/dat_r_reg[11]_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.124    96.300 r  ram0/fb_a_dat_in[6]_i_82/O
                         net (fo=1, routed)           0.478    96.777    ram0/fb_a_dat_in[6]_i_82_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.124    96.901 r  ram0/fb_a_dat_in[6]_i_73/O
                         net (fo=1, routed)           0.487    97.388    ram0/fb_a_dat_in[6]_i_73_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124    97.512 r  ram0/fb_a_dat_in[6]_i_59/O
                         net (fo=1, routed)           0.302    97.814    ram0/fb_a_dat_in[6]_i_59_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    97.938 r  ram0/fb_a_dat_in[6]_i_35/O
                         net (fo=1, routed)           0.300    98.238    ram0/fb_a_dat_in[6]_i_35_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124    98.362 r  ram0/fb_a_dat_in[6]_i_12/O
                         net (fo=1, routed)           0.158    98.520    ram0/fb_a_dat_in[6]_i_12_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124    98.644 f  ram0/fb_a_dat_in[6]_i_3/O
                         net (fo=1, routed)           0.162    98.806    keyboard0/cursor_reg[4]_rep__0_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124    98.930 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    98.930    keyboard0_n_0
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.436    98.441    clk_cpu
    SLICE_X48Y26         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.839    
                         clock uncertainty           -0.276    98.563    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -98.930    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.359ns  (logic 8.386ns (51.263%)  route 7.973ns (48.737%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 f  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.732    95.530    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.313    95.843 r  fb_a_dat_in[2]_i_102/O
                         net (fo=1, routed)           0.295    96.139    fb_a_dat_in[2]_i_102_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.124    96.263 r  fb_a_dat_in[2]_i_75/O
                         net (fo=1, routed)           0.426    96.689    fb_a_dat_in[2]_i_75_n_0
    SLICE_X53Y22         LUT4 (Prop_lut4_I3_O)        0.124    96.813 r  fb_a_dat_in[2]_i_53/O
                         net (fo=1, routed)           0.151    96.965    ram0/cursor_reg[0]_rep__0_6
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    97.089 r  ram0/fb_a_dat_in[2]_i_35/O
                         net (fo=1, routed)           0.422    97.511    ram0/fb_a_dat_in[2]_i_35_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.124    97.635 r  ram0/fb_a_dat_in[2]_i_21/O
                         net (fo=1, routed)           0.162    97.797    ram0/fb_a_dat_in[2]_i_21_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.124    97.921 r  ram0/fb_a_dat_in[2]_i_10/O
                         net (fo=1, routed)           0.171    98.091    ram0/fb_a_dat_in[2]_i_10_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124    98.215 f  ram0/fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.403    98.619    keyboard0/high_reg[2]
    SLICE_X53Y23         LUT6 (Prop_lut6_I3_O)        0.124    98.743 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    98.743    keyboard0_n_4
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.437    98.442    clk_cpu
    SLICE_X53Y23         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.840    
                         clock uncertainty           -0.276    98.564    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.032    98.596    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.596    
                         arrival time                         -98.743    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.147ns  (logic 8.386ns (51.937%)  route 7.761ns (48.063%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.729    95.527    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I3_O)        0.313    95.840 r  fb_a_dat_in[3]_i_111/O
                         net (fo=1, routed)           0.171    96.011    fb_a_dat_in[3]_i_111_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I3_O)        0.124    96.135 r  fb_a_dat_in[3]_i_93/O
                         net (fo=1, routed)           0.296    96.431    ram0/cursor_reg[0]_rep__0_11
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.124    96.555 r  ram0/fb_a_dat_in[3]_i_67/O
                         net (fo=1, routed)           0.263    96.818    ram0/fb_a_dat_in[3]_i_67_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    96.942 r  ram0/fb_a_dat_in[3]_i_43/O
                         net (fo=1, routed)           0.151    97.094    ram0/fb_a_dat_in[3]_i_43_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.124    97.218 f  ram0/fb_a_dat_in[3]_i_25/O
                         net (fo=1, routed)           0.451    97.669    ram0/fb_a_dat_in[3]_i_25_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124    97.793 f  ram0/fb_a_dat_in[3]_i_10/O
                         net (fo=1, routed)           0.338    98.131    ram0/fb_a_dat_in[3]_i_10_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I2_O)        0.124    98.255 f  ram0/fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.151    98.406    keyboard0/cursor_reg[0]_rep_2
    SLICE_X53Y24         LUT6 (Prop_lut6_I1_O)        0.124    98.530 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.530    keyboard0_n_3
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.435    98.440    clk_cpu
    SLICE_X53Y24         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.838    
                         clock uncertainty           -0.276    98.562    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)        0.031    98.593    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                         -98.530    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        16.043ns  (logic 8.386ns (52.272%)  route 7.657ns (47.728%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 82.384 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.562    82.384    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518    82.902 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.653    83.555    ram0/length_reg[16][2]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.124    83.679 r  ram0/fb_a_dat_in[6]_i_177/O
                         net (fo=1, routed)           0.000    83.679    ram0/fb_a_dat_in[6]_i_177_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.077 r  ram0/fb_a_dat_in_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    84.077    ram0/fb_a_dat_in_reg[6]_i_171_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.191 r  ram0/fb_a_dat_in_reg[6]_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.191    ram0/fb_a_dat_in_reg[6]_i_166_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.305 r  ram0/fb_a_dat_in_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    84.305    ram0/fb_a_dat_in_reg[6]_i_159_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.419 r  ram0/fb_a_dat_in_reg[6]_i_146/CO[3]
                         net (fo=1, routed)           0.000    84.419    ram0/fb_a_dat_in_reg[6]_i_146_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.753 r  ram0/fb_a_dat_in_reg[6]_i_147/O[1]
                         net (fo=7, routed)           0.718    85.471    ram0_n_24
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.303    85.774 r  fb_a_dat_in[2]_i_236/O
                         net (fo=1, routed)           0.000    85.774    fb_a_dat_in[2]_i_236_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    86.201 r  fb_a_dat_in_reg[2]_i_210/O[1]
                         net (fo=1, routed)           0.407    86.608    ram0/dat_r_reg[14]_2[0]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    86.914 r  ram0/fb_a_dat_in[6]_i_124/O
                         net (fo=1, routed)           0.000    86.914    ram0/fb_a_dat_in[6]_i_124_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.315 r  ram0/fb_a_dat_in_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    87.315    ram0/fb_a_dat_in_reg[6]_i_110_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.649 r  ram0/fb_a_dat_in_reg[2]_i_142/O[1]
                         net (fo=15, routed)          0.620    88.269    ram0_n_36
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    89.146 r  fb_a_dat_in_reg[2]_i_141/CO[2]
                         net (fo=54, routed)          0.597    89.744    fb_a_dat_in_reg[2]_i_141_n_1
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.310    90.054 r  fb_a_dat_in[6]_i_104/O
                         net (fo=10, routed)          0.625    90.679    fb_a_dat_in[6]_i_104_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    90.803 r  fb_a_dat_in[3]_i_279/O
                         net (fo=1, routed)           0.000    90.803    fb_a_dat_in[3]_i_279_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    91.350 r  fb_a_dat_in_reg[3]_i_204/O[2]
                         net (fo=3, routed)           0.648    91.999    fb_a_dat_in_reg[3]_i_204_n_5
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.302    92.301 r  fb_a_dat_in[3]_i_205/O
                         net (fo=1, routed)           0.000    92.301    fb_a_dat_in[3]_i_205_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.702 r  fb_a_dat_in_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.702    fb_a_dat_in_reg[3]_i_145_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.036 r  fb_a_dat_in_reg[3]_i_135/O[1]
                         net (fo=3, routed)           0.324    93.359    fb_a_dat_in_reg[3]_i_135_n_6
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.303    93.662 r  fb_a_dat_in[6]_i_113/O
                         net (fo=1, routed)           0.616    94.278    fb_a_dat_in[6]_i_113_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    94.798 r  fb_a_dat_in_reg[6]_i_106/CO[2]
                         net (fo=5, routed)           0.618    95.416    fb_a_dat_in_reg[6]_i_106_n_1
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.313    95.729 r  fb_a_dat_in[1]_i_98/O
                         net (fo=1, routed)           0.514    96.243    fb_a_dat_in[1]_i_98_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    96.367 r  fb_a_dat_in[1]_i_75/O
                         net (fo=1, routed)           0.171    96.538    ram0/cursor_reg[0]_rep__0_12
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    96.662 r  ram0/fb_a_dat_in[1]_i_54/O
                         net (fo=1, routed)           0.282    96.944    ram0/fb_a_dat_in[1]_i_54_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124    97.068 r  ram0/fb_a_dat_in[1]_i_34/O
                         net (fo=1, routed)           0.292    97.360    ram0/fb_a_dat_in[1]_i_34_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    97.484 r  ram0/fb_a_dat_in[1]_i_18/O
                         net (fo=1, routed)           0.154    97.637    ram0/fb_a_dat_in[1]_i_18_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    97.761 r  ram0/fb_a_dat_in[1]_i_9/O
                         net (fo=1, routed)           0.263    98.024    ram0/fb_a_dat_in[1]_i_9_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    98.148 f  ram0/fb_a_dat_in[1]_i_3/O
                         net (fo=1, routed)           0.154    98.303    keyboard0/pc_reg[0]_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    98.427 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.427    keyboard0_n_5
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.433    98.438    clk_cpu
    SLICE_X47Y26         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.836    
                         clock uncertainty           -0.276    98.560    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.029    98.589    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -98.427    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        9.579ns  (logic 0.828ns (8.644%)  route 8.751ns (91.356%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 82.378 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    82.378    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456    82.834 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          4.637    87.471    ram0/length_reg[16][14]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    87.595 r  ram0/pc[16]_i_5/O
                         net (fo=34, routed)          3.141    90.736    ram0/pc[16]_i_5_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    90.860 r  ram0/ram_addr[1]_i_2/O
                         net (fo=1, routed)           0.973    91.833    ram0/ram_addr[1]_i_2_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124    91.957 r  ram0/ram_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    91.957    ram_addr[1]
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.443    98.448    clk_cpu
    SLICE_X56Y18         FDRE                                         r  ram_addr_reg[1]/C
                         clock pessimism              0.398    98.846    
                         clock uncertainty           -0.276    98.570    
    SLICE_X56Y18         FDRE (Setup_fdre_C_D)        0.077    98.647    ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         98.647    
                         arrival time                         -91.957    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        9.440ns  (logic 0.828ns (8.771%)  route 8.612ns (91.229%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 82.378 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    82.378    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456    82.834 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          4.637    87.471    ram0/length_reg[16][14]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    87.595 r  ram0/pc[16]_i_5/O
                         net (fo=34, routed)          3.160    90.755    ram0/pc[16]_i_5_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.124    90.879 r  ram0/ram_addr[3]_i_2/O
                         net (fo=1, routed)           0.815    91.694    ram0/ram_addr[3]_i_2_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    91.818 r  ram0/ram_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    91.818    ram_addr[3]
    SLICE_X55Y19         FDRE                                         r  ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.441    98.446    clk_cpu
    SLICE_X55Y19         FDRE                                         r  ram_addr_reg[3]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.568    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.029    98.597    ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         98.597    
                         arrival time                         -91.818    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        9.136ns  (logic 0.704ns (7.705%)  route 8.432ns (92.295%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 82.378 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    82.378    ram0/CLK
    SLICE_X49Y21         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456    82.834 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          4.637    87.471    ram0/length_reg[16][14]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    87.595 r  ram0/pc[16]_i_5/O
                         net (fo=34, routed)          2.601    90.196    ram0/pc[16]_i_5_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.124    90.320 r  ram0/pc[0]_i_1/O
                         net (fo=1, routed)           1.195    91.514    ram0_n_108
    SLICE_X60Y18         FDRE                                         r  pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         1.508    98.513    clk_cpu
    SLICE_X60Y18         FDRE                                         r  pc_reg[0]/C
                         clock pessimism              0.398    98.911    
                         clock uncertainty           -0.276    98.635    
    SLICE_X60Y18         FDRE (Setup_fdre_C_D)       -0.058    98.577    pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.577    
                         arrival time                         -91.514    
  -------------------------------------------------------------------
                         slack                                  7.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.209ns (21.332%)  route 0.771ns (78.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.771     0.313    ram0/length_reg[16][2]
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.358 r  ram0/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.358    ram0_n_106
    SLICE_X59Y18         FDRE                                         r  pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.855    -0.835    clk_cpu
    SLICE_X59Y18         FDRE                                         r  pc_reg[2]/C
                         clock pessimism              0.555    -0.280    
                         clock uncertainty            0.276    -0.004    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.091     0.087    pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.164ns (17.324%)  route 0.783ns (82.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X50Y17         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  ram0/dat_r_reg[2]/Q
                         net (fo=54, routed)          0.783     0.325    dat_r[2]
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    clk_cpu
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[2]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.063     0.036    abbreviations_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            objtab_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.197%)  route 0.787ns (84.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[7]/Q
                         net (fo=58, routed)          0.787     0.305    dat_r[7]
    SLICE_X42Y30         FDRE                                         r  objtab_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.823    -0.867    clk_cpu
    SLICE_X42Y30         FDRE                                         r  objtab_reg[7]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.052     0.016    objtab_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.141ns (14.758%)  route 0.814ns (85.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[3]/Q
                         net (fo=52, routed)          0.814     0.333    dat_r[3]
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.832    -0.858    clk_cpu
    SLICE_X52Y14         FDRE                                         r  abbreviations_reg[3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.063     0.036    abbreviations_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.141ns (14.819%)  route 0.810ns (85.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X49Y18         FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[3]/Q
                         net (fo=52, routed)          0.810     0.329    dat_r[3]
    SLICE_X42Y24         FDRE                                         r  flags2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.817    -0.873    clk_cpu
    SLICE_X42Y24         FDRE                                         r  flags2_reg[3]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.276    -0.042    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.059     0.017    flags2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            abbreviations_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.141ns (14.186%)  route 0.853ns (85.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[15]/Q
                         net (fo=53, routed)          0.853     0.370    dat_r[15]
    SLICE_X52Y15         FDRE                                         r  abbreviations_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.831    -0.859    clk_cpu
    SLICE_X52Y15         FDRE                                         r  abbreviations_reg[15]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.276    -0.028    
    SLICE_X52Y15         FDRE (Hold_fdre_C_D)         0.063     0.035    abbreviations_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.788%)  route 0.860ns (82.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X48Y18         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[6]/Q
                         net (fo=58, routed)          0.860     0.378    ram0/length_reg[16][6]
    SLICE_X63Y19         LUT5 (Prop_lut5_I4_O)        0.045     0.423 r  ram0/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.423    ram0_n_102
    SLICE_X63Y19         FDRE                                         r  pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.856    -0.834    clk_cpu
    SLICE_X63Y19         FDRE                                         r  pc_reg[6]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.276    -0.003    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.091     0.088    pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[36][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.678%)  route 0.866ns (82.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/dat_r_reg[15]/Q
                         net (fo=53, routed)          0.866     0.383    ram0/length_reg[16][15]
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.428 r  ram0/message[36][6]_i_1/O
                         net (fo=1, routed)           0.000     0.428    ram0_n_122
    SLICE_X38Y18         FDRE                                         r  message_reg[36][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.823    -0.867    clk_cpu
    SLICE_X38Y18         FDRE                                         r  message_reg[36][6]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.121     0.085    message_reg[36][6]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[26][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.678%)  route 0.866ns (82.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  ram0/dat_r_reg[15]/Q
                         net (fo=53, routed)          0.866     0.383    ram0/length_reg[16][15]
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.428 r  ram0/message[26][3]_i_1/O
                         net (fo=1, routed)           0.000     0.428    ram0_n_91
    SLICE_X38Y18         FDRE                                         r  message_reg[26][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.823    -0.867    clk_cpu
    SLICE_X38Y18         FDRE                                         r  message_reg[26][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.120     0.084    message_reg[26][3]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            static_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.141ns (14.355%)  route 0.841ns (85.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X48Y18         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram0/dat_r_reg[6]/Q
                         net (fo=58, routed)          0.841     0.360    dat_r[6]
    SLICE_X46Y28         FDRE                                         r  static_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=376, routed)         0.822    -0.868    clk_cpu
    SLICE_X46Y28         FDRE                                         r  static_reg[6]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.052     0.015    static_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.345    





