std2op  - reg0, reg1/imm, dess
 add
 sub
 mul
 or
 and
 xor

std1op
 mov
 not

div - special case
 reg0, reg1/imm, des0[, des1]

float   - freg0, freg1, fdes
 fadd
 fsub
 fmul
 fdiv

opcode

5-6  bits opcode
variable bits args

regs
r0-r3  -  general
r4     -  Scratch
r5     -  Stack
r6     -  fetch
r7     -  ic
