# SimpleDMA Library - ‡∏Ñ‡∏π‡πà‡∏°‡∏∑‡∏≠‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô

> **Simple DMA Library ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö CH32V003**  
> ‡∏ñ‡πà‡∏≤‡∏¢‡πÇ‡∏≠‡∏ô‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏Ñ‡∏ß‡∏≤‡∏°‡πÄ‡∏£‡πá‡∏ß‡∏™‡∏π‡∏á‡πÇ‡∏î‡∏¢‡πÑ‡∏°‡πà‡πÉ‡∏ä‡πâ CPU ‡∏û‡∏£‡πâ‡∏≠‡∏° integration ‡∏Å‡∏±‡∏ö SimpleHAL peripherals

---

## üìã ‡∏™‡∏≤‡∏£‡∏ö‡∏±‡∏ç

1. [‡∏†‡∏≤‡∏û‡∏£‡∏ß‡∏°](#‡∏†‡∏≤‡∏û‡∏£‡∏ß‡∏°)
2. [‡∏ó‡∏§‡∏©‡∏é‡∏µ DMA](#‡∏ó‡∏§‡∏©‡∏é‡∏µ-dma)
3. [‡∏Å‡∏≤‡∏£‡πÄ‡∏£‡∏¥‡πà‡∏°‡∏ï‡πâ‡∏ô‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô](#‡∏Å‡∏≤‡∏£‡πÄ‡∏£‡∏¥‡πà‡∏°‡∏ï‡πâ‡∏ô‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô)
4. [‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô‡∏Ç‡∏±‡πâ‡∏ô‡∏û‡∏∑‡πâ‡∏ô‡∏ê‡∏≤‡∏ô](#‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô‡∏Ç‡∏±‡πâ‡∏ô‡∏û‡∏∑‡πâ‡∏ô‡∏ê‡∏≤‡∏ô)
5. [‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô‡∏Ç‡∏±‡πâ‡∏ô‡∏Å‡∏•‡∏≤‡∏á](#‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô‡∏Ç‡∏±‡πâ‡∏ô‡∏Å‡∏•‡∏≤‡∏á)
6. [‡πÄ‡∏ó‡∏Ñ‡∏ô‡∏¥‡∏Ñ‡∏Ç‡∏±‡πâ‡∏ô‡∏™‡∏π‡∏á](#‡πÄ‡∏ó‡∏Ñ‡∏ô‡∏¥‡∏Ñ‡∏Ç‡∏±‡πâ‡∏ô‡∏™‡∏π‡∏á)
7. [Best Practices](#best-practices)
8. [API Reference](#api-reference)
9. [Troubleshooting](#troubleshooting)

---

## ‡∏†‡∏≤‡∏û‡∏£‡∏ß‡∏°

### ‡∏Ñ‡∏∏‡∏ì‡∏™‡∏°‡∏ö‡∏±‡∏ï‡∏¥‡∏´‡∏•‡∏±‡∏Å

- ‚úÖ ‡∏£‡∏≠‡∏á‡∏£‡∏±‡∏ö 7 DMA channels
- ‚úÖ 3 ‡πÇ‡∏´‡∏°‡∏î‡∏Å‡∏≤‡∏£‡∏ñ‡πà‡∏≤‡∏¢‡πÇ‡∏≠‡∏ô (Memory-to-Memory, Peripheral-to-Memory, Memory-to-Peripheral)
- ‚úÖ Circular buffer mode ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏ï‡πà‡∏≠‡πÄ‡∏ô‡∏∑‡πà‡∏≠‡∏á
- ‚úÖ Priority management (4 ‡∏£‡∏∞‡∏î‡∏±‡∏ö)
- ‚úÖ Callback functions ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö Transfer Complete ‡πÅ‡∏•‡∏∞ Error
- ‚úÖ Integration ‡∏Å‡∏±‡∏ö SimpleADC, SimpleUSART, SimpleSPI
- ‚úÖ API ‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô‡∏á‡πà‡∏≤‡∏¢‡πÅ‡∏ö‡∏ö Arduino-style

### ‡∏Ñ‡∏ß‡∏≤‡∏°‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡∏Ç‡∏≠‡∏á CH32V003 DMA

CH32V003 ‡∏°‡∏µ DMA controller 1 ‡∏ï‡∏±‡∏ß ‡∏û‡∏£‡πâ‡∏≠‡∏° **7 channels**:

| Channel | Priority (default) | ‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô‡∏ó‡∏±‡πà‡∏ß‡πÑ‡∏õ |
|---------|-------------------|-----------------|
| DMA_CH1 | ‡∏™‡∏π‡∏á‡∏™‡∏∏‡∏î | ADC, Memory-to-Memory |
| DMA_CH2 | ‡∏™‡∏π‡∏á | USART TX |
| DMA_CH3 | ‡∏Å‡∏•‡∏≤‡∏á | USART RX |
| DMA_CH4 | ‡∏Å‡∏•‡∏≤‡∏á | SPI TX |
| DMA_CH5 | ‡∏Å‡∏•‡∏≤‡∏á | SPI RX |
| DMA_CH6 | ‡∏ï‡πà‡∏≥ | I2C, Timer |
| DMA_CH7 | ‡∏ï‡πà‡∏≥‡∏™‡∏∏‡∏î | General purpose |

> [!NOTE]
> **Channel Priority**
> - Channel number ‡∏ï‡πà‡∏≥‡∏Å‡∏ß‡πà‡∏≤‡∏°‡∏µ hardware priority ‡∏™‡∏π‡∏á‡∏Å‡∏ß‡πà‡∏≤ (‡∏ñ‡πâ‡∏≤‡∏ï‡∏±‡πâ‡∏á software priority ‡πÄ‡∏ó‡πà‡∏≤‡∏Å‡∏±‡∏ô)
> - ‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡∏ï‡∏±‡πâ‡∏á software priority ‡πÑ‡∏î‡πâ 4 ‡∏£‡∏∞‡∏î‡∏±‡∏ö: Low, Medium, High, Very High

---

## ‡∏ó‡∏§‡∏©‡∏é‡∏µ DMA

### DMA ‡∏Ñ‡∏∑‡∏≠‡∏≠‡∏∞‡πÑ‡∏£?

**DMA (Direct Memory Access)** ‡∏Ñ‡∏∑‡∏≠ hardware controller ‡∏ó‡∏µ‡πà‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡∏ñ‡πà‡∏≤‡∏¢‡πÇ‡∏≠‡∏ô‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏£‡∏∞‡∏´‡∏ß‡πà‡∏≤‡∏á:
- Memory ‚Üî Memory
- Peripheral ‚Üî Memory
- Memory ‚Üî Peripheral

‡πÇ‡∏î‡∏¢**‡πÑ‡∏°‡πà‡∏ï‡πâ‡∏≠‡∏á‡πÉ‡∏ä‡πâ CPU** ‡∏ó‡∏≥‡πÉ‡∏´‡πâ CPU ‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏≠‡∏∑‡πà‡∏ô‡πÑ‡∏î‡πâ‡∏û‡∏£‡πâ‡∏≠‡∏°‡∏Å‡∏±‡∏ô

### ‡∏ó‡∏≥‡πÑ‡∏°‡∏ï‡πâ‡∏≠‡∏á‡πÉ‡∏ä‡πâ DMA?

**‡∏õ‡∏±‡∏ç‡∏´‡∏≤‡∏Ç‡∏≠‡∏á‡∏Å‡∏≤‡∏£‡πÑ‡∏°‡πà‡πÉ‡∏ä‡πâ DMA:**
```c
// ‚ùå CPU ‡∏ï‡πâ‡∏≠‡∏á‡∏£‡∏≠ ADC conversion
for (int i = 0; i < 1000; i++) {
    adc_buffer[i] = ADC_Read(ADC_CH_0);  // CPU blocked!
}

// ‚ùå CPU ‡∏ï‡πâ‡∏≠‡∏á‡∏£‡∏≠‡∏™‡πà‡∏á‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏ó‡∏≤‡∏á USART
for (int i = 0; i < 1000; i++) {
    USART_WriteByte(data[i]);  // CPU blocked!
}
```

**‡∏Ç‡πâ‡∏≠‡∏î‡∏µ‡∏Ç‡∏≠‡∏á‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ DMA:**
```c
// ‚úÖ DMA ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏≠‡∏±‡∏ï‡πÇ‡∏ô‡∏°‡∏±‡∏ï‡∏¥ CPU ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏≠‡∏∑‡πà‡∏ô‡πÑ‡∏î‡πâ
DMA_ADC_Init(DMA_CH1, adc_buffer, 1000, 1);
DMA_Start(DMA_CH1);

// CPU ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏≠‡∏∑‡πà‡∏ô‡πÑ‡∏î‡πâ‡∏ó‡∏±‡∏ô‡∏ó‡∏µ!
process_previous_data();
calculate_statistics();
update_display();
```

### Transfer Modes

#### 1. Normal Mode
- ‡∏ñ‡πà‡∏≤‡∏¢‡πÇ‡∏≠‡∏ô‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏Ñ‡∏£‡∏±‡πâ‡∏á‡πÄ‡∏î‡∏µ‡∏¢‡∏ß‡πÅ‡∏•‡πâ‡∏ß‡∏´‡∏¢‡∏∏‡∏î
- ‡πÄ‡∏´‡∏°‡∏≤‡∏∞‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö: Memory copy, Single transfer

```c
DMA_Config_t config = {
    .mode = DMA_MODE_NORMAL,
    .buffer_size = 100
};
// ‡∏ñ‡πà‡∏≤‡∏¢‡πÇ‡∏≠‡∏ô 100 bytes ‡πÅ‡∏•‡πâ‡∏ß‡∏´‡∏¢‡∏∏‡∏î
```

#### 2. Circular Mode
- ‡∏ñ‡πà‡∏≤‡∏¢‡πÇ‡∏≠‡∏ô‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏ß‡∏ô‡∏ã‡πâ‡∏≥ (ring buffer)
- ‡πÄ‡∏°‡∏∑‡πà‡∏≠‡∏ñ‡∏∂‡∏á‡∏à‡∏∏‡∏î‡∏™‡∏¥‡πâ‡∏ô‡∏™‡∏∏‡∏î buffer ‡∏à‡∏∞‡∏Å‡∏•‡∏±‡∏ö‡πÑ‡∏õ‡πÄ‡∏£‡∏¥‡πà‡∏°‡∏ï‡πâ‡∏ô‡∏≠‡∏±‡∏ï‡πÇ‡∏ô‡∏°‡∏±‡∏ï‡∏¥
- ‡πÄ‡∏´‡∏°‡∏≤‡∏∞‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö: ADC continuous, USART RX, Audio streaming

```c
DMA_Config_t config = {
    .mode = DMA_MODE_CIRCULAR,
    .buffer_size = 100
};
// ‡∏ñ‡πà‡∏≤‡∏¢‡πÇ‡∏≠‡∏ô‡∏ß‡∏ô‡∏ã‡πâ‡∏≥: 0‚Üí99‚Üí0‚Üí99‚Üí...
```

### Priority Levels

DMA ‡∏°‡∏µ 2 ‡∏£‡∏∞‡∏î‡∏±‡∏ö priority:

1. **Hardware Priority** (‡∏ï‡∏≤‡∏° channel number)
   - Channel 1 > Channel 2 > ... > Channel 7
   - ‡πÉ‡∏ä‡πâ‡πÄ‡∏°‡∏∑‡πà‡∏≠ software priority ‡πÄ‡∏ó‡πà‡∏≤‡∏Å‡∏±‡∏ô

2. **Software Priority** (‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤‡πÑ‡∏î‡πâ)
   - Very High > High > Medium > Low
   - Override hardware priority

```c
// ‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á: Channel 7 ‡πÅ‡∏ï‡πà priority Very High
DMA_Config_t config = {
    .channel = DMA_CH7,
    .priority = DMA_PRIORITY_VERY_HIGH  // ‡∏à‡∏∞‡πÑ‡∏î‡πâ priority ‡∏™‡∏π‡∏á‡∏Å‡∏ß‡πà‡∏≤ CH1-6 ‡∏ó‡∏µ‡πà‡πÄ‡∏õ‡πá‡∏ô Low
};
```

---

## ‡∏Å‡∏≤‡∏£‡πÄ‡∏£‡∏¥‡πà‡∏°‡∏ï‡πâ‡∏ô‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô

### 1. ‡∏Å‡∏≤‡∏£‡∏ï‡∏¥‡∏î‡∏ï‡∏±‡πâ‡∏á

Include header file ‡πÉ‡∏ô‡πÇ‡∏õ‡∏£‡πÅ‡∏Å‡∏£‡∏°:

```c
#include "SimpleHAL/SimpleHAL.h"  // ‡∏£‡∏ß‡∏° SimpleDMA ‡∏≠‡∏¢‡∏π‡πà‡πÅ‡∏•‡πâ‡∏ß
// ‡∏´‡∏£‡∏∑‡∏≠
#include "SimpleHAL/SimpleDMA.h"
```

### 2. ‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á‡πÇ‡∏Ñ‡πâ‡∏î‡∏û‡∏∑‡πâ‡∏ô‡∏ê‡∏≤‡∏ô

```c
#include "SimpleHAL/SimpleHAL.h"

int main(void) {
    // ‡πÄ‡∏£‡∏¥‡πà‡∏°‡∏ï‡πâ‡∏ô‡∏£‡∏∞‡∏ö‡∏ö
    SystemCoreClockUpdate();
    Delay_Init();
    
    // ‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á: Copy memory ‡∏î‡πâ‡∏ß‡∏¢ DMA
    uint8_t src[100], dst[100];
    
    // ‡πÄ‡∏ï‡∏¥‡∏°‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•
    for (int i = 0; i < 100; i++) {
        src[i] = i;
    }
    
    // Copy ‡∏î‡πâ‡∏ß‡∏¢ DMA (blocking)
    DMA_MemCopy(dst, src, 100);
    
    // ‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏ú‡∏•‡∏•‡∏±‡∏û‡∏ò‡πå
    for (int i = 0; i < 100; i++) {
        if (dst[i] != src[i]) {
            printf("Error!\n");
        }
    }
    
    printf("Copy complete!\n");
}
```

---

## ‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô‡∏Ç‡∏±‡πâ‡∏ô‡∏û‡∏∑‡πâ‡∏ô‡∏ê‡∏≤‡∏ô

### 1. Memory-to-Memory Transfer

#### Blocking Mode (‡∏£‡∏≠‡∏à‡∏ô‡πÄ‡∏™‡∏£‡πá‡∏à)

```c
uint8_t source[1000];
uint8_t destination[1000];

// Copy ‡∏î‡πâ‡∏ß‡∏¢ DMA (blocking)
DMA_MemCopy(destination, source, 1000);

// ‡πÇ‡∏Ñ‡πâ‡∏î‡∏ö‡∏£‡∏£‡∏ó‡∏±‡∏î‡∏ô‡∏µ‡πâ‡∏à‡∏∞‡∏£‡∏±‡∏ô‡∏´‡∏•‡∏±‡∏á‡∏à‡∏≤‡∏Å copy ‡πÄ‡∏™‡∏£‡πá‡∏à
printf("Copy done!\n");
```

#### Non-blocking Mode (‡πÑ‡∏°‡πà‡∏£‡∏≠)

```c
// Copy ‡∏î‡πâ‡∏ß‡∏¢ DMA (non-blocking)
DMA_MemCopyAsync(DMA_CH1, destination, source, 1000);

// CPU ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏≠‡∏∑‡πà‡∏ô‡πÑ‡∏î‡πâ‡∏ó‡∏±‡∏ô‡∏ó‡∏µ
do_other_work();

// ‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏™‡∏ñ‡∏≤‡∏ô‡∏∞
while (DMA_GetStatus(DMA_CH1) != DMA_STATUS_COMPLETE) {
    // ‡∏£‡∏≠‡∏´‡∏£‡∏∑‡∏≠‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏≠‡∏∑‡πà‡∏ô
}
```

### 2. ‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ Callbacks

```c
volatile uint8_t done = 0;

void on_complete(DMA_Channel channel) {
    done = 1;
    printf("Transfer complete!\n");
}

void on_error(DMA_Channel channel) {
    printf("Transfer error!\n");
}

int main(void) {
    // ‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ callbacks
    DMA_SetTransferCompleteCallback(DMA_CH1, on_complete);
    DMA_SetErrorCallback(DMA_CH1, on_error);
    
    // ‡πÄ‡∏£‡∏¥‡πà‡∏° transfer
    DMA_MemCopyAsync(DMA_CH1, dst, src, 1000);
    
    // ‡∏£‡∏≠‡∏ú‡πà‡∏≤‡∏ô callback
    while (!done) {
        // ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏≠‡∏∑‡πà‡∏ô
    }
}
```

### 3. Memory Set

```c
uint8_t buffer[1000];

// Clear buffer (set ‡πÄ‡∏õ‡πá‡∏ô 0)
DMA_MemSet(buffer, 0, 1000);

// Fill buffer ‡∏î‡πâ‡∏ß‡∏¢‡∏Ñ‡πà‡∏≤ 0xFF
DMA_MemSet(buffer, 0xFF, 1000);
```

---

## ‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô‡∏Ç‡∏±‡πâ‡∏ô‡∏Å‡∏•‡∏≤‡∏á

### 1. DMA ‡∏Å‡∏±‡∏ö ADC

#### Single Channel Continuous

```c
#define SAMPLES 100
uint16_t adc_buffer[SAMPLES];

// ‡πÄ‡∏£‡∏¥‡πà‡∏°‡∏ï‡πâ‡∏ô ADC
ADC_SimpleInit();

// ‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ DMA ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö ADC (circular mode)
DMA_ADC_Init(DMA_CH1, adc_buffer, SAMPLES, 1);
DMA_Start(DMA_CH1);

// ‡πÄ‡∏£‡∏¥‡πà‡∏° ADC continuous conversion
ADC_SoftwareStartConvCmd(ADC1, ENABLE);

// ‡∏≠‡πà‡∏≤‡∏ô‡∏Ñ‡πà‡∏≤‡∏à‡∏≤‡∏Å buffer
while (1) {
    uint16_t latest = adc_buffer[SAMPLES - 1];
    float voltage = ADC_ToVoltage(latest, 3.3);
    printf("Voltage: %.3fV\n", voltage);
    Delay_Ms(100);
}
```

#### Multi-Channel

```c
#define NUM_CHANNELS 3
#define SAMPLES_PER_CH 10
uint16_t adc_buffer[NUM_CHANNELS * SAMPLES_PER_CH];

// ‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ ADC multi-channel
ADC_Channel channels[] = {ADC_CH_PA2, ADC_CH_PA1, ADC_CH_PC4};
ADC_SimpleInitChannels(channels, NUM_CHANNELS);

// ‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ DMA
DMA_ADC_InitMultiChannel(DMA_CH1, adc_buffer, NUM_CHANNELS, SAMPLES_PER_CH);
DMA_Start(DMA_CH1);

// Buffer layout: [CH0, CH1, CH2, CH0, CH1, CH2, ...]
// ‡∏Ñ‡∏≥‡∏ô‡∏ß‡∏ì‡∏Ñ‡πà‡∏≤‡πÄ‡∏â‡∏•‡∏µ‡πà‡∏¢ channel 0
uint32_t sum = 0;
for (int i = 0; i < SAMPLES_PER_CH; i++) {
    sum += adc_buffer[i * NUM_CHANNELS + 0];  // Channel 0
}
uint16_t avg = sum / SAMPLES_PER_CH;
```

### 2. DMA ‡∏Å‡∏±‡∏ö USART

#### Transmission (TX)

```c
uint8_t tx_buffer[256];

// ‡πÄ‡∏ï‡∏£‡∏µ‡∏¢‡∏°‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•
sprintf((char*)tx_buffer, "Hello from DMA!\n");

// ‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ DMA ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö USART TX
USART_SimpleInit(BAUD_115200, USART_PINS_DEFAULT);
DMA_USART_InitTx(DMA_CH2, tx_buffer, 256);

// ‡∏™‡πà‡∏á‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•
DMA_USART_Transmit(DMA_CH2, tx_buffer, strlen((char*)tx_buffer));

// CPU ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏≠‡∏∑‡πà‡∏ô‡πÑ‡∏î‡πâ
while (DMA_GetStatus(DMA_CH2) == DMA_STATUS_BUSY) {
    do_other_work();
}
```

#### Reception (RX) - Circular Buffer

```c
#define RX_BUF_SIZE 128
uint8_t rx_buffer[RX_BUF_SIZE];
uint16_t last_pos = 0;

// ‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ DMA circular buffer
USART_SimpleInit(BAUD_115200, USART_PINS_DEFAULT);
DMA_USART_InitRx(DMA_CH3, rx_buffer, RX_BUF_SIZE, 1);  // Circular mode
DMA_Start(DMA_CH3);

while (1) {
    // ‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡πÉ‡∏´‡∏°‡πà
    uint16_t current_pos = DMA_USART_GetReceivedCount(DMA_CH3, RX_BUF_SIZE);
    
    if (current_pos != last_pos) {
        // ‡∏°‡∏µ‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡πÉ‡∏´‡∏°‡πà
        if (current_pos > last_pos) {
            // ‡∏õ‡∏£‡∏∞‡∏°‡∏ß‡∏•‡∏ú‡∏•‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏• [last_pos, current_pos)
            process_data(&rx_buffer[last_pos], current_pos - last_pos);
        } else {
            // Wrap around: ‡∏õ‡∏£‡∏∞‡∏°‡∏ß‡∏•‡∏ú‡∏• [last_pos, RX_BUF_SIZE) ‡πÅ‡∏•‡∏∞ [0, current_pos)
            process_data(&rx_buffer[last_pos], RX_BUF_SIZE - last_pos);
            process_data(&rx_buffer[0], current_pos);
        }
        
        last_pos = current_pos;
    }
    
    Delay_Ms(10);
}
```

### 3. DMA ‡∏Å‡∏±‡∏ö SPI

```c
#define TRANSFER_SIZE 64
uint8_t tx_data[TRANSFER_SIZE];
uint8_t rx_data[TRANSFER_SIZE];

// ‡πÄ‡∏ï‡∏£‡∏µ‡∏¢‡∏°‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•
for (int i = 0; i < TRANSFER_SIZE; i++) {
    tx_data[i] = i;
}

// ‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ SPI ‡πÅ‡∏•‡∏∞ DMA
SPI_SimpleInit(SPI_MODE0, SPI_1MHZ, SPI_PINS_DEFAULT);
DMA_SPI_Init(DMA_CH4, DMA_CH5);  // TX=CH4, RX=CH5

// ‡∏™‡πà‡∏á‡πÅ‡∏•‡∏∞‡∏£‡∏±‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•
SPI_SetCS(0);  // CS = LOW
DMA_SPI_TransferBuffer(DMA_CH4, DMA_CH5, tx_data, rx_data, TRANSFER_SIZE);
SPI_SetCS(1);  // CS = HIGH

// ‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏ó‡∏µ‡πà‡∏£‡∏±‡∏ö
for (int i = 0; i < TRANSFER_SIZE; i++) {
    printf("%02X ", rx_data[i]);
}
```

---

## ‡πÄ‡∏ó‡∏Ñ‡∏ô‡∏¥‡∏Ñ‡∏Ç‡∏±‡πâ‡∏ô‡∏™‡∏π‡∏á

### 1. Double Buffering

‡πÄ‡∏ó‡∏Ñ‡∏ô‡∏¥‡∏Ñ‡∏ô‡∏µ‡πâ‡πÉ‡∏ä‡πâ 2 buffers ‡∏™‡∏•‡∏±‡∏ö‡∏Å‡∏±‡∏ô ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡πÉ‡∏´‡πâ CPU ‡πÅ‡∏•‡∏∞ DMA ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏û‡∏£‡πâ‡∏≠‡∏°‡∏Å‡∏±‡∏ô:

```c
#define BUF_SIZE 256

uint8_t buffer_a[BUF_SIZE];
uint8_t buffer_b[BUF_SIZE];
uint8_t* processing_buf = buffer_a;
uint8_t* filling_buf = buffer_b;

volatile uint8_t dma_done = 0;

void on_dma_complete(DMA_Channel ch) {
    dma_done = 1;
}

int main(void) {
    DMA_SetTransferCompleteCallback(DMA_CH1, on_dma_complete);
    
    while (1) {
        // 1. CPU ‡πÄ‡∏ï‡∏£‡∏µ‡∏¢‡∏°‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡πÉ‡∏ô filling_buf
        prepare_data(filling_buf);
        
        // 2. ‡πÄ‡∏£‡∏¥‡πà‡∏° DMA transfer ‡∏à‡∏≤‡∏Å filling_buf
        dma_done = 0;
        DMA_MemCopyAsync(DMA_CH1, output, filling_buf, BUF_SIZE);
        
        // 3. ‡∏™‡∏•‡∏±‡∏ö buffers
        uint8_t* temp = processing_buf;
        processing_buf = filling_buf;
        filling_buf = temp;
        
        // 4. CPU ‡∏õ‡∏£‡∏∞‡∏°‡∏ß‡∏•‡∏ú‡∏• processing_buf ‡∏Ç‡∏ì‡∏∞‡∏ó‡∏µ‡πà DMA ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô
        process_data(processing_buf);
        
        // 5. ‡∏£‡∏≠‡πÉ‡∏´‡πâ DMA ‡πÄ‡∏™‡∏£‡πá‡∏à (‡∏ñ‡πâ‡∏≤‡∏¢‡∏±‡∏á‡πÑ‡∏°‡πà‡πÄ‡∏™‡∏£‡πá‡∏à)
        while (!dma_done);
    }
}
```

**‡∏õ‡∏£‡∏∞‡πÇ‡∏¢‡∏ä‡∏ô‡πå:**
- CPU ‡πÅ‡∏•‡∏∞ DMA ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏û‡∏£‡πâ‡∏≠‡∏°‡∏Å‡∏±‡∏ô 100%
- ‡πÄ‡∏û‡∏¥‡πà‡∏° throughput ‡∏™‡∏π‡∏á‡∏™‡∏∏‡∏î
- ‡πÄ‡∏´‡∏°‡∏≤‡∏∞‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö: Audio/Video streaming, High-speed data acquisition

### 2. Priority Management

```c
// Scenario: ADC ‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏≤‡∏£ priority ‡∏™‡∏π‡∏á‡∏™‡∏∏‡∏î, USART ‡∏õ‡∏≤‡∏ô‡∏Å‡∏•‡∏≤‡∏á

// ADC - Very High Priority
DMA_Config_t adc_config = {
    .channel = DMA_CH1,
    .priority = DMA_PRIORITY_VERY_HIGH,
    // ...
};
DMA_SimpleInit(&adc_config);

// USART TX - Medium Priority
DMA_Config_t usart_config = {
    .channel = DMA_CH2,
    .priority = DMA_PRIORITY_MEDIUM,
    // ...
};
DMA_SimpleInit(&usart_config);

// ‡∏ñ‡πâ‡∏≤ ADC ‡πÅ‡∏•‡∏∞ USART request ‡∏û‡∏£‡πâ‡∏≠‡∏°‡∏Å‡∏±‡∏ô ‚Üí ADC ‡∏à‡∏∞‡πÑ‡∏î‡πâ‡∏Å‡πà‡∏≠‡∏ô
```

### 3. Error Handling

```c
volatile uint8_t error_occurred = 0;
volatile DMA_Channel error_channel = 0;

void on_error(DMA_Channel ch) {
    error_occurred = 1;
    error_channel = ch;
}

int main(void) {
    // ‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ error callback ‡∏ó‡∏∏‡∏Å channels
    for (DMA_Channel ch = DMA_CH1; ch <= DMA_CH7; ch++) {
        DMA_SetErrorCallback(ch, on_error);
    }
    
    // ‡πÄ‡∏£‡∏¥‡πà‡∏° transfer
    DMA_MemCopyAsync(DMA_CH1, dst, src, 1000);
    
    // ‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö error
    if (error_occurred) {
        printf("Error on channel %d\n", error_channel);
        
        // ‡∏£‡∏µ‡πÄ‡∏ã‡πá‡∏ï channel
        DMA_Reset(error_channel);
        
        // ‡∏•‡∏≠‡∏á‡πÉ‡∏´‡∏°‡πà
        DMA_Start(error_channel);
    }
}
```

### 4. Multi-Channel Coordination

```c
// ‡πÉ‡∏ä‡πâ‡∏´‡∏•‡∏≤‡∏¢ channels ‡∏û‡∏£‡πâ‡∏≠‡∏°‡∏Å‡∏±‡∏ô
volatile uint8_t ch1_done = 0, ch2_done = 0, ch3_done = 0;

void on_ch1_complete(DMA_Channel ch) { ch1_done = 1; }
void on_ch2_complete(DMA_Channel ch) { ch2_done = 1; }
void on_ch3_complete(DMA_Channel ch) { ch3_done = 1; }

int main(void) {
    // ‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ callbacks
    DMA_SetTransferCompleteCallback(DMA_CH1, on_ch1_complete);
    DMA_SetTransferCompleteCallback(DMA_CH2, on_ch2_complete);
    DMA_SetTransferCompleteCallback(DMA_CH3, on_ch3_complete);
    
    // ‡πÄ‡∏£‡∏¥‡πà‡∏° transfers ‡∏û‡∏£‡πâ‡∏≠‡∏°‡∏Å‡∏±‡∏ô
    DMA_MemCopyAsync(DMA_CH1, dst1, src1, 1000);
    DMA_MemCopyAsync(DMA_CH2, dst2, src2, 500);
    DMA_MemCopyAsync(DMA_CH3, dst3, src3, 200);
    
    // ‡∏£‡∏≠‡πÉ‡∏´‡πâ‡∏ó‡∏∏‡∏Å channels ‡πÄ‡∏™‡∏£‡πá‡∏à
    while (!ch1_done || !ch2_done || !ch3_done) {
        // ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏≠‡∏∑‡πà‡∏ô‡πÑ‡∏î‡πâ
    }
    
    printf("All transfers complete!\n");
}
```

---

## Best Practices

### 1. ‡∏Å‡∏≤‡∏£‡πÄ‡∏•‡∏∑‡∏≠‡∏Å Channel

| Peripheral | ‡πÅ‡∏ô‡∏∞‡∏ô‡∏≥ Channel | ‡πÄ‡∏´‡∏ï‡∏∏‡∏ú‡∏• |
|-----------|--------------|--------|
| ADC | CH1 | Priority ‡∏™‡∏π‡∏á, ‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏• real-time |
| USART TX | CH2 | Priority ‡∏Å‡∏•‡∏≤‡∏á-‡∏™‡∏π‡∏á |
| USART RX | CH3 | Priority ‡∏Å‡∏•‡∏≤‡∏á, circular buffer |
| SPI TX | CH4 | Priority ‡∏Å‡∏•‡∏≤‡∏á |
| SPI RX | CH5 | Priority ‡∏Å‡∏•‡∏≤‡∏á |
| Memory Copy | CH6, CH7 | Priority ‡∏ï‡πà‡∏≥, ‡πÑ‡∏°‡πà‡πÄ‡∏£‡πà‡∏á‡∏î‡πà‡∏ß‡∏ô |

### 2. Memory Alignment

```c
// ‚ùå ‡πÑ‡∏°‡πà‡∏î‡∏µ - ‡πÑ‡∏°‡πà align
uint8_t buffer[100];  // ‡∏≠‡∏≤‡∏à‡πÑ‡∏°‡πà align

// ‚úÖ ‡∏î‡∏µ - force alignment
uint8_t buffer[100] __attribute__((aligned(4)));

// ‚úÖ ‡∏î‡∏µ‡∏Å‡∏ß‡πà‡∏≤ - ‡πÉ‡∏ä‡πâ uint32_t
uint32_t buffer[25];  // 100 bytes, auto-aligned
```

### 3. Buffer Management

```c
// ‚ùå ‡πÑ‡∏°‡πà‡∏î‡∏µ - buffer ‡πÉ‡∏ô stack (‡∏≠‡∏≤‡∏à‡∏´‡∏°‡∏î‡∏≠‡∏≤‡∏¢‡∏∏)
void bad_example(void) {
    uint8_t buffer[100];  // Stack variable
    DMA_MemCopyAsync(DMA_CH1, dst, buffer, 100);  // ‚ùå ‡∏≠‡∏±‡∏ô‡∏ï‡∏£‡∏≤‡∏¢!
}  // buffer ‡∏´‡∏°‡∏î‡∏≠‡∏≤‡∏¢‡∏∏ ‡πÅ‡∏ï‡πà DMA ‡∏¢‡∏±‡∏á‡∏ó‡∏≥‡∏á‡∏≤‡∏ô!

// ‚úÖ ‡∏î‡∏µ - buffer global ‡∏´‡∏£‡∏∑‡∏≠ static
uint8_t buffer[100];  // Global

void good_example(void) {
    DMA_MemCopyAsync(DMA_CH1, dst, buffer, 100);  // ‚úÖ ‡∏õ‡∏•‡∏≠‡∏î‡∏†‡∏±‡∏¢
}

// ‚úÖ ‡∏î‡∏µ - buffer static ‡πÉ‡∏ô function
void also_good(void) {
    static uint8_t buffer[100];  // Static
    DMA_MemCopyAsync(DMA_CH1, dst, buffer, 100);  // ‚úÖ ‡∏õ‡∏•‡∏≠‡∏î‡∏†‡∏±‡∏¢
}
```

### 4. Interrupt Priority

```c
// ‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ interrupt priority ‡πÉ‡∏´‡πâ‡πÄ‡∏´‡∏°‡∏≤‡∏∞‡∏™‡∏°
void setup_interrupts(void) {
    // ADC DMA - Priority ‡∏™‡∏π‡∏á‡∏™‡∏∏‡∏î
    NVIC_SetPriority(DMA1_Channel1_IRQn, 0);
    
    // USART DMA - Priority ‡∏Å‡∏•‡∏≤‡∏á
    NVIC_SetPriority(DMA1_Channel2_IRQn, 1);
    NVIC_SetPriority(DMA1_Channel3_IRQn, 1);
    
    // Memory Copy - Priority ‡∏ï‡πà‡∏≥
    NVIC_SetPriority(DMA1_Channel6_IRQn, 2);
}
```

### 5. Performance Optimization

```c
// ‚ùå ‡∏ä‡πâ‡∏≤ - ‡πÉ‡∏ä‡πâ byte transfer ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏Ç‡∏ô‡∏≤‡∏î‡πÉ‡∏´‡∏ç‡πà
DMA_Config_t config = {
    .data_size = DMA_SIZE_BYTE,  // 8-bit
    .buffer_size = 1000
};

// ‚úÖ ‡πÄ‡∏£‡πá‡∏ß‡∏Å‡∏ß‡πà‡∏≤ - ‡πÉ‡∏ä‡πâ word transfer (‡∏ñ‡πâ‡∏≤ align ‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á)
DMA_Config_t config = {
    .data_size = DMA_SIZE_WORD,  // 32-bit
    .buffer_size = 250  // 1000 bytes / 4
};
// ‡πÄ‡∏£‡πá‡∏ß‡∏Å‡∏ß‡πà‡∏≤‡∏ñ‡∏∂‡∏á 4 ‡πÄ‡∏ó‡πà‡∏≤!
```

---

## API Reference

### Basic Functions

#### `DMA_SimpleInit(DMA_Config_t* config)`
‡πÄ‡∏£‡∏¥‡πà‡∏°‡∏ï‡πâ‡∏ô DMA channel ‡∏ï‡∏≤‡∏° configuration

**Parameters:**
- `config` - pointer ‡πÑ‡∏õ‡∏¢‡∏±‡∏á configuration structure

**Example:**
```c
DMA_Config_t config = {
    .channel = DMA_CH1,
    .direction = DMA_DIR_MEM_TO_MEM,
    .priority = DMA_PRIORITY_HIGH,
    .data_size = DMA_SIZE_BYTE,
    .mode = DMA_MODE_NORMAL,
    .mem_increment = 1,
    .periph_increment = 1,
    .periph_addr = (uint32_t)src,
    .mem_addr = (uint32_t)dst,
    .buffer_size = 100
};
DMA_SimpleInit(&config);
```

#### `DMA_Start(DMA_Channel channel)`
‡πÄ‡∏£‡∏¥‡πà‡∏°‡∏Å‡∏≤‡∏£‡∏ñ‡πà‡∏≤‡∏¢‡πÇ‡∏≠‡∏ô‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•

#### `DMA_Stop(DMA_Channel channel)`
‡∏´‡∏¢‡∏∏‡∏î‡∏Å‡∏≤‡∏£‡∏ñ‡πà‡∏≤‡∏¢‡πÇ‡∏≠‡∏ô‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•

#### `DMA_GetStatus(DMA_Channel channel)`
‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏™‡∏ñ‡∏≤‡∏ô‡∏∞‡∏Ç‡∏≠‡∏á channel

**Returns:** `DMA_Status` - IDLE, BUSY, COMPLETE, ERROR

### Memory Functions

#### `DMA_MemCopy(void* dst, const void* src, uint16_t size)`
Copy memory ‡πÅ‡∏ö‡∏ö blocking

#### `DMA_MemCopyAsync(DMA_Channel channel, void* dst, const void* src, uint16_t size)`
Copy memory ‡πÅ‡∏ö‡∏ö non-blocking

#### `DMA_MemSet(void* dst, uint8_t value, uint16_t size)`
Set memory ‡∏î‡πâ‡∏ß‡∏¢‡∏Ñ‡πà‡∏≤‡∏ó‡∏µ‡πà‡∏Å‡∏≥‡∏´‡∏ô‡∏î

### ADC Functions

#### `DMA_ADC_Init(DMA_Channel channel, uint16_t* buffer, uint16_t buffer_size, uint8_t circular)`
‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ DMA ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö ADC

#### `DMA_ADC_InitMultiChannel(DMA_Channel channel, uint16_t* buffer, uint8_t num_channels, uint16_t samples_per_channel)`
‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ DMA ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö ADC multi-channel

### USART Functions

#### `DMA_USART_InitTx(DMA_Channel channel, uint8_t* buffer, uint16_t buffer_size)`
‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ DMA ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö USART TX

#### `DMA_USART_InitRx(DMA_Channel channel, uint8_t* buffer, uint16_t buffer_size, uint8_t circular)`
‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ DMA ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö USART RX

#### `DMA_USART_Transmit(DMA_Channel channel, const uint8_t* data, uint16_t length)`
‡∏™‡πà‡∏á‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏ú‡πà‡∏≤‡∏ô USART ‡∏î‡πâ‡∏ß‡∏¢ DMA

#### `DMA_USART_GetReceivedCount(DMA_Channel channel, uint16_t buffer_size)`
‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏à‡∏≥‡∏ô‡∏ß‡∏ô‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏ó‡∏µ‡πà‡∏£‡∏±‡∏ö‡πÑ‡∏î‡πâ

### SPI Functions

#### `DMA_SPI_Init(DMA_Channel tx_channel, DMA_Channel rx_channel)`
‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ DMA ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö SPI

#### `DMA_SPI_TransferBuffer(DMA_Channel tx_channel, DMA_Channel rx_channel, const uint8_t* tx_data, uint8_t* rx_data, uint16_t length)`
‡∏™‡πà‡∏á‡πÅ‡∏•‡∏∞‡∏£‡∏±‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏ú‡πà‡∏≤‡∏ô SPI ‡∏î‡πâ‡∏ß‡∏¢ DMA

---

## Troubleshooting

### ‡∏õ‡∏±‡∏ç‡∏´‡∏≤‡∏ó‡∏µ‡πà‡∏û‡∏ö‡∏ö‡πà‡∏≠‡∏¢

#### 1. DMA ‡πÑ‡∏°‡πà‡∏ó‡∏≥‡∏á‡∏≤‡∏ô

**‡∏≠‡∏≤‡∏Å‡∏≤‡∏£:** DMA_GetStatus() ‡∏¢‡∏±‡∏á‡∏Ñ‡∏á‡πÄ‡∏õ‡πá‡∏ô IDLE

**‡∏™‡∏≤‡πÄ‡∏´‡∏ï‡∏∏‡πÅ‡∏•‡∏∞‡πÅ‡∏Å‡πâ‡πÑ‡∏Ç:**
```c
// ‚ùå ‡∏•‡∏∑‡∏° Start
DMA_SimpleInit(&config);
// DMA ‡πÑ‡∏°‡πà‡∏ó‡∏≥‡∏á‡∏≤‡∏ô!

// ‚úÖ ‡∏ï‡πâ‡∏≠‡∏á Start
DMA_SimpleInit(&config);
DMA_Start(DMA_CH1);  // ‡πÄ‡∏£‡∏¥‡πà‡∏°‡∏ó‡∏≥‡∏á‡∏≤‡∏ô
```

#### 2. ‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏ú‡∏¥‡∏î‡∏û‡∏•‡∏≤‡∏î

**‡∏≠‡∏≤‡∏Å‡∏≤‡∏£:** ‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏ó‡∏µ‡πà‡∏ñ‡πà‡∏≤‡∏¢‡πÇ‡∏≠‡∏ô‡πÑ‡∏°‡πà‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á

**‡∏™‡∏≤‡πÄ‡∏´‡∏ï‡∏∏:** Buffer ‡∏´‡∏°‡∏î‡∏≠‡∏≤‡∏¢‡∏∏‡∏´‡∏£‡∏∑‡∏≠‡∏ñ‡∏π‡∏Å‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ô‡∏ó‡∏±‡∏ö

```c
// ‚ùå Buffer ‡πÉ‡∏ô stack
void bad(void) {
    uint8_t buf[100];
    DMA_MemCopyAsync(DMA_CH1, dst, buf, 100);
}  // buf ‡∏´‡∏°‡∏î‡∏≠‡∏≤‡∏¢‡∏∏!

// ‚úÖ ‡πÉ‡∏ä‡πâ global/static
static uint8_t buf[100];
void good(void) {
    DMA_MemCopyAsync(DMA_CH1, dst, buf, 100);
}
```

#### 3. Callback ‡πÑ‡∏°‡πà‡∏ñ‡∏π‡∏Å‡πÄ‡∏£‡∏µ‡∏¢‡∏Å

**‡∏™‡∏≤‡πÄ‡∏´‡∏ï‡∏∏:** ‡∏•‡∏∑‡∏°‡πÄ‡∏õ‡∏¥‡∏î interrupt

```c
// ‚ùå ‡∏ï‡∏±‡πâ‡∏á callback ‡πÅ‡∏ï‡πà‡πÑ‡∏°‡πà‡πÄ‡∏õ‡∏¥‡∏î interrupt
DMA_SetTransferCompleteCallback(DMA_CH1, on_complete);
// Callback ‡πÑ‡∏°‡πà‡∏ó‡∏≥‡∏á‡∏≤‡∏ô!

// ‚úÖ Callback ‡∏à‡∏∞‡πÄ‡∏õ‡∏¥‡∏î interrupt ‡∏≠‡∏±‡∏ï‡πÇ‡∏ô‡∏°‡∏±‡∏ï‡∏¥
DMA_SetTransferCompleteCallback(DMA_CH1, on_complete);
// ‡∏ï‡∏≠‡∏ô‡∏ô‡∏µ‡πâ callback ‡∏à‡∏∞‡∏ó‡∏≥‡∏á‡∏≤‡∏ô
```

#### 4. ADC DMA ‡πÑ‡∏°‡πà‡∏≠‡πà‡∏≤‡∏ô‡∏Ñ‡πà‡∏≤

**‡∏™‡∏≤‡πÄ‡∏´‡∏ï‡∏∏:** ‡∏•‡∏∑‡∏°‡πÄ‡∏õ‡∏¥‡∏î ADC DMA mode

```c
// ‚ùå ‡∏•‡∏∑‡∏°‡πÄ‡∏õ‡∏¥‡∏î ADC DMA
DMA_ADC_Init(DMA_CH1, buffer, 100, 1);
DMA_Start(DMA_CH1);
// ADC ‡πÑ‡∏°‡πà‡∏™‡πà‡∏á‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡πÑ‡∏õ DMA!

// ‚úÖ DMA_ADC_Init() ‡πÄ‡∏õ‡∏¥‡∏î‡πÉ‡∏´‡πâ‡∏≠‡∏±‡∏ï‡πÇ‡∏ô‡∏°‡∏±‡∏ï‡∏¥‡πÅ‡∏•‡πâ‡∏ß
DMA_ADC_Init(DMA_CH1, buffer, 100, 1);
DMA_Start(DMA_CH1);
ADC_SoftwareStartConvCmd(ADC1, ENABLE);  // ‡πÄ‡∏£‡∏¥‡πà‡∏° conversion
```

#### 5. Performance ‡πÑ‡∏°‡πà‡∏î‡∏µ‡∏ï‡∏≤‡∏°‡∏ó‡∏µ‡πà‡∏Ñ‡∏≤‡∏î‡∏´‡∏ß‡∏±‡∏á

**‡∏™‡∏≤‡πÄ‡∏´‡∏ï‡∏∏:** ‡πÉ‡∏ä‡πâ data size ‡πÑ‡∏°‡πà‡πÄ‡∏´‡∏°‡∏≤‡∏∞‡∏™‡∏°

```c
// ‚ùå ‡∏ä‡πâ‡∏≤ - ‡πÉ‡∏ä‡πâ byte transfer
config.data_size = DMA_SIZE_BYTE;
config.buffer_size = 1000;

// ‚úÖ ‡πÄ‡∏£‡πá‡∏ß‡∏Å‡∏ß‡πà‡∏≤ - ‡πÉ‡∏ä‡πâ word transfer (‡∏ñ‡πâ‡∏≤ align ‡∏ñ‡∏π‡∏Å)
config.data_size = DMA_SIZE_WORD;
config.buffer_size = 250;  // 1000/4
```

---

## ‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô‡∏à‡∏£‡∏¥‡∏á

### 1. Data Logger

```c
// ‡∏ö‡∏±‡∏ô‡∏ó‡∏∂‡∏Å‡∏Ñ‡πà‡∏≤ ADC ‡∏ó‡∏∏‡∏Å‡πÜ 1ms ‡πÄ‡∏õ‡πá‡∏ô‡πÄ‡∏ß‡∏•‡∏≤ 10 ‡∏ß‡∏¥‡∏ô‡∏≤‡∏ó‡∏µ
#define SAMPLE_RATE 1000  // Hz
#define DURATION 10       // seconds
#define TOTAL_SAMPLES (SAMPLE_RATE * DURATION)

uint16_t adc_log[TOTAL_SAMPLES];

void start_logging(void) {
    DMA_ADC_Init(DMA_CH1, adc_log, TOTAL_SAMPLES, 0);  // Normal mode
    DMA_Start(DMA_CH1);
    
    // ‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ ADC timer trigger (1kHz)
    // ... (‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤ timer)
    
    // ‡∏£‡∏≠‡∏à‡∏ô‡πÄ‡∏ï‡πá‡∏°
    while (DMA_GetStatus(DMA_CH1) != DMA_STATUS_COMPLETE);
    
    // ‡∏ö‡∏±‡∏ô‡∏ó‡∏∂‡∏Å‡∏•‡∏á Flash/SD card
    save_to_storage(adc_log, TOTAL_SAMPLES);
}
```

### 2. Serial Protocol Parser

```c
#define RX_BUF_SIZE 256
uint8_t rx_buffer[RX_BUF_SIZE];
uint16_t last_pos = 0;

void parse_serial_data(void) {
    uint16_t current_pos = DMA_USART_GetReceivedCount(DMA_CH3, RX_BUF_SIZE);
    
    if (current_pos != last_pos) {
        // ‡∏°‡∏µ‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡πÉ‡∏´‡∏°‡πà
        uint16_t start = last_pos;
        uint16_t end = current_pos;
        
        // ‡∏´‡∏≤ packet delimiter (‡πÄ‡∏ä‡πà‡∏ô '\n')
        for (uint16_t i = start; i != end; i = (i + 1) % RX_BUF_SIZE) {
            if (rx_buffer[i] == '\n') {
                // ‡∏û‡∏ö packet ‡∏™‡∏°‡∏ö‡∏π‡∏£‡∏ì‡πå
                process_packet(rx_buffer, start, i);
                start = (i + 1) % RX_BUF_SIZE;
            }
        }
        
        last_pos = current_pos;
    }
}
```

---

**‡πÄ‡∏ß‡∏≠‡∏£‡πå‡∏ä‡∏±‡∏ô:** 1.0  
**‡∏ß‡∏±‡∏ô‡∏ó‡∏µ‡πà:** 2025-12-22  
**‡∏ú‡∏π‡πâ‡∏û‡∏±‡∏í‡∏ô‡∏≤:** CH32V003 SimpleHAL Team
