$date
	Tue Nov  1 17:57:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tests $end
$var wire 1 ! out $end
$var reg 1 " inp $end
$scope module u0 $end
$var wire 1 # con $end
$var wire 1 $ gnd $end
$var wire 1 " inp $end
$var wire 1 ! out $end
$var wire 1 % vdd $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
1#
0"
0!
$end
#10
1!
0#
1"
#20
0!
1#
0"
#30
1!
0#
1"
#40
0!
1#
0"
