#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Jun 13 17:29:54 2017
# Process ID: 107184
# Current directory: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_system_ila_0_synth_1
# Command line: vivado -log b2000t_c2c_bram_system_ila_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source b2000t_c2c_bram_system_ila_0.tcl
# Log file: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_system_ila_0_synth_1/b2000t_c2c_bram_system_ila_0.vds
# Journal file: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_system_ila_0_synth_1/vivado.jou
#-----------------------------------------------------------
source b2000t_c2c_bram_system_ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1294.184 ; gain = 279.000 ; free physical = 97045 ; free virtual = 199420
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_system_ila_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/synth/b2000t_c2c_bram_system_ila_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_6d24' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/hdl/bd_6d24.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_6d24_ila_lib_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_0/synth/bd_6d24_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24_ila_lib_0' (46#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/ip/ip_0/synth/bd_6d24_ila_lib_0.v:84]
INFO: [Synth 8-256] done synthesizing module 'bd_6d24' (47#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/hdl/bd_6d24.v:13]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_system_ila_0' (48#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/synth/b2000t_c2c_bram_system_ila_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1595.570 ; gain = 580.387 ; free physical = 96035 ; free virtual = 198419
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1595.570 ; gain = 580.387 ; free physical = 96035 ; free virtual = 198419
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2156.191 ; gain = 0.004 ; free physical = 95524 ; free virtual = 197907
Finished Constraint Validation : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95524 ; free virtual = 197907
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95524 ; free virtual = 197907
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95523 ; free virtual = 197907
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95521 ; free virtual = 197905
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95513 ; free virtual = 197898
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95488 ; free virtual = 197873
Finished Timing Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:11 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95488 ; free virtual = 197873
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:02:11 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95508 ; free virtual = 197893
Finished IO Insertion : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95508 ; free virtual = 197893
Finished Renaming Generated Instances : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95508 ; free virtual = 197893
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95508 ; free virtual = 197893
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95508 ; free virtual = 197893
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95508 ; free virtual = 197893
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95508 ; free virtual = 197893

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    15|
|2     |CFGLUT5  |    42|
|3     |LUT1     |    12|
|4     |LUT2     |    43|
|5     |LUT3     |    86|
|6     |LUT4     |    89|
|7     |LUT5     |    87|
|8     |LUT6     |   267|
|9     |MUXF7    |     5|
|10    |RAMB18E1 |     1|
|11    |SRL16E   |     7|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |   833|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 2156.191 ; gain = 1141.008 ; free physical = 95508 ; free virtual = 197893
synth_design: Time (s): cpu = 00:02:07 ; elapsed = 00:02:08 . Memory (MB): peak = 2156.191 ; gain = 984.504 ; free physical = 95457 ; free virtual = 197858
