{"Source Block": ["oh/elink/hdl/erx_protocol.v@291:334@HdlStmProcess", "        end\n      endcase\n   end // always @ ( posedge rx_lclk_div4 )\n   \n   // 3rd cycle\n   always @( posedge rx_lclk_div4 ) begin\n\n      // default pass-throughs\n      if(~stream_2) begin\n         ctrlmode_2    <= ctrlmode_1;\n         dstaddr_2     <= dstaddr_1;\n         datamode_2    <= datamode_1;\n         write_2       <= write_1;\n         access_2      <= access_1 & rxactive_1;\n      end else begin\n         dstaddr_2     <= dstaddr_2 + 32'h00000008;\n      end\n\n      data_2        <= data_1;\n      srcaddr_2     <= srcaddr_1;\n      stream_2      <= stream_1;\n\n      case( rxalign_1 )\n        // 7-5: Full packet is complete in 2nd cycle\n        3'd4:\n          srcaddr_2[7:0]  <= rx_data_in[63:56];\n        3'd3:\n          srcaddr_2[15:0] <= rx_data_in[63:48];\n        3'd2:\n          srcaddr_2[23:0] <= rx_data_in[63:40];\n        3'd1:\n          srcaddr_2[31:0] <= rx_data_in[63:32];\n        3'd0: begin\n           data_2[7:0]     <= rx_data_in[63:56];\n           srcaddr_2[31:0] <= rx_data_in[55:24];\n        end\n      endcase // case ( rxalign_1 )\n\n   end // always @ ( posedge rx_lclk_div4 )\n   \n/*  The spec says reads use the 'data' slot for src address, but apparently\n    the silicon has not read this spec.\n      if( write_1 ) begin\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[299, "      if(~stream_2) begin\n"], [300, "         ctrlmode_2    <= ctrlmode_1;\n"], [301, "         dstaddr_2     <= dstaddr_1;\n"], [302, "         datamode_2    <= datamode_1;\n"], [303, "         write_2       <= write_1;\n"], [304, "         access_2      <= access_1 & rxactive_1;\n"], [305, "      end else begin\n"], [306, "         dstaddr_2     <= dstaddr_2 + 32'h00000008;\n"], [307, "      end\n"], [313, "      case( rxalign_1 )\n"], [323, "        3'd0: begin\n"], [324, "           data_2[7:0]     <= rx_data_in[63:56];\n"], [325, "           srcaddr_2[31:0] <= rx_data_in[55:24];\n"], [326, "        end\n"]], "Add": [[307, "      if(~stream_2) \n"], [307, "\tbegin\n"], [307, "           ctrlmode_2    <= ctrlmode_1;\n"], [307, "           dstaddr_2     <= dstaddr_1;\n"], [307, "           datamode_2    <= datamode_1;\n"], [307, "           write_2       <= write_1;\n"], [307, "           access_2      <= access_1 & rxactive_1;\n"], [307, "\tend \n"], [307, "      else \n"], [307, "\tbegin\n"], [307, "           dstaddr_2     <= dstaddr_2 + 32'h00000008;\n"], [307, "\tend\n"], [313, "      case( rxalign_1[2:0] )\n"], [326, "        3'd0: \n"], [326, "\t  begin\n"], [326, "             data_2[7:0]     <= rx_data_in[63:56];\n"], [326, "             srcaddr_2[31:0] <= rx_data_in[55:24];\n"], [326, "          end\n"], [326, "\tdefault:;//TODO: include error message\n"]]}}