$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 3 PCLK $end
  $var wire 1 4 PRESETn $end
  $var wire 12 5 PADDR [11:0] $end
  $var wire 1 6 PSEL $end
  $var wire 1 7 PENABLE $end
  $var wire 1 8 PWRITE $end
  $var wire 32 9 PWDATA [31:0] $end
  $var wire 32 : PRDATA [31:0] $end
  $var wire 1 ; PREADY $end
  $var wire 1 < PSLVERR $end
  $scope module apb_design $end
   $var wire 32 > DW [31:0] $end
   $var wire 32 ? AW [31:0] $end
   $var wire 1 3 PCLK $end
   $var wire 1 4 PRESETn $end
   $var wire 12 5 PADDR [11:0] $end
   $var wire 1 6 PSEL $end
   $var wire 1 7 PENABLE $end
   $var wire 1 8 PWRITE $end
   $var wire 32 9 PWDATA [31:0] $end
   $var wire 32 : PRDATA [31:0] $end
   $var wire 1 ; PREADY $end
   $var wire 1 < PSLVERR $end
   $var wire 32 # mem[0] [31:0] $end
   $var wire 32 $ mem[1] [31:0] $end
   $var wire 32 % mem[2] [31:0] $end
   $var wire 32 & mem[3] [31:0] $end
   $var wire 32 ' mem[4] [31:0] $end
   $var wire 32 ( mem[5] [31:0] $end
   $var wire 32 ) mem[6] [31:0] $end
   $var wire 32 * mem[7] [31:0] $end
   $var wire 32 + mem[8] [31:0] $end
   $var wire 32 , mem[9] [31:0] $end
   $var wire 32 - mem[10] [31:0] $end
   $var wire 32 . mem[11] [31:0] $end
   $var wire 32 / mem[12] [31:0] $end
   $var wire 32 0 mem[13] [31:0] $end
   $var wire 32 1 mem[14] [31:0] $end
   $var wire 32 2 mem[15] [31:0] $end
   $var wire 4 = addr_index [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#2000
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 -
b00000000000000000000000000000000 .
b00000000000000000000000000000000 /
b00000000000000000000000000000000 0
b00000000000000000000000000000000 1
b00000000000000000000000000000000 2
03
04
b000000000000 5
06
07
08
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
1;
0<
b0000 =
b00000000000000000000000000100000 >
b00000000000000000000000000001100 ?
#12000
13
#22000
03
#32000
13
#42000
03
#52000
13
#62000
03
#72000
13
#82000
03
#92000
13
