{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724785779877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724785779877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 16:09:39 2024 " "Processing started: Tue Aug 27 16:09:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724785779877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724785779877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tr_flfp -c tr_flfp " "Command: quartus_map --read_settings_files=on --write_settings_files=off tr_flfp -c tr_flfp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724785779877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724785780238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724785780238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr_flfp.vhd 8 4 " "Found 8 design units, including 4 entities, in source file tr_flfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_llatch-Behaviour " "Found design unit 1: d_llatch-Behaviour" {  } { { "tr_flfp.vhd" "" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724785787874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pos_edge_flfp-Behaviour " "Found design unit 2: pos_edge_flfp-Behaviour" {  } { { "tr_flfp.vhd" "" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724785787874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neg_edge_flfp-Behaviour " "Found design unit 3: neg_edge_flfp-Behaviour" {  } { { "tr_flfp.vhd" "" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724785787874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 tr_flfp-Behaviour " "Found design unit 4: tr_flfp-Behaviour" {  } { { "tr_flfp.vhd" "" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724785787874 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_llatch " "Found entity 1: d_llatch" {  } { { "tr_flfp.vhd" "" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724785787874 ""} { "Info" "ISGN_ENTITY_NAME" "2 pos_edge_flfp " "Found entity 2: pos_edge_flfp" {  } { { "tr_flfp.vhd" "" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724785787874 ""} { "Info" "ISGN_ENTITY_NAME" "3 neg_edge_flfp " "Found entity 3: neg_edge_flfp" {  } { { "tr_flfp.vhd" "" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724785787874 ""} { "Info" "ISGN_ENTITY_NAME" "4 tr_flfp " "Found entity 4: tr_flfp" {  } { { "tr_flfp.vhd" "" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724785787874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724785787874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tr_flfp " "Elaborating entity \"tr_flfp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724785787907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_llatch d_llatch:nmrl_dlatch " "Elaborating entity \"d_llatch\" for hierarchy \"d_llatch:nmrl_dlatch\"" {  } { { "tr_flfp.vhd" "nmrl_dlatch" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724785787954 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q tr_flfp.vhd(15) " "VHDL Process Statement warning at tr_flfp.vhd(15): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "tr_flfp.vhd" "" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1724785787956 "|tr_flfp|d_llatch:nmrl_dlatch"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Qcon tr_flfp.vhd(15) " "VHDL Process Statement warning at tr_flfp.vhd(15): inferring latch(es) for signal or variable \"Qcon\", which holds its previous value in one or more paths through the process" {  } { { "tr_flfp.vhd" "" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1724785787956 "|tr_flfp|d_llatch:nmrl_dlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qcon tr_flfp.vhd(15) " "Inferred latch for \"Qcon\" at tr_flfp.vhd(15)" {  } { { "tr_flfp.vhd" "" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724785787957 "|tr_flfp|d_llatch:nmrl_dlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q tr_flfp.vhd(15) " "Inferred latch for \"Q\" at tr_flfp.vhd(15)" {  } { { "tr_flfp.vhd" "" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724785787957 "|tr_flfp|d_llatch:nmrl_dlatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_edge_flfp pos_edge_flfp:nmrl_pos_edge " "Elaborating entity \"pos_edge_flfp\" for hierarchy \"pos_edge_flfp:nmrl_pos_edge\"" {  } { { "tr_flfp.vhd" "nmrl_pos_edge" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724785787965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg_edge_flfp neg_edge_flfp:nmrl_neg_edge " "Elaborating entity \"neg_edge_flfp\" for hierarchy \"neg_edge_flfp:nmrl_neg_edge\"" {  } { { "tr_flfp.vhd" "nmrl_neg_edge" { Text "C:/Users/15491959/Desktop/qrt/tr_flfp.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724785787970 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724785788543 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724785788957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724785788957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724785789267 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724785789267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724785789267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724785789267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724785789287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 16:09:49 2024 " "Processing ended: Tue Aug 27 16:09:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724785789287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724785789287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724785789287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724785789287 ""}
