
*** Running vivado
    with args -log top_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1140.379 ; gain = 0.000
Command: synth_design -top top_wrapper -part xc7vx690tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27904
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1170.449 ; gain = 30.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_wrapper' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/hdl/top_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'top' [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_blk_mem_gen_0_0' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.runs/synth_1/.Xil/Vivado-21512-Desktop-0-Alienware-R7/realtime/top_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_blk_mem_gen_0_0' (1#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.runs/synth_1/.Xil/Vivado-21512-Desktop-0-Alienware-R7/realtime/top_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'top_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:76]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'top_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:76]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'top_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:76]
INFO: [Synth 8-6157] synthesizing module 'top_blk_mem_gen_0_1' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.runs/synth_1/.Xil/Vivado-21512-Desktop-0-Alienware-R7/realtime/top_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_blk_mem_gen_0_1' (2#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.runs/synth_1/.Xil/Vivado-21512-Desktop-0-Alienware-R7/realtime/top_blk_mem_gen_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'top_blk_mem_gen_0_1' is unconnected for instance 'blk_mem_gen_1' [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:91]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'top_blk_mem_gen_0_1' is unconnected for instance 'blk_mem_gen_1' [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:91]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'top_blk_mem_gen_0_1' has 16 connections declared, but only 14 given [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:91]
INFO: [Synth 8-6157] synthesizing module 'top_blk_mem_gen_1_2' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.runs/synth_1/.Xil/Vivado-21512-Desktop-0-Alienware-R7/realtime/top_blk_mem_gen_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_blk_mem_gen_1_2' (3#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.runs/synth_1/.Xil/Vivado-21512-Desktop-0-Alienware-R7/realtime/top_blk_mem_gen_1_2_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'top_blk_mem_gen_1_2' is unconnected for instance 'blk_mem_gen_2' [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:106]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'top_blk_mem_gen_1_2' is unconnected for instance 'blk_mem_gen_2' [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:106]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_2' of module 'top_blk_mem_gen_1_2' has 16 connections declared, but only 14 given [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:106]
INFO: [Synth 8-6157] synthesizing module 'top_inPlaceNTT_DIF_preco_0_0' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.runs/synth_1/.Xil/Vivado-21512-Desktop-0-Alienware-R7/realtime/top_inPlaceNTT_DIF_preco_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_inPlaceNTT_DIF_preco_0_0' (4#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.runs/synth_1/.Xil/Vivado-21512-Desktop-0-Alienware-R7/realtime/top_inPlaceNTT_DIF_preco_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'vec_rsc_triosy_lz' of module 'top_inPlaceNTT_DIF_preco_0_0' is unconnected for instance 'inPlaceNTT_DIF_preco_0' [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:121]
WARNING: [Synth 8-7071] port 'p_rsc_triosy_lz' of module 'top_inPlaceNTT_DIF_preco_0_0' is unconnected for instance 'inPlaceNTT_DIF_preco_0' [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:121]
WARNING: [Synth 8-7071] port 'r_rsc_triosy_lz' of module 'top_inPlaceNTT_DIF_preco_0_0' is unconnected for instance 'inPlaceNTT_DIF_preco_0' [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:121]
WARNING: [Synth 8-7071] port 'twiddle_rsc_triosy_lz' of module 'top_inPlaceNTT_DIF_preco_0_0' is unconnected for instance 'inPlaceNTT_DIF_preco_0' [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:121]
WARNING: [Synth 8-7071] port 'twiddle_h_rsc_triosy_lz' of module 'top_inPlaceNTT_DIF_preco_0_0' is unconnected for instance 'inPlaceNTT_DIF_preco_0' [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:121]
WARNING: [Synth 8-7023] instance 'inPlaceNTT_DIF_preco_0' of module 'top_inPlaceNTT_DIF_preco_0_0' has 37 connections declared, but only 32 given [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:121]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_wrapper' (6#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/hdl/top_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.359 ; gain = 80.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.359 ; gain = 80.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.359 ; gain = 80.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1221.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/ip/top_inPlaceNTT_DIF_preco_0_0/top_inPlaceNTT_DIF_preco_0_0/top_inPlaceNTT_DIF_preco_0_0_in_context.xdc] for cell 'top_i/inPlaceNTT_DIF_preco_0'
Finished Parsing XDC File [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/ip/top_inPlaceNTT_DIF_preco_0_0/top_inPlaceNTT_DIF_preco_0_0/top_inPlaceNTT_DIF_preco_0_0_in_context.xdc] for cell 'top_i/inPlaceNTT_DIF_preco_0'
Parsing XDC File [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/ip/top_blk_mem_gen_0_0/top_blk_mem_gen_0_0/top_blk_mem_gen_0_1_in_context.xdc] for cell 'top_i/blk_mem_gen_0'
Finished Parsing XDC File [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/ip/top_blk_mem_gen_0_0/top_blk_mem_gen_0_0/top_blk_mem_gen_0_1_in_context.xdc] for cell 'top_i/blk_mem_gen_0'
Parsing XDC File [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/ip/top_blk_mem_gen_0_1/top_blk_mem_gen_0_1/top_blk_mem_gen_0_1_in_context.xdc] for cell 'top_i/blk_mem_gen_1'
Finished Parsing XDC File [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/ip/top_blk_mem_gen_0_1/top_blk_mem_gen_0_1/top_blk_mem_gen_0_1_in_context.xdc] for cell 'top_i/blk_mem_gen_1'
Parsing XDC File [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/ip/top_blk_mem_gen_1_2/top_blk_mem_gen_1_2/top_blk_mem_gen_0_1_in_context.xdc] for cell 'top_i/blk_mem_gen_2'
Finished Parsing XDC File [d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/ip/top_blk_mem_gen_1_2/top_blk_mem_gen_1_2/top_blk_mem_gen_0_1_in_context.xdc] for cell 'top_i/blk_mem_gen_2'
Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:7]
WARNING: [Vivado 12-584] No ports matched 'run_rsc_rdy'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:10]
WARNING: [Vivado 12-584] No ports matched 'vec_rsc_adra[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:12]
WARNING: [Vivado 12-584] No ports matched 'vec_rsc_da[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:13]
WARNING: [Vivado 12-584] No ports matched 'vec_rsc_wea'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:15]
WARNING: [Vivado 12-584] No ports matched 'vec_rsc_qa[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:16]
WARNING: [Vivado 12-584] No ports matched 'vec_rsc_adrb[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:17]
WARNING: [Vivado 12-584] No ports matched 'vec_rsc_db[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:18]
WARNING: [Vivado 12-584] No ports matched 'vec_rsc_web'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:19]
WARNING: [Vivado 12-584] No ports matched 'vec_rsc_qb[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:20]
WARNING: [Vivado 12-584] No ports matched 'vec_rsc_triosy_lz'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:21]
WARNING: [Vivado 12-584] No ports matched 'p_rsc_triosy_lz'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:23]
WARNING: [Vivado 12-584] No ports matched 'r_rsc_triosy_lz'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:25]
WARNING: [Vivado 12-584] No ports matched 'twiddle_rsc_adra[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:26]
WARNING: [Vivado 12-584] No ports matched 'twiddle_rsc_da[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:27]
WARNING: [Vivado 12-584] No ports matched 'twiddle_rsc_wea'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:28]
WARNING: [Vivado 12-584] No ports matched 'twiddle_rsc_qa[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:29]
WARNING: [Vivado 12-584] No ports matched 'twiddle_rsc_adrb[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:30]
WARNING: [Vivado 12-584] No ports matched 'twiddle_rsc_db[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:31]
WARNING: [Vivado 12-584] No ports matched 'twiddle_rsc_web'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:32]
WARNING: [Vivado 12-584] No ports matched 'twiddle_rsc_qb[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:33]
WARNING: [Vivado 12-584] No ports matched 'twiddle_rsc_triosy_lz'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:34]
WARNING: [Vivado 12-584] No ports matched 'twiddle_h_rsc_adra[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:35]
WARNING: [Vivado 12-584] No ports matched 'twiddle_h_rsc_da[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:36]
WARNING: [Vivado 12-584] No ports matched 'twiddle_h_rsc_wea'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:37]
WARNING: [Vivado 12-584] No ports matched 'twiddle_h_rsc_qa[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:38]
WARNING: [Vivado 12-584] No ports matched 'twiddle_h_rsc_adrb[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:39]
WARNING: [Vivado 12-584] No ports matched 'twiddle_h_rsc_db[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:40]
WARNING: [Vivado 12-584] No ports matched 'twiddle_h_rsc_web'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:41]
WARNING: [Vivado 12-584] No ports matched 'twiddle_h_rsc_qb[*]'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:42]
WARNING: [Vivado 12-584] No ports matched 'twiddle_h_rsc_triosy_lz'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:43]
WARNING: [Vivado 12-584] No ports matched 'complete_rsc_rdy'. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc:44]
Finished Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.signoff.sdc]
Finished Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.signoff.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/constrs_1/imports/vivado_v/rtl.v.xv.signoff.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1274.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1274.820 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_i/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_i/blk_mem_gen_2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1279.820 ; gain = 139.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1279.820 ; gain = 139.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for top_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/inPlaceNTT_DIF_preco_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/blk_mem_gen_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/blk_mem_gen_2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1279.820 ; gain = 139.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1279.820 ; gain = 139.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1279.820 ; gain = 139.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1302.836 ; gain = 162.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1302.910 ; gain = 162.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1322.012 ; gain = 181.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1328.750 ; gain = 188.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1328.750 ; gain = 188.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1328.750 ; gain = 188.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1328.750 ; gain = 188.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1328.750 ; gain = 188.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1328.750 ; gain = 188.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |top_blk_mem_gen_0_0          |         1|
|2     |top_blk_mem_gen_0_1          |         1|
|3     |top_blk_mem_gen_1_2          |         1|
|4     |top_inPlaceNTT_DIF_preco_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |top_blk_mem_gen_0          |     2|
|3     |top_blk_mem_gen_1          |     1|
|4     |top_inPlaceNTT_DIF_preco_0 |     1|
|5     |IBUF                       |    69|
|6     |OBUF                       |     2|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1328.750 ; gain = 188.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1328.750 ; gain = 129.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1328.750 ; gain = 188.371
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1340.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1359.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e287f279
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1359.812 ; gain = 219.434
INFO: [Common 17-1381] The checkpoint 'D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.runs/synth_1/top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_synth.rpt -pb top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul  9 16:43:14 2022...
