INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'finv_table' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'finv_table'...
WARNING:sim - A core named 'finv_table' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'finv_table'...
Delivering associated files for 'finv_table'...
Delivering EJava files for 'finv_table'...
Generating implementation netlist for 'finv_table'...
INFO:sim - Pre-processing HDL files for 'finv_table'...
Running synthesis for 'finv_table'
Running ngcbuild...
Writing VHO instantiation template for 'finv_table'...
Writing VHDL behavioral simulation model for 'finv_table'...
WARNING:sim - Overwriting existing file
   /home/kentaro/Xilinx/fpu/ipcore_dir/tmp/_cg/finv_table/doc/blk_mem_gen_v7_3_v
   info.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/kentaro/Xilinx/fpu/ipcore_dir/tmp/_cg/finv_table
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'finv_table'...
Generating metadata file...
Regenerating ISE project file for 'finv_table'...
Generating ISE project...
XCO file found: finv_table.xco
XMDF file found: finv_table_xmdf.tcl
Adding /home/kentaro/Xilinx/fpu/ipcore_dir/tmp/_cg/finv_table.asy -view all
-origin_type imported
Adding /home/kentaro/Xilinx/fpu/ipcore_dir/tmp/_cg/finv_table.ngc -view all
-origin_type created
Checking file "/home/kentaro/Xilinx/fpu/ipcore_dir/tmp/_cg/finv_table.ngc" for
project device match ...
File "/home/kentaro/Xilinx/fpu/ipcore_dir/tmp/_cg/finv_table.ngc" device
information matches project device.
Adding /home/kentaro/Xilinx/fpu/ipcore_dir/tmp/_cg/finv_table.sym -view all
-origin_type imported
Adding /home/kentaro/Xilinx/fpu/ipcore_dir/tmp/_cg/finv_table.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/kentaro/Xilinx/fpu/ipcore_dir/tmp/_cg/finv_table.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/kentaro/Xilinx/fpu/ipcore_dir/tmp/_cg/finv_table.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/finv_table"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'finv_table'.
