// Seed: 3431237168
module module_0 (
    input wand id_0
    , id_3,
    input wand id_1
);
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input uwire id_3,
    output wand id_4,
    input tri id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply1 id_8,
    output logic id_9,
    input wand id_10,
    input tri id_11,
    input tri id_12,
    input supply1 id_13,
    input wire id_14,
    input supply0 id_15
);
  assign id_9 = 1 - id_7;
  module_0 modCall_1 (
      id_6,
      id_10
  );
  initial
    if (-1) begin : LABEL_0
      id_9 <= -1;
    end
  wire id_17;
  id_18(
      1, id_1, id_3
  );
  wire id_19;
  wire id_20;
endmodule
