@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"d:\egr401\code_wip\esc_pwm.v":121:1:121:6|Found counter in view:work.PWM_Generator_Verilog(verilog) instance counter_PWM1[16:0] 
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|Removing sequential instance DUTY_CYCLE1[1] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|Removing sequential instance DUTY_CYCLE1[2] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|Removing sequential instance DUTY_CYCLE1[3] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":113:1:113:6|Removing sequential instance DUTY_CYCLE1[0] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[0] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[1] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[2] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\esc_pwm.v":95:1:95:6|Removing sequential instance DUTY_CYCLE0[3] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: FX1016 :"d:\egr401\code_wip\esc_pwm.v":19:7:19:9|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net un1_counter_PWM0_0.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
