INFO-FLOW: Workspace /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1 opened at Thu May 23 17:55:48 BST 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 30300} {LUT 242400}    {FF 484800} {DSP48E 1920}   {BRAM 1200}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu_hp.hlp 
Execute     source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xcku115-flvb2104-2-e 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 82920} {LUT 663360}    {FF 1326720} {DSP48E 5520}  {BRAM 4320} {SLR 2}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 82920} {LUT 663360}    {FF 1326720} {DSP48E 5520}  {BRAM 4320} {SLR 2}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.31 sec.
Execute   set_part xcku115-flvb2104-2-e -tool vivado 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-e 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 82920} {LUT 663360}    {FF 1326720} {DSP48E 5520}  {BRAM 4320} {SLR 2}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./lr_standaloneHLS/solution1/directives.tcl 
Execute     set_directive_loop_tripcount mapHLS::has_key/has_key_label1 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd 
Execute     set_directive_loop_tripcount mapHLS::operator []/operator []_label2 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'lr_standaloneHLS/.settings/LRupdateHLS.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling lr_standaloneHLS/.settings/LRupdateHLS.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted lr_standaloneHLS/.settings/LRupdateHLS.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "lr_standaloneHLS/.settings/LRupdateHLS.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp" 
INFO-FLOW: exec /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E lr_standaloneHLS/.settings/LRupdateHLS.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot -I /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp
Command       clang done; 1.89 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.52 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp"  -o "/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot -I /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.54 sec.
INFO-FLOW: Done: GCC PP time: 3.9 seconds per iteration
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp std=gnu++98 -directive=/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp std=gnu++98 -directive=/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.LRupdateHLS.pp.0.cpp.diag.yml /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.LRupdateHLS.pp.0.cpp.out.log 2> /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.LRupdateHLS.pp.0.cpp.err.log 
Command       ap_eval done; 0.34 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/tidy-3.1.LRupdateHLS.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/tidy-3.1.LRupdateHLS.pp.0.cpp.out.log 2> /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/tidy-3.1.LRupdateHLS.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/xilinx-legacy-rewriter.LRupdateHLS.pp.0.cpp.out.log 2> /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/xilinx-legacy-rewriter.LRupdateHLS.pp.0.cpp.err.log 
Command         ap_eval done; 0.44 sec.
Command       tidy_31 done; 0.49 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.bc" 
INFO-FLOW: exec /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot -I /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.bc
Command       clang done; 1.42 sec.
INFO: [HLS 200-10] Analyzing design file 'lr_standaloneHLS/.settings/LinearRegression.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling lr_standaloneHLS/.settings/LinearRegression.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted lr_standaloneHLS/.settings/LinearRegression.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "lr_standaloneHLS/.settings/LinearRegression.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp" 
INFO-FLOW: exec /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E lr_standaloneHLS/.settings/LinearRegression.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot -I /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp
Command       clang done; 1.31 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp"  -o "/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot -I /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from lr_standaloneHLS/.settings/LinearRegression.cpp:1:
lr_standaloneHLS/.settings/LinearRegression.cpp:38:10: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
    for (auto const &stub : stubs_) {
         ^
lr_standaloneHLS/.settings/LinearRegression.cpp:38:27: warning: range-based for loop is a C++11 extension [-Wc++11-extensions]
    for (auto const &stub : stubs_) {
                          ^
lr_standaloneHLS/.settings/LinearRegression.cpp:60:10: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
    for (auto const &stub : stubs) {
         ^
lr_standaloneHLS/.settings/LinearRegression.cpp:60:27: warning: range-based for loop is a C++11 extension [-Wc++11-extensions]
    for (auto const &stub : stubs) {
                          ^
lr_standaloneHLS/.settings/LinearRegression.cpp:94:10: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
    for (auto const &layer : stubMap_) {
         ^
lr_standaloneHLS/.settings/LinearRegression.cpp:94:28: warning: range-based for loop is a C++11 extension [-Wc++11-extensions]
    for (auto const &layer : stubMap_) {
                           ^
lr_standaloneHLS/.settings/LinearRegression.cpp:99:18: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
            for (auto const &stub : layer.second) {
                 ^
lr_standaloneHLS/.settings/LinearRegression.cpp:99:35: warning: range-based for loop is a C++11 extension [-Wc++11-extensions]
            for (auto const &stub : layer.second) {
                                  ^
lr_standaloneHLS/.settings/LinearRegression.cpp:127:10: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
    for (auto const &layer : stubMap_) {
         ^
lr_standaloneHLS/.settings/LinearRegression.cpp:127:28: warning: range-based for loop is a C++11 extension [-Wc++11-extensions]
    for (auto const &layer : stubMap_) {
                           ^
lr_standaloneHLS/.settings/LinearRegression.cpp:130:18: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
            for (auto const &stub : layer.second) {
                 ^
lr_standaloneHLS/.settings/LinearRegression.cpp:130:35: warning: range-based for loop is a C++11 extension [-Wc++11-extensions]
            for (auto const &stub : layer.second) {
                                  ^
lr_standaloneHLS/.settings/LinearRegression.cpp:165:10: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
    for (auto const &layer : residuals_) {
         ^
lr_standaloneHLS/.settings/LinearRegression.cpp:165:28: warning: range-based for loop is a C++11 extension [-Wc++11-extensions]
    for (auto const &layer : residuals_) {
                           ^
lr_standaloneHLS/.settings/LinearRegression.cpp:173:14: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
        for (auto const &resid : layer.second) {
             ^
lr_standaloneHLS/.settings/LinearRegression.cpp:173:32: warning: range-based for loop is a C++11 extension [-Wc++11-extensions]
        for (auto const &resid : layer.second) {
                               ^
lr_standaloneHLS/.settings/LinearRegression.cpp:189:14: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
        for (auto const &stub : stubs) {
             ^
lr_standaloneHLS/.settings/LinearRegression.cpp:189:31: warning: range-based for loop is a C++11 extension [-Wc++11-extensions]
        for (auto const &stub : stubs) {
                              ^
18 warnings generated.
Command       clang done; 1.36 sec.
INFO-FLOW: Done: GCC PP time: 2.7 seconds per iteration
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp std=gnu++98 -directive=/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp std=gnu++98 -directive=/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.LinearRegression.pp.0.cpp.diag.yml /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.LinearRegression.pp.0.cpp.out.log 2> /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.LinearRegression.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/tidy-3.1.LinearRegression.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/tidy-3.1.LinearRegression.pp.0.cpp.out.log 2> /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/tidy-3.1.LinearRegression.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/xilinx-legacy-rewriter.LinearRegression.pp.0.cpp.out.log 2> /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/xilinx-legacy-rewriter.LinearRegression.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.bc" 
INFO-FLOW: exec /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot -I /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.bc
Command       clang done; 1.35 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.g.bc /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LinearRegression.g.bc -hls-opt -except-internalize LRupdateHLS -L/home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.96 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 546.199 ; gain = 21.113 ; free physical = 899 ; free virtual = 18361
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 546.199 ; gain = 21.113 ; free physical = 899 ; free virtual = 18361
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.pp.bc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.25 sec.
Execute         llvm-ld /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/eepgmmg1/Xilinx/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.7 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top LRupdateHLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.g.0.bc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'Settings::sinh_etaRegions_div2' into 'candData::init' (lr_standaloneHLS/.settings/LRstructsHLS.h:52).
INFO: [XFORM 203-603] Inlining function 'Settings::sinh_etaRegions_div2' into 'candData::init' (lr_standaloneHLS/.settings/LRstructsHLS.h:52).
INFO: [XFORM 203-603] Inlining function 'L1track3D::getStubs' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:31).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<Stub>::begin.1' into 'arrayHLS<Stub>::empty' (lr_standaloneHLS/.settings/LRutilityHLS.h:120).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<Stub>::begin.1' into 'LinearRegression::countStubLayers' (lr_standaloneHLS/.settings/LinearRegression.cpp:60).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<Stub>::begin.1' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:130).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<Stub>::begin.1' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:99).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<Stub>::end.1' into 'arrayHLS<Stub>::empty' (lr_standaloneHLS/.settings/LRutilityHLS.h:120).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<Stub>::end.1' into 'LinearRegression::countStubLayers' (lr_standaloneHLS/.settings/LinearRegression.cpp:60).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<Stub>::end.1' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:130).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<Stub>::end.1' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:99).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<Stub>::begin' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:38).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<Stub>::end' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:38).
INFO: [XFORM 203-603] Inlining function 'mapHLS<unsigned int, arrayHLS<Stub> >::operator[]' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:175).
INFO: [XFORM 203-603] Inlining function 'mapHLS<unsigned int, arrayHLS<Stub> >::operator[]' into 'LinearRegression::killLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:156).
INFO: [XFORM 203-603] Inlining function 'mapHLS<unsigned int, arrayHLS<Stub> >::operator[]' into 'LinearRegression::killLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:155).
INFO: [XFORM 203-603] Inlining function 'mapHLS<unsigned int, arrayHLS<Stub> >::operator[]' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:39).
INFO: [XFORM 203-603] Inlining function 'mapHLS<unsigned int, unsigned int>::operator[]' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:175).
INFO: [XFORM 203-603] Inlining function 'mapHLS<unsigned int, unsigned int>::operator[]' into 'LinearRegression::killLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:159).
INFO: [XFORM 203-603] Inlining function 'mapHLS<unsigned int, unsigned int>::operator[]' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:40).
INFO: [XFORM 203-603] Inlining function 'mapHLS<unsigned int, arrayHLS<Stub> >::begin' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:127).
INFO: [XFORM 203-603] Inlining function 'mapHLS<unsigned int, arrayHLS<Stub> >::begin' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:94).
INFO: [XFORM 203-603] Inlining function 'mapHLS<unsigned int, arrayHLS<Stub> >::end' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:127).
INFO: [XFORM 203-603] Inlining function 'mapHLS<unsigned int, arrayHLS<Stub> >::end' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:94).
INFO: [XFORM 203-603] Inlining function 'mapHLS<unsigned int, arrayHLS<residData> >::operator[]' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mapHLS<unsigned int, arrayHLS<residData> >::begin' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:165).
INFO: [XFORM 203-603] Inlining function 'mapHLS<unsigned int, arrayHLS<residData> >::end' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:165).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<residData>::begin' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:173).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<residData>::end' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:173).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<Stub>::operator[]' into 'mapHLS<unsigned int, arrayHLS<Stub> >::clean' (lr_standaloneHLS/.settings/LRutilityHLS.h:183).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<Stub>::operator[]' into 'mapHLS<unsigned int, arrayHLS<Stub> >::clean' (lr_standaloneHLS/.settings/LRutilityHLS.h:183).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<Stub>::operator[]' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:175).
INFO: [XFORM 203-603] Inlining function 'arrayHLS<Stub>::operator[]' into 'LinearRegression::killLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:155).
Command         transform done; 1.01 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 546.207 ; gain = 21.121 ; free physical = 880 ; free virtual = 18351
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.g.1.bc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'absHLS<float>' into 'reduceRangeHLS<float>' (lr_standaloneHLS/.settings/LRutilityHLS.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'reduceRangeHLS<float>' into 'deltaPhiHLS<float>' (lr_standaloneHLS/.settings/LRutilityHLS.h:48) automatically.
INFO: [XFORM 203-602] Inlining function 'L1track3D::getHelixRphi' into 'candData::init' (lr_standaloneHLS/.settings/LRstructsHLS.h:48) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::invPtToDphi' into 'candData::init' (lr_standaloneHLS/.settings/LRstructsHLS.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofPhi' into 'candData::init' (lr_standaloneHLS/.settings/LRstructsHLS.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'deltaPhiHLS<float>' into 'candData::init' (lr_standaloneHLS/.settings/LRstructsHLS.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofZ' into 'candData::init' (lr_standaloneHLS/.settings/LRstructsHLS.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::layerId' into 'LinearRegression::layerId.1' (lr_standaloneHLS/.settings/LinearRegression.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::barrel' into 'LinearRegression::layerId.1' (lr_standaloneHLS/.settings/LinearRegression.cpp:74) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::psModule' into 'LinearRegression::layerId.1' (lr_standaloneHLS/.settings/LinearRegression.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::psModule' into 'LinearRegression::countStubLayers' (lr_standaloneHLS/.settings/LinearRegression.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::minNumMatchLayers' into 'LinearRegression::checkValidity' (lr_standaloneHLS/.settings/LinearRegression.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::minPSLayers' into 'LinearRegression::checkValidity' (lr_standaloneHLS/.settings/LinearRegression.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'L1track3D::iPhiSec' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'L1track3D::iEtaReg' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'candData::init' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'LinearRegression::checkValidity' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'mapHLS<unsigned int, arrayHLS<Stub> >::clear' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'mapHLS<unsigned int, unsigned int>::clear' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:37) automatically.
INFO: [XFORM 203-602] Inlining function 'mapHLS<unsigned int, unsigned int>::push_back' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LRutilityHLS.h:176->lr_standaloneHLS/.settings/LinearRegression.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'mapHLS<unsigned int, arrayHLS<residData> >::clear' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'deltaPhiHLS<float>' into 'candData::operator+=' (lr_standaloneHLS/.settings/LRstructsHLS.h:23) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofPhi' into 'candData::convert_back' (lr_standaloneHLS/.settings/LRstructsHLS.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'deltaPhiHLS<float>' into 'candData::convert_back' (lr_standaloneHLS/.settings/LRstructsHLS.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::invPtToDphi' into 'candData::convert_back' (lr_standaloneHLS/.settings/LRstructsHLS.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofZ' into 'candData::convert_back' (lr_standaloneHLS/.settings/LRstructsHLS.h:44) automatically.
INFO: [XFORM 203-602] Inlining function 'candData::operator+=' into 'LinearRegression::createTrack' (lr_standaloneHLS/.settings/LinearRegression.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'candData::convert_back' into 'LinearRegression::createTrack' (lr_standaloneHLS/.settings/LinearRegression.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'arrayHLS<Stub>::clear' into 'LinearRegression::createTrack' (lr_standaloneHLS/.settings/L1fittedTrack.h:22->lr_standaloneHLS/.settings/L1fittedTrack.h:23->lr_standaloneHLS/.settings/LinearRegression.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'minHLS<float>' into 'stubData::operator<=' (lr_standaloneHLS/.settings/LRstructsHLS.h:73) automatically.
INFO: [XFORM 203-602] Inlining function 'maxHLS<float>' into 'stubData::operator>=' (lr_standaloneHLS/.settings/LRstructsHLS.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'make_pairHLS<float, float>' into 'sumData::calcLinearParameter' (lr_standaloneHLS/.settings/LRstructsHLS.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'arrayHLS<Stub>::empty' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::r' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LRstructsHLS.h:67->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofPhi' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LRstructsHLS.h:67->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::phi' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'deltaPhiHLS<float>' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofZ' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LRstructsHLS.h:69->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::z' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::psModule.1' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'stubData::operator<=' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:103) automatically.
INFO: [XFORM 203-602] Inlining function 'stubData::operator>=' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'minHLS<float>' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function 'maxHLS<float>' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'stubData::operator+' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'stubData::operator/=' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'make_pairHLS<float, float>' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'sumData::operator+=' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'sumData::calcLinearParameter' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:120) automatically.
INFO: [XFORM 203-602] Inlining function 'mapHLS<unsigned int, arrayHLS<residData> >::clear' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:126) automatically.
INFO: [XFORM 203-602] Inlining function 'arrayHLS<Stub>::empty' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:128) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::r' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LRstructsHLS.h:67->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofPhi' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LRstructsHLS.h:67->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::phi' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofZ' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LRstructsHLS.h:69->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::z' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'absHLS<float>' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::psModule.1' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::barrel.1' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'arrayHLS<residData>::push_back' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'arrayHLS<Stub>::size' into 'LinearRegression::countStubs' (lr_standaloneHLS/.settings/LinearRegression.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::layerId.1' into 'LinearRegression::layerId' (lr_standaloneHLS/.settings/LinearRegression.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::barrel.1' into 'LinearRegression::layerId' (lr_standaloneHLS/.settings/LinearRegression.cpp:74) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::psModule.1' into 'LinearRegression::layerId' (lr_standaloneHLS/.settings/LinearRegression.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'arrayHLS<residData>::size' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'LinearRegression::countStubs' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'mapHLS<unsigned int, unsigned int>::push_back' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LRutilityHLS.h:176->lr_standaloneHLS/.settings/LinearRegression.cpp:175) automatically.
INFO: [XFORM 203-602] Inlining function 'residData::combined' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'residData::combined.1' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::layerId.2' into 'LinearRegression::layerId.2' (lr_standaloneHLS/.settings/LinearRegression.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::barrel.2' into 'LinearRegression::layerId.2' (lr_standaloneHLS/.settings/LinearRegression.cpp:74) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::psModule.2' into 'LinearRegression::layerId.2' (lr_standaloneHLS/.settings/LinearRegression.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'residData::combined.1' into 'LinearRegression::killLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'LinearRegression::countStubs' into 'LinearRegression::killLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'mapHLS<unsigned int, unsigned int>::push_back' into 'LinearRegression::killLargestResidual' (lr_standaloneHLS/.settings/LRutilityHLS.h:176->lr_standaloneHLS/.settings/LinearRegression.cpp:159) automatically.
INFO: [XFORM 203-602] Inlining function 'LinearRegression::fit' into 'LRupdateHLS' (lr_standaloneHLS/.settings/LRupdateHLS.cpp:9) automatically.
Command         transform done; 4.04 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 674.035 ; gain = 148.949 ; free physical = 859 ; free virtual = 18332
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.g.1.bc to /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.o.1.bc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'value.second.data_.settings_.sinh_etaRegions_.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.second.data_.settings_.sinh_etaRegions_.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.second.data_.settings_.sinh_etaRegions_.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.second.data_.settings_.sinh_etaRegions_.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.second.data_.settings_.sinh_etaRegions_.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.second.data_.settings_.sinh_etaRegions_.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.second.data_.settings_.sinh_etaRegions_.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.second.data_.settings_.sinh_etaRegions_.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.second.data_.settings_.sinh_etaRegions_.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.second.data_.settings_.sinh_etaRegions_.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.2.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.2.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.2.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.2.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.2.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.2.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.10.1.1.0.2.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.21.1.1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.21.1.1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.21.1.1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.21.1.1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.21.1.1.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.2.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.2.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.2.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.2.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.2.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.2.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.15.1.1.0.2.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.2.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.2.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.2.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.2.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.2.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.2.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.3.1.1.0.2.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.1359' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.2.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.2.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.2.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.2.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.2.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.2.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.1.0.2.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.1.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.1.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.1.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.1.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.1.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.data_.settings_.sinh_etaRegions_.assign.1.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.l1track3D_.stubs_.data_.settings_.sinh_etaRegions_.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result.stubs_.data_.settings_.sinh_etaRegions_.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.0.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.2.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.2.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.2.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.2.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.2.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.2.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.1.3.1.0.2.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.2.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.2.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.2.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.2.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.2.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.2.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.assign.2.1.0.2.9' automatically.
INFO: [XFORM 203-602] Inlining function 'absHLS<float>' into 'reduceRangeHLS<float>' (lr_standaloneHLS/.settings/LRutilityHLS.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'reduceRangeHLS<float>' into 'deltaPhiHLS<float>' (lr_standaloneHLS/.settings/LRutilityHLS.h:48) automatically.
INFO: [XFORM 203-602] Inlining function 'L1track3D::getHelixRphi' into 'candData::init' (lr_standaloneHLS/.settings/LRstructsHLS.h:48) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofPhi' into 'candData::init' (lr_standaloneHLS/.settings/LRstructsHLS.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'deltaPhiHLS<float>' into 'candData::init' (lr_standaloneHLS/.settings/LRstructsHLS.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofZ' into 'candData::init' (lr_standaloneHLS/.settings/LRstructsHLS.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::layerId' into 'LinearRegression::layerId' (lr_standaloneHLS/.settings/LinearRegression.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::barrel' into 'LinearRegression::layerId' (lr_standaloneHLS/.settings/LinearRegression.cpp:74) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::psModule' into 'LinearRegression::layerId' (lr_standaloneHLS/.settings/LinearRegression.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::psModule' into 'LinearRegression::countStubLayers' (lr_standaloneHLS/.settings/LinearRegression.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::minNumMatchLayers' into 'LinearRegression::checkValidity' (lr_standaloneHLS/.settings/LinearRegression.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::minPSLayers' into 'LinearRegression::checkValidity' (lr_standaloneHLS/.settings/LinearRegression.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'L1track3D::iPhiSec' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'L1track3D::iEtaReg' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'candData::init' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'LinearRegression::checkValidity' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'mapHLS<unsigned int, unsigned int>::push_back' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LRutilityHLS.h:176->lr_standaloneHLS/.settings/LinearRegression.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'deltaPhiHLS<float>' into 'candData::operator+=' (lr_standaloneHLS/.settings/LRstructsHLS.h:23) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofPhi' into 'candData::convert_back' (lr_standaloneHLS/.settings/LRstructsHLS.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'deltaPhiHLS<float>' into 'candData::convert_back' (lr_standaloneHLS/.settings/LRstructsHLS.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofZ' into 'candData::convert_back' (lr_standaloneHLS/.settings/LRstructsHLS.h:44) automatically.
INFO: [XFORM 203-602] Inlining function 'candData::operator+=' into 'LinearRegression::createTrack' (lr_standaloneHLS/.settings/LinearRegression.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'candData::convert_back' into 'LinearRegression::createTrack' (lr_standaloneHLS/.settings/LinearRegression.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'minHLS<float>' into 'stubData::operator<=' (lr_standaloneHLS/.settings/LRstructsHLS.h:73) automatically.
INFO: [XFORM 203-602] Inlining function 'maxHLS<float>' into 'stubData::operator>=' (lr_standaloneHLS/.settings/LRstructsHLS.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'make_pairHLS<float, float>' into 'sumData::calcLinearParameter' (lr_standaloneHLS/.settings/LRstructsHLS.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'arrayHLS<Stub>::empty' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::r' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LRstructsHLS.h:67->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofPhi' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LRstructsHLS.h:67->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::phi' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'deltaPhiHLS<float>' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofZ' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LRstructsHLS.h:69->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::z' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::psModule' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'stubData::operator<=' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:103) automatically.
INFO: [XFORM 203-602] Inlining function 'stubData::operator>=' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'minHLS<float>' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function 'maxHLS<float>' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'stubData::operator+' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'stubData::operator/=' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'make_pairHLS<float, float>' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'sumData::operator+=' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'sumData::calcLinearParameter' into 'LinearRegression::calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:120) automatically.
INFO: [XFORM 203-602] Inlining function 'arrayHLS<Stub>::empty' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:128) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::r' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LRstructsHLS.h:67->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofPhi' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LRstructsHLS.h:67->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::phi' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'Settings::chosenRofZ' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LRstructsHLS.h:69->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::z' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'absHLS<float>' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::psModule' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Stub::barrel' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'arrayHLS<residData>::push_back' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'arrayHLS<Stub>::size' into 'LinearRegression::countStubs' (lr_standaloneHLS/.settings/LinearRegression.cpp:196) automatically.
INFO: [XFORM 203-602] Inlining function 'arrayHLS<residData>::size' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'LinearRegression::countStubs' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'mapHLS<unsigned int, unsigned int>::push_back' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LRutilityHLS.h:176->lr_standaloneHLS/.settings/LinearRegression.cpp:175) automatically.
INFO: [XFORM 203-602] Inlining function 'residData::combined' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'residData::combined' into 'LinearRegression::killLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'LinearRegression::countStubs' into 'LinearRegression::killLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'mapHLS<unsigned int, unsigned int>::push_back' into 'LinearRegression::killLargestResidual' (lr_standaloneHLS/.settings/LRutilityHLS.h:176->lr_standaloneHLS/.settings/LinearRegression.cpp:159) automatically.
Command         transform done; 16.61 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lr_standaloneHLS/.settings/LRutilityHLS.h:47:24) to (lr_standaloneHLS/.settings/LRutilityHLS.h:48:13) in function 'deltaPhiHLS<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lr_standaloneHLS/.settings/LinearRegression.cpp:72:52) to (lr_standaloneHLS/.settings/LinearRegression.cpp:81:1) in function 'LinearRegression::layerId'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (lr_standaloneHLS/.settings/LinearRegression.cpp:33:5) in function 'LinearRegression::initFit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lr_standaloneHLS/.settings/LinearRegression.cpp:83:33) in function 'LinearRegression::createTrack'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lr_standaloneHLS/.settings/LRstructsHLS.h:66:77) to (lr_standaloneHLS/.settings/LinearRegression.cpp:137:22) in function 'LinearRegression::calcResidual'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lr_standaloneHLS/.settings/LRstructsHLS.h:66:77) to (lr_standaloneHLS/.settings/LinearRegression.cpp:99:35) in function 'LinearRegression::calcHelix'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'LinearRegression::layerId' into 'LinearRegression::countStubLayers' (lr_standaloneHLS/.settings/LinearRegression.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'LinearRegression::layerId' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:39) automatically.
INFO: [XFORM 203-602] Inlining function 'arrayHLS<Stub>::push_back' into 'LinearRegression::initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:39) automatically.
INFO: [XFORM 203-602] Inlining function 'deltaPhiHLS<float>' into 'LinearRegression::calcResidual' (lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'LinearRegression::layerId' into 'LinearRegression::findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:175) automatically.
INFO: [XFORM 203-602] Inlining function 'LinearRegression::layerId' into 'LinearRegression::killLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:159) automatically.
INFO: [XFORM 203-602] Inlining function 'LinearRegression::createTrack' into 'LinearRegression::fit' (lr_standaloneHLS/.settings/LinearRegression.cpp:10) automatically.
Command         transform done; 1.24 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 674.035 ; gain = 148.949 ; free physical = 985 ; free virtual = 18460
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.o.2.bc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'mapHLS<unsigned int, arrayHLS<residData> >::push_back' to 'push_back' (lr_standaloneHLS/.settings/LRutilityHLS.h:153)
WARNING: [XFORM 203-631] Renaming function 'mapHLS<unsigned int, arrayHLS<Stub> >::push_back' to 'push_back.1' (lr_standaloneHLS/.settings/LRutilityHLS.h:63:5)
WARNING: [XFORM 203-631] Renaming function 'mapHLS<unsigned int, arrayHLS<Stub> >::clean' to 'clean' (lr_standaloneHLS/.settings/LRutilityHLS.h:180)
WARNING: [XFORM 203-631] Renaming function 'arrayHLS<Stub>::erase.1' to 'erase.1' (lr_standaloneHLS/.settings/LRutilityHLS.h:18:53)
WARNING: [XFORM 203-631] Renaming function 'arrayHLS<Stub>::erase' to 'erase' (lr_standaloneHLS/.settings/LRutilityHLS.h:92)
WARNING: [XFORM 203-631] Renaming function 'LinearRegression::killLargestResidual' to 'killLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:149)
WARNING: [XFORM 203-631] Renaming function 'LinearRegression::initFit' to 'initFit' (lr_standaloneHLS/.settings/LinearRegression.cpp:26)
WARNING: [XFORM 203-631] Renaming function 'LinearRegression::fit' to 'fit' (lr_standaloneHLS/.settings/LinearRegression.cpp:7)
WARNING: [XFORM 203-631] Renaming function 'LinearRegression::findLargestResidual' to 'findLargestResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:163)
WARNING: [XFORM 203-631] Renaming function 'LinearRegression::countStubLayers' to 'countStubLayers' (lr_standaloneHLS/.settings/LinearRegression.cpp:57)
WARNING: [XFORM 203-631] Renaming function 'LinearRegression::calcResidual' to 'calcResidual' (lr_standaloneHLS/.settings/LinearRegression.cpp:125)
WARNING: [XFORM 203-631] Renaming function 'LinearRegression::calcHelix' to 'calcHelix' (lr_standaloneHLS/.settings/LinearRegression.cpp:92)
Command         transform done; 7.68 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 866.035 ; gain = 340.949 ; free physical = 787 ; free virtual = 18272
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 31.65 sec.
Command     elaborate done; 43.5 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'LRupdateHLS' ...
Execute       ap_set_top_model LRupdateHLS 
WARNING: [SYN 201-103] Legalizing function name 'push_back.1' to 'push_back_1'.
WARNING: [SYN 201-103] Legalizing function name 'erase.1' to 'erase_1'.
Execute       get_model_list LRupdateHLS -filter all-wo-channel -topdown 
Execute       preproc_iomode -model LRupdateHLS 
Execute       preproc_iomode -model fit 
Execute       preproc_iomode -model killLargestResidual 
Execute       preproc_iomode -model erase.1 
Execute       preproc_iomode -model clean 
Execute       preproc_iomode -model erase 
Execute       preproc_iomode -model findLargestResidual 
Execute       preproc_iomode -model calcResidual 
Execute       preproc_iomode -model push_back 
Execute       preproc_iomode -model calcHelix 
Execute       preproc_iomode -model initFit 
Execute       preproc_iomode -model push_back.1 
Execute       preproc_iomode -model countStubLayers 
Execute       get_model_list LRupdateHLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS
INFO-FLOW: Configuring Module : countStubLayers ...
Execute       set_default_model countStubLayers 
Execute       apply_spec_resource_limit countStubLayers 
INFO-FLOW: Configuring Module : push_back.1 ...
Execute       set_default_model push_back.1 
Execute       apply_spec_resource_limit push_back.1 
INFO-FLOW: Configuring Module : initFit ...
Execute       set_default_model initFit 
Execute       apply_spec_resource_limit initFit 
INFO-FLOW: Configuring Module : calcHelix ...
Execute       set_default_model calcHelix 
Execute       apply_spec_resource_limit calcHelix 
INFO-FLOW: Configuring Module : push_back ...
Execute       set_default_model push_back 
Execute       apply_spec_resource_limit push_back 
INFO-FLOW: Configuring Module : calcResidual ...
Execute       set_default_model calcResidual 
Execute       apply_spec_resource_limit calcResidual 
INFO-FLOW: Configuring Module : findLargestResidual ...
Execute       set_default_model findLargestResidual 
Execute       apply_spec_resource_limit findLargestResidual 
INFO-FLOW: Configuring Module : erase ...
Execute       set_default_model erase 
Execute       apply_spec_resource_limit erase 
INFO-FLOW: Configuring Module : clean ...
Execute       set_default_model clean 
Execute       apply_spec_resource_limit clean 
INFO-FLOW: Configuring Module : erase.1 ...
Execute       set_default_model erase.1 
Execute       apply_spec_resource_limit erase.1 
INFO-FLOW: Configuring Module : killLargestResidual ...
Execute       set_default_model killLargestResidual 
Execute       apply_spec_resource_limit killLargestResidual 
INFO-FLOW: Configuring Module : fit ...
Execute       set_default_model fit 
Execute       apply_spec_resource_limit fit 
INFO-FLOW: Configuring Module : LRupdateHLS ...
Execute       set_default_model LRupdateHLS 
Execute       apply_spec_resource_limit LRupdateHLS 
INFO-FLOW: Model list for preprocess: countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS
INFO-FLOW: Preprocessing Module: countStubLayers ...
Execute       set_default_model countStubLayers 
Execute       cdfg_preprocess -model countStubLayers 
Execute       rtl_gen_preprocess countStubLayers 
INFO-FLOW: Preprocessing Module: push_back.1 ...
Execute       set_default_model push_back.1 
Execute       cdfg_preprocess -model push_back.1 
Execute       rtl_gen_preprocess push_back.1 
INFO-FLOW: Preprocessing Module: initFit ...
Execute       set_default_model initFit 
Execute       cdfg_preprocess -model initFit 
Command       cdfg_preprocess done; 0.17 sec.
Execute       rtl_gen_preprocess initFit 
INFO-FLOW: Preprocessing Module: calcHelix ...
Execute       set_default_model calcHelix 
Execute       cdfg_preprocess -model calcHelix 
Execute       rtl_gen_preprocess calcHelix 
INFO-FLOW: Preprocessing Module: push_back ...
Execute       set_default_model push_back 
Execute       cdfg_preprocess -model push_back 
Execute       rtl_gen_preprocess push_back 
INFO-FLOW: Preprocessing Module: calcResidual ...
Execute       set_default_model calcResidual 
Execute       cdfg_preprocess -model calcResidual 
Execute       rtl_gen_preprocess calcResidual 
INFO-FLOW: Preprocessing Module: findLargestResidual ...
Execute       set_default_model findLargestResidual 
Execute       cdfg_preprocess -model findLargestResidual 
Execute       rtl_gen_preprocess findLargestResidual 
INFO-FLOW: Preprocessing Module: erase ...
Execute       set_default_model erase 
Execute       cdfg_preprocess -model erase 
Execute       rtl_gen_preprocess erase 
INFO-FLOW: Preprocessing Module: clean ...
Execute       set_default_model clean 
Execute       cdfg_preprocess -model clean 
Command       cdfg_preprocess done; 0.22 sec.
Execute       rtl_gen_preprocess clean 
INFO-FLOW: Preprocessing Module: erase.1 ...
Execute       set_default_model erase.1 
Execute       cdfg_preprocess -model erase.1 
Execute       rtl_gen_preprocess erase.1 
INFO-FLOW: Preprocessing Module: killLargestResidual ...
Execute       set_default_model killLargestResidual 
Execute       cdfg_preprocess -model killLargestResidual 
Execute       rtl_gen_preprocess killLargestResidual 
INFO-FLOW: Preprocessing Module: fit ...
Execute       set_default_model fit 
Execute       cdfg_preprocess -model fit 
Execute       rtl_gen_preprocess fit 
INFO-FLOW: Preprocessing Module: LRupdateHLS ...
Execute       set_default_model LRupdateHLS 
Execute       cdfg_preprocess -model LRupdateHLS 
Execute       rtl_gen_preprocess LRupdateHLS 
INFO-FLOW: Model list for synthesis: countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'countStubLayers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model countStubLayers 
Execute       schedule -model countStubLayers 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 45.32 seconds; current allocated memory: 293.649 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/countStubLayers.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
Command       report done; 0.17 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/countStubLayers.sched.adb -f 
INFO-FLOW: Finish scheduling countStubLayers.
Execute       set_default_model countStubLayers 
Execute       bind -model countStubLayers 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=countStubLayers
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 293.976 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/countStubLayers.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/countStubLayers.bind.adb -f 
INFO-FLOW: Finish binding countStubLayers.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_back_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model push_back.1 
Execute       schedule -model push_back.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 294.909 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back_1.verbose.sched.rpt -verbose -f 
Command       report done; 0.21 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back_1.sched.adb -f 
INFO-FLOW: Finish scheduling push_back.1.
Execute       set_default_model push_back.1 
Execute       bind -model push_back.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=push_back.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 296.082 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.28 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back_1.bind.adb -f 
INFO-FLOW: Finish binding push_back.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initFit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model initFit 
Execute       schedule -model initFit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.97 sec.
INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 301.086 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/initFit.verbose.sched.rpt -verbose -f 
Command       report done; 1.98 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/initFit.sched.adb -f 
Command       db_write done; 0.53 sec.
INFO-FLOW: Finish scheduling initFit.
Execute       set_default_model initFit 
Execute       bind -model initFit 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=initFit
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.89 sec.
INFO: [HLS 200-111]  Elapsed time: 3.4 seconds; current allocated memory: 307.625 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/initFit.verbose.bind.rpt -verbose -f 
Command       report done; 2.48 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/initFit.bind.adb -f 
Command       db_write done; 0.53 sec.
INFO-FLOW: Finish binding initFit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHelix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calcHelix 
Execute       schedule -model calcHelix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.64 sec.
INFO: [HLS 200-111]  Elapsed time: 3.66 seconds; current allocated memory: 308.715 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcHelix.verbose.sched.rpt -verbose -f 
Command       report done; 0.3 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcHelix.sched.adb -f 
INFO-FLOW: Finish scheduling calcHelix.
Execute       set_default_model calcHelix 
Execute       bind -model calcHelix 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=calcHelix
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 310.166 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcHelix.verbose.bind.rpt -verbose -f 
Command       report done; 0.67 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcHelix.bind.adb -f 
INFO-FLOW: Finish binding calcHelix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model push_back 
Execute       schedule -model push_back 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 310.744 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back.verbose.sched.rpt -verbose -f 
Command       report done; 0.11 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back.sched.adb -f 
INFO-FLOW: Finish scheduling push_back.
Execute       set_default_model push_back 
Execute       bind -model push_back 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=push_back
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 311.417 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back.verbose.bind.rpt -verbose -f 
Command       report done; 0.16 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back.bind.adb -f 
INFO-FLOW: Finish binding push_back.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcResidual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calcResidual 
Execute       schedule -model calcResidual 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 312.591 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcResidual.verbose.sched.rpt -verbose -f 
Command       report done; 0.39 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcResidual.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling calcResidual.
Execute       set_default_model calcResidual 
Execute       bind -model calcResidual 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=calcResidual
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 314.275 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcResidual.verbose.bind.rpt -verbose -f 
Command       report done; 0.7 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcResidual.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding calcResidual.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findLargestResidual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model findLargestResidual 
Execute       schedule -model findLargestResidual 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 315.602 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/findLargestResidual.verbose.sched.rpt -verbose -f 
Command       report done; 0.45 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/findLargestResidual.sched.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling findLargestResidual.
Execute       set_default_model findLargestResidual 
Execute       bind -model findLargestResidual 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=findLargestResidual
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 317.474 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/findLargestResidual.verbose.bind.rpt -verbose -f 
Command       report done; 0.78 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/findLargestResidual.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding findLargestResidual.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'erase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model erase 
Execute       schedule -model erase 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 318.438 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase.verbose.sched.rpt -verbose -f 
Command       report done; 0.22 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase.sched.adb -f 
INFO-FLOW: Finish scheduling erase.
Execute       set_default_model erase 
Execute       bind -model erase 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=erase
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 319.526 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase.verbose.bind.rpt -verbose -f 
Command       report done; 0.43 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase.bind.adb -f 
INFO-FLOW: Finish binding erase.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model clean 
Execute       schedule -model clean 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.61 sec.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 325.170 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/clean.verbose.sched.rpt -verbose -f 
Command       report done; 1.84 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/clean.sched.adb -f 
Command       db_write done; 0.58 sec.
INFO-FLOW: Finish scheduling clean.
Execute       set_default_model clean 
Execute       bind -model clean 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=clean
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.34 sec.
INFO: [HLS 200-111]  Elapsed time: 3.76 seconds; current allocated memory: 332.579 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/clean.verbose.bind.rpt -verbose -f 
Command       report done; 2.97 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/clean.bind.adb -f 
Command       db_write done; 0.59 sec.
INFO-FLOW: Finish binding clean.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'erase_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model erase.1 
Execute       schedule -model erase.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 333.785 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase_1.verbose.sched.rpt -verbose -f 
Command       report done; 0.22 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase_1.sched.adb -f 
INFO-FLOW: Finish scheduling erase.1.
Execute       set_default_model erase.1 
Execute       bind -model erase.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=erase.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 334.837 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.42 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase_1.bind.adb -f 
INFO-FLOW: Finish binding erase.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'killLargestResidual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model killLargestResidual 
Execute       schedule -model killLargestResidual 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 336.754 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/killLargestResidual.verbose.sched.rpt -verbose -f 
Command       report done; 0.75 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/killLargestResidual.sched.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling killLargestResidual.
Execute       set_default_model killLargestResidual 
Execute       bind -model killLargestResidual 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=killLargestResidual
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.62 sec.
INFO: [HLS 200-111]  Elapsed time: 4.57 seconds; current allocated memory: 340.517 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/killLargestResidual.verbose.bind.rpt -verbose -f 
Command       report done; 3.05 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/killLargestResidual.bind.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish binding killLargestResidual.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fit 
Execute       schedule -model fit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 3.63 seconds; current allocated memory: 341.866 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/fit.verbose.sched.rpt -verbose -f 
Command       report done; 0.16 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/fit.sched.adb -f 
INFO-FLOW: Finish scheduling fit.
Execute       set_default_model fit 
Execute       bind -model fit 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=fit
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.12 sec.
INFO: [HLS 200-111]  Elapsed time: 4.35 seconds; current allocated memory: 343.856 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/fit.verbose.bind.rpt -verbose -f 
Command       report done; 4 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/fit.bind.adb -f 
INFO-FLOW: Finish binding fit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LRupdateHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LRupdateHLS 
Execute       schedule -model LRupdateHLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 345.124 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.sched.adb -f 
INFO-FLOW: Finish scheduling LRupdateHLS.
Execute       set_default_model LRupdateHLS 
Execute       bind -model LRupdateHLS 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=LRupdateHLS
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.4 sec.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 345.834 MB.
Execute       report -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.verbose.bind.rpt -verbose -f 
Command       report done; 3.87 sec.
Execute       db_write -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.bind.adb -f 
INFO-FLOW: Finish binding LRupdateHLS.
Execute       get_model_list LRupdateHLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess countStubLayers 
Execute       rtl_gen_preprocess push_back.1 
Execute       rtl_gen_preprocess initFit 
Execute       rtl_gen_preprocess calcHelix 
Execute       rtl_gen_preprocess push_back 
Execute       rtl_gen_preprocess calcResidual 
Execute       rtl_gen_preprocess findLargestResidual 
Execute       rtl_gen_preprocess erase 
Execute       rtl_gen_preprocess clean 
Execute       rtl_gen_preprocess erase.1 
Execute       rtl_gen_preprocess killLargestResidual 
Execute       rtl_gen_preprocess fit 
Execute       rtl_gen_preprocess LRupdateHLS 
INFO-FLOW: Model list for RTL generation: countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'countStubLayers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model countStubLayers -vendor xilinx -mg_file /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/countStubLayers.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'countStubLayers'.
INFO: [HLS 200-111]  Elapsed time: 3.99 seconds; current allocated memory: 347.186 MB.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl countStubLayers -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/systemc/countStubLayers -synmodules countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS 
Execute       gen_rtl countStubLayers -style xilinx -f -lang vhdl -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/vhdl/countStubLayers 
Execute       gen_rtl countStubLayers -style xilinx -f -lang vlog -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/verilog/countStubLayers 
Execute       gen_tb_info countStubLayers -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/countStubLayers -p /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db 
Execute       report -model countStubLayers -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/countStubLayers_csynth.rpt -f 
Execute       report -model countStubLayers -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/countStubLayers_csynth.xml -f -x 
Execute       report -model countStubLayers -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/countStubLayers.verbose.rpt -verbose -f 
Execute       db_write -model countStubLayers -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/countStubLayers.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_back_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model push_back.1 -vendor xilinx -mg_file /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_back_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 350.323 MB.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl push_back.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/systemc/push_back_1 -synmodules countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS 
Execute       gen_rtl push_back.1 -style xilinx -f -lang vhdl -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/vhdl/push_back_1 
Execute       gen_rtl push_back.1 -style xilinx -f -lang vlog -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/verilog/push_back_1 
Execute       gen_tb_info push_back.1 -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back_1 -p /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db 
Execute       report -model push_back.1 -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/push_back_1_csynth.rpt -f 
Execute       report -model push_back.1 -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/push_back_1_csynth.xml -f -x 
Execute       report -model push_back.1 -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back_1.verbose.rpt -verbose -f 
Command       report done; 0.31 sec.
Execute       db_write -model push_back.1 -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back_1.adb -f 
Command       db_write done; 0.12 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initFit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model initFit -vendor xilinx -mg_file /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/initFit.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fcmp_32ns_32ns_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_mul_mul_6ns_14s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'initFit'.
Command       create_rtl_model done; 0.68 sec.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 362.575 MB.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl initFit -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/systemc/initFit -synmodules countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS 
Execute       gen_rtl initFit -style xilinx -f -lang vhdl -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/vhdl/initFit 
Execute       gen_rtl initFit -style xilinx -f -lang vlog -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/verilog/initFit 
Execute       gen_tb_info initFit -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/initFit -p /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db 
Command       gen_tb_info done; 0.16 sec.
Execute       report -model initFit -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/initFit_csynth.rpt -f 
Command       report done; 0.17 sec.
Execute       report -model initFit -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/initFit_csynth.xml -f -x 
Command       report done; 0.16 sec.
Execute       report -model initFit -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/initFit.verbose.rpt -verbose -f 
Command       report done; 2.63 sec.
Execute       db_write -model initFit -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/initFit.adb -f 
Command       db_write done; 0.75 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHelix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model calcHelix -vendor xilinx -mg_file /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcHelix.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fcmp_32ns_32ns_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fdiv_32ns_32ns_32_8_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_uitofp_32ns_32_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHelix'.
INFO: [HLS 200-111]  Elapsed time: 4.39 seconds; current allocated memory: 389.466 MB.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl calcHelix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/systemc/calcHelix -synmodules countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS 
Execute       gen_rtl calcHelix -style xilinx -f -lang vhdl -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/vhdl/calcHelix 
Execute       gen_rtl calcHelix -style xilinx -f -lang vlog -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/verilog/calcHelix 
Execute       gen_tb_info calcHelix -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcHelix -p /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db 
Command       gen_tb_info done; 0.13 sec.
Execute       report -model calcHelix -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/calcHelix_csynth.rpt -f 
Command       report done; 0.13 sec.
Execute       report -model calcHelix -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/calcHelix_csynth.xml -f -x 
Command       report done; 0.13 sec.
Execute       report -model calcHelix -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcHelix.verbose.rpt -verbose -f 
Command       report done; 0.8 sec.
Execute       db_write -model calcHelix -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcHelix.adb -f 
Command       db_write done; 0.31 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model push_back -vendor xilinx -mg_file /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_back'.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 395.615 MB.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl push_back -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/systemc/push_back -synmodules countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS 
Execute       gen_rtl push_back -style xilinx -f -lang vhdl -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/vhdl/push_back 
Execute       gen_rtl push_back -style xilinx -f -lang vlog -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/verilog/push_back 
Execute       gen_tb_info push_back -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back -p /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db 
Execute       report -model push_back -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/push_back_csynth.rpt -f 
Execute       report -model push_back -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/push_back_csynth.xml -f -x 
Execute       report -model push_back -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back.verbose.rpt -verbose -f 
Command       report done; 0.17 sec.
Execute       db_write -model push_back -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back.adb -f 
Command       db_write done; 0.15 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcResidual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model calcResidual -vendor xilinx -mg_file /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcResidual.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_ddiv_64ns_64ns_64_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fcmp_32ns_32ns_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fdiv_32ns_32ns_32_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fpext_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fptrunc_64ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcResidual'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 401.547 MB.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl calcResidual -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/systemc/calcResidual -synmodules countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS 
Execute       gen_rtl calcResidual -style xilinx -f -lang vhdl -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/vhdl/calcResidual 
Execute       gen_rtl calcResidual -style xilinx -f -lang vlog -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/verilog/calcResidual 
Execute       gen_tb_info calcResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcResidual -p /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db 
Command       gen_tb_info done; 0.11 sec.
Execute       report -model calcResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/calcResidual_csynth.rpt -f 
Command       report done; 0.11 sec.
Execute       report -model calcResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/calcResidual_csynth.xml -f -x 
Execute       report -model calcResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcResidual.verbose.rpt -verbose -f 
Command       report done; 0.8 sec.
Execute       db_write -model calcResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcResidual.adb -f 
Command       db_write done; 0.33 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findLargestResidual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model findLargestResidual -vendor xilinx -mg_file /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/findLargestResidual.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findLargestResidual'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 410.474 MB.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl findLargestResidual -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/systemc/findLargestResidual -synmodules countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS 
Execute       gen_rtl findLargestResidual -style xilinx -f -lang vhdl -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/vhdl/findLargestResidual 
Execute       gen_rtl findLargestResidual -style xilinx -f -lang vlog -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/verilog/findLargestResidual 
Execute       gen_tb_info findLargestResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/findLargestResidual -p /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db 
Execute       report -model findLargestResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/findLargestResidual_csynth.rpt -f 
Execute       report -model findLargestResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/findLargestResidual_csynth.xml -f -x 
Execute       report -model findLargestResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/findLargestResidual.verbose.rpt -verbose -f 
Command       report done; 0.86 sec.
Execute       db_write -model findLargestResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/findLargestResidual.adb -f 
Command       db_write done; 0.34 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'erase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model erase -vendor xilinx -mg_file /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_mul_mul_6ns_14s_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'erase'.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 419.424 MB.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl erase -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/systemc/erase -synmodules countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS 
Execute       gen_rtl erase -style xilinx -f -lang vhdl -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/vhdl/erase 
Execute       gen_rtl erase -style xilinx -f -lang vlog -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/verilog/erase 
Execute       gen_tb_info erase -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase -p /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db 
Execute       report -model erase -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/erase_csynth.rpt -f 
Execute       report -model erase -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/erase_csynth.xml -f -x 
Execute       report -model erase -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase.verbose.rpt -verbose -f 
Command       report done; 0.5 sec.
Execute       db_write -model erase -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase.adb -f 
Command       db_write done; 0.3 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model clean -vendor xilinx -mg_file /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/clean.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_mul_mul_6ns_14s_14_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_mul_mul_9ns_14s_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clean'.
Command       create_rtl_model done; 0.74 sec.
INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 433.987 MB.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl clean -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/systemc/clean -synmodules countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS 
Execute       gen_rtl clean -style xilinx -f -lang vhdl -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/vhdl/clean 
Execute       gen_rtl clean -style xilinx -f -lang vlog -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/verilog/clean 
Execute       gen_tb_info clean -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/clean -p /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db 
Command       gen_tb_info done; 0.38 sec.
Execute       report -model clean -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/clean_csynth.rpt -f 
Command       report done; 0.4 sec.
Execute       report -model clean -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/clean_csynth.xml -f -x 
Command       report done; 0.37 sec.
Execute       report -model clean -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/clean.verbose.rpt -verbose -f 
Command       report done; 3.32 sec.
Execute       db_write -model clean -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/clean.adb -f 
Command       db_write done; 1.39 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'erase_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model erase.1 -vendor xilinx -mg_file /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'erase_1'.
INFO: [HLS 200-111]  Elapsed time: 6.41 seconds; current allocated memory: 465.686 MB.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl erase.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/systemc/erase_1 -synmodules countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS 
Execute       gen_rtl erase.1 -style xilinx -f -lang vhdl -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/vhdl/erase_1 
Execute       gen_rtl erase.1 -style xilinx -f -lang vlog -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/verilog/erase_1 
Execute       gen_tb_info erase.1 -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase_1 -p /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db 
Execute       report -model erase.1 -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/erase_1_csynth.rpt -f 
Execute       report -model erase.1 -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/erase_1_csynth.xml -f -x 
Execute       report -model erase.1 -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase_1.verbose.rpt -verbose -f 
Command       report done; 0.48 sec.
Execute       db_write -model erase.1 -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase_1.adb -f 
Command       db_write done; 0.46 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'killLargestResidual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model killLargestResidual -vendor xilinx -mg_file /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/killLargestResidual.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'killLargestResidual'.
Command       create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 476.367 MB.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl killLargestResidual -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/systemc/killLargestResidual -synmodules countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS 
Execute       gen_rtl killLargestResidual -style xilinx -f -lang vhdl -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/vhdl/killLargestResidual 
Execute       gen_rtl killLargestResidual -style xilinx -f -lang vlog -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/verilog/killLargestResidual 
Execute       gen_tb_info killLargestResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/killLargestResidual -p /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db 
Command       gen_tb_info done; 0.18 sec.
Execute       report -model killLargestResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/killLargestResidual_csynth.rpt -f 
Command       report done; 0.19 sec.
Execute       report -model killLargestResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/killLargestResidual_csynth.xml -f -x 
Command       report done; 0.18 sec.
Execute       report -model killLargestResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/killLargestResidual.verbose.rpt -verbose -f 
Command       report done; 3.22 sec.
Execute       db_write -model killLargestResidual -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/killLargestResidual.adb -f 
Command       db_write done; 0.72 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model fit -vendor xilinx -mg_file /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/fit.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fcmp_32ns_32ns_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fdiv_32ns_32ns_32_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fit'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 4.95 seconds; current allocated memory: 493.864 MB.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl fit -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/systemc/fit -synmodules countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS 
Execute       gen_rtl fit -style xilinx -f -lang vhdl -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/vhdl/fit 
Execute       gen_rtl fit -style xilinx -f -lang vlog -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/verilog/fit 
Execute       gen_tb_info fit -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/fit -p /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db 
Command       gen_tb_info done; 0.15 sec.
Execute       report -model fit -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/fit_csynth.rpt -f 
Command       report done; 0.15 sec.
Execute       report -model fit -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/fit_csynth.xml -f -x 
Command       report done; 0.14 sec.
Execute       report -model fit -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/fit.verbose.rpt -verbose -f 
Command       report done; 4.11 sec.
Execute       db_write -model fit -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/fit.adb -f 
Command       db_write done; 0.56 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LRupdateHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model LRupdateHLS -vendor xilinx -mg_file /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_iPhiSec_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_iEtaReg_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_helixRphi_first' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_helixRphi_second' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_stubs_size_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_stubs_data_settings_chosenRofPhi_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_stubs_data_settings_chosenRofZ_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_stubs_data_settings_sinh_etaRegions_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_stubs_data_settings_minNumMatchLayers_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_stubs_data_settings_minPSLayers_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_stubs_data_r_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_stubs_data_phi_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_stubs_data_z_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_stubs_data_layerId_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_stubs_data_psModule_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/l1track3D_stubs_data_barrel_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_settings_chosenRofPhi_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_settings_chosenRofZ_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_settings_sinh_etaRegions_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_settings_minNumMatchLayers_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_settings_minPSLayers_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_iPhiSec_s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_iEtaReg_s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_nIterations_s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_HTParameter_qOverPt' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_HTParameter_phiT' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_HTParameter_cotTheta' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_HTParameter_zT' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_LRParameter_qOverPt' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_LRParameter_phiT' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_LRParameter_cotTheta' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_LRParameter_zT' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubs_size_s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubs_data_settings_chosenRofPhi_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubs_data_settings_chosenRofZ_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubs_data_settings_sinh_etaRegions_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubs_data_settings_minNumMatchLayers_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubs_data_settings_minPSLayers_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubs_data_r_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubs_data_phi_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubs_data_z_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubs_data_layerId_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubs_data_psModule_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubs_data_barrel_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_valid_s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubMap_size_s' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubMap_data_first' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubMap_data_second_size_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubMap_data_second_data_settings_chosenRofPhi_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubMap_data_second_data_settings_chosenRofZ_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubMap_data_second_data_settings_sinh_etaRegions_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubMap_data_second_data_settings_minNumMatchLayers_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubMap_data_second_data_settings_minPSLayers_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubMap_data_second_data_r_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubMap_data_second_data_phi_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubMap_data_second_data_z_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubMap_data_second_data_layerId_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubMap_data_second_data_psModule_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_stubMap_data_second_data_barrel_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_layerPopulation_size_s' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_layerPopulation_data_first' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_layerPopulation_data_second' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_residuals_size_s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_residuals_data_first' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_residuals_data_second_size_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_residuals_data_second_data_phi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_residuals_data_second_data_z' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_residuals_data_second_data_layerId' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_residuals_data_second_data_stubId' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_residuals_data_second_data_ps' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_largestResid_phi' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_largestResid_z' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_largestResid_layerId' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_largestResid_stubId' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRupdateHLS/linearRegression_largestResid_ps' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LRupdateHLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LRupdateHLS'.
Command       create_rtl_model done; 0.55 sec.
INFO: [HLS 200-111]  Elapsed time: 5.76 seconds; current allocated memory: 502.838 MB.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl LRupdateHLS -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/systemc/LRupdateHLS -synmodules countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS 
Execute       gen_rtl LRupdateHLS -istop -style xilinx -f -lang vhdl -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/vhdl/LRupdateHLS 
Execute       gen_rtl LRupdateHLS -istop -style xilinx -f -lang vlog -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/verilog/LRupdateHLS 
Execute       export_constraint_db -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.constraint.tcl -f -tool general 
Execute       report -model LRupdateHLS -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.design.xml -verbose -f -dv 
Command       report done; 2.72 sec.
Execute       report -model LRupdateHLS -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info LRupdateHLS -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS -p /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db 
Execute       report -model LRupdateHLS -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/LRupdateHLS_csynth.rpt -f 
Execute       report -model LRupdateHLS -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/syn/report/LRupdateHLS_csynth.xml -f -x 
Execute       report -model LRupdateHLS -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.verbose.rpt -verbose -f 
Command       report done; 3.87 sec.
Execute       db_write -model LRupdateHLS -o /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.adb -f 
Command       db_write done; 0.38 sec.
Execute       sc_get_clocks LRupdateHLS 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain LRupdateHLS 
INFO-FLOW: Model list for RTL component generation: countStubLayers push_back.1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase.1 killLargestResidual fit LRupdateHLS
INFO-FLOW: Handling components in module [countStubLayers] ... 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/countStubLayers.compgen.tcl 
INFO-FLOW: Found component countStubLayers_foundLayers.
INFO-FLOW: Append model countStubLayers_foundLayers
INFO-FLOW: Handling components in module [push_back_1] ... 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back_1.compgen.tcl 
INFO-FLOW: Handling components in module [initFit] ... 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/initFit.compgen.tcl 
INFO-FLOW: Found component LRupdateHLS_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model LRupdateHLS_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component LRupdateHLS_fcmp_32ns_32ns_1_1_1.
INFO-FLOW: Append model LRupdateHLS_fcmp_32ns_32ns_1_1_1
INFO-FLOW: Found component LRupdateHLS_mul_mul_6ns_14s_14_1_1.
INFO-FLOW: Append model LRupdateHLS_mul_mul_6ns_14s_14_1_1
INFO-FLOW: Found component initFit_b_data_settings_ch.
INFO-FLOW: Append model initFit_b_data_settings_ch
INFO-FLOW: Found component initFit_b_data_settings_mi.
INFO-FLOW: Append model initFit_b_data_settings_mi
INFO-FLOW: Handling components in module [calcHelix] ... 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcHelix.compgen.tcl 
INFO-FLOW: Found component LRupdateHLS_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model LRupdateHLS_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component LRupdateHLS_fdiv_32ns_32ns_32_8_1.
INFO-FLOW: Append model LRupdateHLS_fdiv_32ns_32ns_32_8_1
INFO-FLOW: Found component LRupdateHLS_uitofp_32ns_32_3_1.
INFO-FLOW: Append model LRupdateHLS_uitofp_32ns_32_3_1
INFO-FLOW: Handling components in module [push_back] ... 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back.compgen.tcl 
INFO-FLOW: Handling components in module [calcResidual] ... 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcResidual.compgen.tcl 
INFO-FLOW: Found component LRupdateHLS_fptrunc_64ns_32_1_1.
INFO-FLOW: Append model LRupdateHLS_fptrunc_64ns_32_1_1
INFO-FLOW: Found component LRupdateHLS_fpext_32ns_64_1_1.
INFO-FLOW: Append model LRupdateHLS_fpext_32ns_64_1_1
INFO-FLOW: Found component LRupdateHLS_ddiv_64ns_64ns_64_17_1.
INFO-FLOW: Append model LRupdateHLS_ddiv_64ns_64ns_64_17_1
INFO-FLOW: Handling components in module [findLargestResidual] ... 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/findLargestResidual.compgen.tcl 
INFO-FLOW: Found component LRupdateHLS_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model LRupdateHLS_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Handling components in module [erase] ... 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase.compgen.tcl 
INFO-FLOW: Handling components in module [clean] ... 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/clean.compgen.tcl 
INFO-FLOW: Found component LRupdateHLS_mul_mul_9ns_14s_14_1_1.
INFO-FLOW: Append model LRupdateHLS_mul_mul_9ns_14s_14_1_1
INFO-FLOW: Handling components in module [erase_1] ... 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase_1.compgen.tcl 
INFO-FLOW: Handling components in module [killLargestResidual] ... 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/killLargestResidual.compgen.tcl 
INFO-FLOW: Handling components in module [fit] ... 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/fit.compgen.tcl 
INFO-FLOW: Handling components in module [LRupdateHLS] ... 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.compgen.tcl 
INFO-FLOW: Append model countStubLayers
INFO-FLOW: Append model push_back_1
INFO-FLOW: Append model initFit
INFO-FLOW: Append model calcHelix
INFO-FLOW: Append model push_back
INFO-FLOW: Append model calcResidual
INFO-FLOW: Append model findLargestResidual
INFO-FLOW: Append model erase
INFO-FLOW: Append model clean
INFO-FLOW: Append model erase_1
INFO-FLOW: Append model killLargestResidual
INFO-FLOW: Append model fit
INFO-FLOW: Append model LRupdateHLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: countStubLayers_foundLayers LRupdateHLS_faddfsub_32ns_32ns_32_4_full_dsp_1 LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1 LRupdateHLS_fcmp_32ns_32ns_1_1_1 LRupdateHLS_mul_mul_6ns_14s_14_1_1 initFit_b_data_settings_ch initFit_b_data_settings_mi LRupdateHLS_fsub_32ns_32ns_32_4_full_dsp_1 LRupdateHLS_fdiv_32ns_32ns_32_8_1 LRupdateHLS_uitofp_32ns_32_3_1 LRupdateHLS_fptrunc_64ns_32_1_1 LRupdateHLS_fpext_32ns_64_1_1 LRupdateHLS_ddiv_64ns_64ns_64_17_1 LRupdateHLS_fadd_32ns_32ns_32_4_full_dsp_1 LRupdateHLS_mul_mul_9ns_14s_14_1_1 countStubLayers push_back_1 initFit calcHelix push_back calcResidual findLargestResidual erase clean erase_1 killLargestResidual fit LRupdateHLS
INFO-FLOW: To file: write model countStubLayers_foundLayers
INFO-FLOW: To file: write model LRupdateHLS_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model LRupdateHLS_fcmp_32ns_32ns_1_1_1
INFO-FLOW: To file: write model LRupdateHLS_mul_mul_6ns_14s_14_1_1
INFO-FLOW: To file: write model initFit_b_data_settings_ch
INFO-FLOW: To file: write model initFit_b_data_settings_mi
INFO-FLOW: To file: write model LRupdateHLS_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model LRupdateHLS_fdiv_32ns_32ns_32_8_1
INFO-FLOW: To file: write model LRupdateHLS_uitofp_32ns_32_3_1
INFO-FLOW: To file: write model LRupdateHLS_fptrunc_64ns_32_1_1
INFO-FLOW: To file: write model LRupdateHLS_fpext_32ns_64_1_1
INFO-FLOW: To file: write model LRupdateHLS_ddiv_64ns_64ns_64_17_1
INFO-FLOW: To file: write model LRupdateHLS_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model LRupdateHLS_mul_mul_9ns_14s_14_1_1
INFO-FLOW: To file: write model countStubLayers
INFO-FLOW: To file: write model push_back_1
INFO-FLOW: To file: write model initFit
INFO-FLOW: To file: write model calcHelix
INFO-FLOW: To file: write model push_back
INFO-FLOW: To file: write model calcResidual
INFO-FLOW: To file: write model findLargestResidual
INFO-FLOW: To file: write model erase
INFO-FLOW: To file: write model clean
INFO-FLOW: To file: write model erase_1
INFO-FLOW: To file: write model killLargestResidual
INFO-FLOW: To file: write model fit
INFO-FLOW: To file: write model LRupdateHLS
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/countStubLayers.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'countStubLayers_foundLayers_ram (RAM)' using distributed RAMs.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back_1.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/initFit.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'initFit_b_data_settings_ch_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'initFit_b_data_settings_mi_ram (RAM)' using distributed RAMs.
Command       ap_source done; 0.22 sec.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcHelix.compgen.tcl 
Command       ap_source done; 0.12 sec.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcResidual.compgen.tcl 
Command       ap_source done; 0.17 sec.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/findLargestResidual.compgen.tcl 
Command       ap_source done; 0.12 sec.
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/clean.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase_1.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/killLargestResidual.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/fit.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=LRupdateHLS xml_exists=0
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.rtl_wrap.cfg.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/countStubLayers.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back_1.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/initFit.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcHelix.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcResidual.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/findLargestResidual.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/clean.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase_1.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/killLargestResidual.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/fit.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/countStubLayers.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back_1.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/initFit.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcHelix.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcResidual.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/findLargestResidual.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/clean.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase_1.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/killLargestResidual.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/fit.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.compgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute         source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Command       ap_source done; 0.94 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/countStubLayers.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back_1.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/initFit.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcHelix.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/push_back.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/calcResidual.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/findLargestResidual.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/clean.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/erase_1.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/killLargestResidual.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/fit.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.compgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.constraint.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=152
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=75
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=28 #gSsdmPorts=152
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.tbgen.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/LRupdateHLS.constraint.tcl 
Execute       sc_get_clocks LRupdateHLS 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/impl/misc/LRupdateHLS_ap_ddiv_15_no_dsp_64_ip.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/impl/misc/LRupdateHLS_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/impl/misc/LRupdateHLS_ap_faddfsub_2_full_dsp_32_ip.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/impl/misc/LRupdateHLS_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/impl/misc/LRupdateHLS_ap_fdiv_6_no_dsp_32_ip.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/impl/misc/LRupdateHLS_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/impl/misc/LRupdateHLS_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/impl/misc/LRupdateHLS_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/impl/misc/LRupdateHLS_ap_fsub_2_full_dsp_32_ip.tcl 
Execute       source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/impl/misc/LRupdateHLS_ap_uitofp_1_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:52 ; elapsed = 00:02:23 . Memory (MB): peak = 1070.055 ; gain = 544.969 ; free physical = 495 ; free virtual = 18057
INFO: [SYSC 207-301] Generating SystemC RTL for LRupdateHLS.
INFO: [VHDL 208-304] Generating VHDL RTL for LRupdateHLS.
INFO: [VLOG 209-307] Generating Verilog RTL for LRupdateHLS.
Command     autosyn done; 98.04 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 141.57 sec.
Command ap_source done; 141.99 sec.
Execute cleanup_all 
Command cleanup_all done; 0.22 sec.
INFO-FLOW: Workspace /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1 opened at Thu May 23 19:23:12 BST 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.16 sec.
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 30300} {LUT 242400}    {FF 484800} {DSP48E 1920}   {BRAM 1200}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.29 sec.
Execute     source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.21 sec.
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.23 sec.
Command     ap_source done; 0.23 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.25 sec.
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu_hp.hlp 
Command     import_lib done; 0.35 sec.
Execute     source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xcku115-flvb2104-2-e 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 0.16 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 82920} {LUT 663360}    {FF 1326720} {DSP48E 5520}  {BRAM 4320} {SLR 2}  
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-e'
Execute       get_default_platform 
Command     set_part done; 0.32 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 82920} {LUT 663360}    {FF 1326720} {DSP48E 5520}  {BRAM 4320} {SLR 2}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.36 sec.
Execute   csim_design -quiet 
Execute     source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/testbench.cpp 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/testbench.cpp 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/Stub.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/Stub.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/Settings.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/Settings.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LinearRegression.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LinearRegression.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LinearRegression.cpp 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LinearRegression.cpp 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRutilityHLS.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRutilityHLS.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRupdateHLS.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRupdateHLS.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRupdateHLS.cpp 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRupdateHLS.cpp 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRstructsHLS.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRstructsHLS.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/L1track3D.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/L1track3D.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/L1fittedTrack.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/L1fittedTrack.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.59 sec.
Command ap_source done; error code: 1; 2.95 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1 opened at Thu May 23 19:23:52 BST 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 30300} {LUT 242400}    {FF 484800} {DSP48E 1920}   {BRAM 1200}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu_hp.hlp 
Execute     source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xcku115-flvb2104-2-e 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 0.13 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 82920} {LUT 663360}    {FF 1326720} {DSP48E 5520}  {BRAM 4320} {SLR 2}  
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.28 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-e'
Execute       get_default_platform 
Command     set_part done; 0.33 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 82920} {LUT 663360}    {FF 1326720} {DSP48E 5520}  {BRAM 4320} {SLR 2}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.49 sec.
Execute   csim_design -quiet 
Execute     source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/testbench.cpp 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/testbench.cpp 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/Stub.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/Stub.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/Settings.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/Settings.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LinearRegression.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LinearRegression.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LinearRegression.cpp 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LinearRegression.cpp 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRutilityHLS.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRutilityHLS.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRupdateHLS.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRupdateHLS.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRupdateHLS.cpp 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRupdateHLS.cpp 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRstructsHLS.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRstructsHLS.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/L1track3D.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/L1track3D.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/L1fittedTrack.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/L1fittedTrack.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1 opened at Thu May 23 19:39:09 BST 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.12 sec.
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 30300} {LUT 242400}    {FF 484800} {DSP48E 1920}   {BRAM 1200}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.27 sec.
Execute     source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.27 sec.
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.31 sec.
Command     ap_source done; 0.31 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu_hp.hlp 
Execute     source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /home/eepgmmg1/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xcku115-flvb2104-2-e 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 82920} {LUT 663360}    {FF 1326720} {DSP48E 5520}  {BRAM 4320} {SLR 2}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-e'
Execute       get_default_platform 
Command     set_part done; 0.12 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 82920} {LUT 663360}    {FF 1326720} {DSP48E 5520}  {BRAM 4320} {SLR 2}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.85 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/testbench.cpp 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/testbench.cpp 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/Stub.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/Stub.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/Settings.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/Settings.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LinearRegression.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LinearRegression.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LinearRegression.cpp 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LinearRegression.cpp 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRutilityHLS.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRutilityHLS.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRupdateHLS.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRupdateHLS.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRupdateHLS.cpp 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRupdateHLS.cpp 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRstructsHLS.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/LRstructsHLS.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/L1track3D.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/L1track3D.h 
Execute     is_encrypted /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/L1fittedTrack.h 
Execute     is_xip /home/eepgmmg1/workspace/cpp_projects/lr_standaloneHLS/.settings/L1fittedTrack.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.41 sec.
Command ap_source done; 4.26 sec.
Execute cleanup_all 
