`timescale 1ns / 1ps
//ID 
module pipeID(Ealu,Ecp0,Ehi,Ehisource,
			  EisGoto,Elo,Elosource,
			  Emuler_hi,Emuler_lo,Eq,Er,
			  Erfsource,Ern,Ew_hi,Ew_lo,Ew_rf,
			  Malu,Mdm,Mrfsource,
			  Mmuler_hi,Mmuler_lo,
			  Mrn,Mw_rf,Mw_hi,Mw_lo,
			  Wdata_hi,Wdata_lo,Wdata_rf,
			  Wena_hi,Wena_lo,Wena_rf,Wrn,
			  clk,inst,pc4,rst,
			  CP0out,
			  Dpc4,
			  Hiout,Loout,Rsout,Rtout,
			  aluc,asource,bsource,
			  bpc,cpc,
			  cuttersource,
			  div,
			  reg28,
			  hisource,
			  imm,isGoto,
			  jpc,
			  losource,pcsource,
			  rfsource,rn,rpc,
			  sign,stall,
			  w_dm,w_hi,w_lo,w_rf);
	input [31:0] Ealu			;//å‰æ¨alu
/**/input [31:0] Ecp0			;
	input [31:0] Ehi			;
	input [ 1:0] Ehisource		;
	input EisGoto				;//ä»EXEä¼ å›çš„isGoto(ejal)
	input [31:0] Elo			;
	input [ 1:0] Elosource		;
	input [31:0] Emuler_hi		;
	input [31:0] Emuler_lo		;
	input [31:0] Eq				;
	input [31:0] Er				;
	input [ 2:0] Erfsource		;
	input [ 4:0] Ern			;//
	input Ew_hi					;//å†™hiä½¿èƒ½ä¿¡å·
	input Ew_lo					;//å†™loä½¿èƒ½ä¿¡å·
	input Ew_rf					;//å†™rfä½¿èƒ½ä¿¡å·,ewreg

	input [31:0] Malu			;//å‰æ¨alu
	input [31:0] Mdm			;
	input [ 4:0] Mrn			;//
	input [ 2:0] Mrfsource		;
	input [31:0] Mmuler_hi		;
	input [31:0] Mmuler_lo		;
	input Mw_rf					;//å†™rfçš„ä¿¡å·ï¼Œmwreg
	input Mw_hi					;//å†™rfçš„ä¿¡å·ï¼Œmwreg
	input Mw_lo					;//å†™rfçš„ä¿¡å·ï¼Œmwreg

	input [31:0] Wdata_hi		;//å†™å…¥hi
	input [31:0] Wdata_lo		;//å†™å…¥lo
	input [31:0] Wdata_rf		;//å†™å…¥rfçš„æ•°,ä¼šåœ¨WBå‘¨æœŸè¿”å›ï¼Œå†™å…¥rn
	input Wena_hi				;//hiå†™ä½¿èƒ?
	input Wena_lo				;//loå†™ä½¿èƒ?
	input Wena_rf				;//rfå†™ä½¿èƒ?
	input [ 4:0] Wrn			;//Wrn
    input clk					;//æ—¶é’Ÿ
    input [31:0] inst			;//æŒ‡ä»¤
    input [31:0] pc4			;//pc+4
    input rst					;//å¤ä½ä¿¡å·
/**/output [31:0] CP0out		;//cp0è¾“å‡º	
	output [31:0] Dpc4			;//pc+4è¾“å‡º
	output [31:0] Hiout			;//Hiå¯„å­˜å™?
	output [31:0] Loout			;//Loå¯„å­˜å™?
	output [31:0] Rsout			;//Rsè¾“å‡º
	output [31:0] Rtout			;//Rtè¾“å‡º
	output [ 3:0] aluc			;//aluæ§åˆ¶ä¿¡å·
	output asource				;//aluçš„aé€‰æ‹©ä¿¡å·,shift
	output bsource				;//aluçš„bé€‰æ‹©ä¿¡å·,aluimm
	output [31:0] bpc			;//beqçš„è·³è½¬pc	
    output [31:0] cpc			;//
    output [ 1:0] cuttersource	;//
    output div					;//
    output [ 1:0] hisource		;//hiçš„é?‰æ‹©ä¿¡å·
    output [ 1:0] losource		;//loçš„é?‰æ‹©ä¿¡å·
	output [31:0] imm			;//æ‰©å±•åçš„ç«‹å³æ•?
    output isGoto				;//jal
	output [31:0] jpc			;//è·³è½¬çš„pc
	output [ 2:0] pcsource		;//pcçš„é?‰æ‹©ä¿¡å·
	output [ 2:0] rfsource		;//å†™å›rfçš„æ¥æº?
	output [ 4:0] rn			;//
	output [31:0] rpc			;//å¯„å­˜å™¨å †å¾—åˆ°çš„ä¸‹ä¸?æ?
	output sign					;
	output stall				;//åœæ­¢
	output w_hi					;//å†™hiä¿¡å·  ,1å†?0ä¸å†™
	output w_lo					;//å†™loä¿¡å·  ,1å†?0ä¸å†™
	output w_dm					;//å†™dmemä¿¡å·,1å†?0ä¸å†™(wmem)
	output w_rf					;//å†™rfä¿¡å·  ,1å†?0ä¸å†™(wreg)
	output [31:0]reg28;
	wire [ 5:0] op,func;//op and func
	wire [ 4:0] rs,rt,rd;//3ä¸ªå¯„å­˜å™¨åœ°å€

	assign func = inst[ 5: 0];
	assign op   = inst[31:26];
	assign rs   = inst[25:21];
	assign rt   = inst[20:16];
	assign rd   = inst[15:11];
	
	wire reg_rt;//0é€‰rdä½œä¸ºç›®çš„å¯„å­˜å™?,1é€‰rtä½œä¸ºç›®çš„å¯„å­˜å™?
	wire sext;//æ˜¯å¦ç¬¦å·æ‰©å±•
	wire zero;
	wire [31:0] qa,qb;
	wire [31:0] Rsout0,Rtout0;
	assign zero = (Rsout==Rtout);
	wire [1:0] fwda0,fwda1,fwdb0,fwdb1;
	wire delay;

	//cu
	pipeIDcu cu(.op1(rs),.op2(rt),.op(op),.func(func),.rd(rd),.zero(zero),
				.EisGoto(EisGoto),
				.Erfsource(Erfsource),.Mrfsource(Mrfsource),
				.Ew_rf(Ew_rf),.Mw_rf(Mw_rf),
				.Ern(Ern),.Mrn(Mrn),
				.isGoto(isGoto),
				.aluc(aluc),.asource(asource),.bsource(bsource),
				.pcsource(pcsource),.rfsource(rfsource),
				.w_dm(w_dm),.w_rf(w_rf),
				.reg_rt(reg_rt),
				.sext(sext),.stall(stall),
				.fwda0(fwda0),.fwdb0(fwdb0),
				.fwda1(fwda1),.fwdb1(fwdb1),
				.delay(delay));
	
	assign rn=reg_rt?rt:rd;
	
	//regfile rf (.clk(~clk),.rst(rst),.we(Wena_rf),.raddr1(rs),.raddr2(rt),
      //              .waddr(Wrn),.wdata(Wdata_rf),.rdata1(qa),.rdata2(qb));
	regfile rf (.clk(~clk),.rst(rst),.we(Wena_rf),.raddr1(rs),.raddr2(rt),
				.waddr(Wrn),.wdata(Wdata_rf),.rdata1(qa),.rdata2(qb),.reg28(reg28));

	mux4x32 a0(.a(qa),.b(Ealu),.c(Malu),.d(Mdm),.pcsource(fwda0),.y(Rsout0));
	mux4x32 b0(.a(qb),.b(Ealu),.c(Malu),.d(Mdm),.pcsource(fwdb0),.y(Rtout0));
	mux4x32 a1(.a(Rsout0),.b(Emuler_lo),.c(Mmuler_lo),.d(32'h0000),.pcsource(fwda1),.y(Rsout));
	mux4x32 b1(.a(Rtout0),.b(Emuler_lo),.c(Mmuler_lo),.d(32'h0000),.pcsource(fwdb1),.y(Rtout));
	
	wire [31:0] hi,lo;
	wire [16:0] ext16;//16ä½ç¬¦å·æ‰©å±?
	wire [31:0] br_offset;//å¯„å­˜å™¨çš„è¾“å‡ºqa,qb,branch_offset åˆ†æ”¯åç§»
	wire e;
	assign e = sext&inst[15];//ç¬¦å·æ‰©å±•
	assign ext16 = {16{e}};	
	assign imm = {ext16,inst[15:0]};//16ä½æ‰©å±?,32ä½çš„ç«‹å³æ•?
	assign br_offset = {imm[29:0],2'b00};//18ä½æ‰©å±?,branch_offset åˆ†æ”¯åç§»,è·³è½¬åœ°å€
	assign bpc=pc4+br_offset;
	assign rpc   = Rsout-32'h00400000;
	assign jpc   = {pc4[31:28],inst[25:0],2'b00};	
	assign Dpc4  = pc4;
	assign sign  = sext;	
	
	//CP0
	/*CP0 cp0(.clk(clk),.rst(rst),.wsta(wsta),.wcau(wcau),
			.wepc(wepc),.mfc0(mfc0),.mtc0(mtc0),.exc(exc),
			.inta(inta),.pc(pc),.npc(npc),.mux1(mux1),
			.wdata(wdata),.alu_mem(alu_mem),.cause(cause),
			.selpc(selpc),.sta(sta),.rdata(rdata),
			.exc_addr(exc_addr));*/
		
endmodule
