#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 11 05:27:59 2025
# Process ID: 2887552
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/integrator
# Command line: vivado -mode batch -source runs/M400_W5/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/integrator/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/integrator/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source runs/M400_W5/run.tcl
# read_verilog -sv runs/M400_W5/sum_signed.sv
# read_xdc runs/M400_W5/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2887625
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.164 ; gain = 241.801 ; free physical = 58164 ; free virtual = 205284
Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.293; parent = 2150.655; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.234; parent = 3039.168; children = 973.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M400_W5/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M400_W5/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3131.133 ; gain = 333.770 ; free physical = 58086 ; free virtual = 205208
Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.293; parent = 2150.655; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.203; parent = 3131.137; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3148.945 ; gain = 351.582 ; free physical = 58086 ; free virtual = 205208
Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.293; parent = 2150.655; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4122.016; parent = 3148.949; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3148.945 ; gain = 351.582 ; free physical = 58086 ; free virtual = 205208
Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.293; parent = 2150.655; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4122.016; parent = 3148.949; children = 973.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3148.945 ; gain = 0.000 ; free physical = 58094 ; free virtual = 205215
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M400_W5/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M400_W5/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.664 ; gain = 0.000 ; free physical = 58124 ; free virtual = 205246
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3312.664 ; gain = 0.000 ; free physical = 58129 ; free virtual = 205251
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3312.664 ; gain = 515.301 ; free physical = 58189 ; free virtual = 205310
Synthesis current peak Physical Memory [PSS] (MB): peak = 2309.566; parent = 2155.929; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.719; parent = 3280.652; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3312.664 ; gain = 515.301 ; free physical = 58189 ; free virtual = 205310
Synthesis current peak Physical Memory [PSS] (MB): peak = 2309.566; parent = 2155.929; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.719; parent = 3280.652; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3312.664 ; gain = 515.301 ; free physical = 58189 ; free virtual = 205310
Synthesis current peak Physical Memory [PSS] (MB): peak = 2309.566; parent = 2155.929; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.719; parent = 3280.652; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3312.664 ; gain = 515.301 ; free physical = 58188 ; free virtual = 205311
Synthesis current peak Physical Memory [PSS] (MB): peak = 2309.566; parent = 2155.929; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.719; parent = 3280.652; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 12    
	   2 Input    9 Bit       Adders := 25    
	   2 Input    8 Bit       Adders := 50    
	   2 Input    7 Bit       Adders := 100   
	   2 Input    6 Bit       Adders := 200   
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 28    
	                8 Bit    Registers := 50    
	                7 Bit    Registers := 100   
	                6 Bit    Registers := 200   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3312.664 ; gain = 515.301 ; free physical = 58306 ; free virtual = 205436
Synthesis current peak Physical Memory [PSS] (MB): peak = 2309.566; parent = 2155.929; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4253.719; parent = 3280.652; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3679.945 ; gain = 882.582 ; free physical = 57847 ; free virtual = 204977
Synthesis current peak Physical Memory [PSS] (MB): peak = 2883.551; parent = 2729.916; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4653.016; parent = 3679.949; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3692.945 ; gain = 895.582 ; free physical = 57836 ; free virtual = 204966
Synthesis current peak Physical Memory [PSS] (MB): peak = 2894.978; parent = 2741.342; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4666.016; parent = 3692.949; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 3733.000 ; gain = 935.637 ; free physical = 57813 ; free virtual = 204943
Synthesis current peak Physical Memory [PSS] (MB): peak = 2901.462; parent = 2747.826; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4706.070; parent = 3733.004; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3746.875 ; gain = 949.512 ; free physical = 57828 ; free virtual = 204958
Synthesis current peak Physical Memory [PSS] (MB): peak = 2902.052; parent = 2748.416; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4719.945; parent = 3746.879; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3746.875 ; gain = 949.512 ; free physical = 57829 ; free virtual = 204959
Synthesis current peak Physical Memory [PSS] (MB): peak = 2902.052; parent = 2748.416; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4719.945; parent = 3746.879; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3746.875 ; gain = 949.512 ; free physical = 57832 ; free virtual = 204961
Synthesis current peak Physical Memory [PSS] (MB): peak = 2902.509; parent = 2748.873; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4719.945; parent = 3746.879; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3746.875 ; gain = 949.512 ; free physical = 57832 ; free virtual = 204961
Synthesis current peak Physical Memory [PSS] (MB): peak = 2902.587; parent = 2748.951; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4719.945; parent = 3746.879; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3746.875 ; gain = 949.512 ; free physical = 57832 ; free virtual = 204962
Synthesis current peak Physical Memory [PSS] (MB): peak = 2902.696; parent = 2749.061; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4719.945; parent = 3746.879; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3746.875 ; gain = 949.512 ; free physical = 57832 ; free virtual = 204962
Synthesis current peak Physical Memory [PSS] (MB): peak = 2902.712; parent = 2749.076; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4719.945; parent = 3746.879; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sum_signed  | vld_layer9_reg        | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sum_signed  | reduce_layer73_reg[8] | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   248|
|3     |LUT1   |   199|
|4     |LUT2   |  1598|
|5     |LUT3   |   200|
|6     |LUT4   |   200|
|7     |LUT5   |   400|
|8     |LUT6   |   400|
|9     |SRL16E |    10|
|10    |FDRE   |  2806|
|11    |IBUF   |  2003|
|12    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3746.875 ; gain = 949.512 ; free physical = 57832 ; free virtual = 204962
Synthesis current peak Physical Memory [PSS] (MB): peak = 2902.728; parent = 2749.092; children = 153.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4719.945; parent = 3746.879; children = 973.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 3746.875 ; gain = 785.793 ; free physical = 57832 ; free virtual = 204962
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3746.883 ; gain = 949.512 ; free physical = 57832 ; free virtual = 204962
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3760.812 ; gain = 0.000 ; free physical = 57950 ; free virtual = 205080
INFO: [Netlist 29-17] Analyzing 2252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M400_W5/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M400_W5/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3811.574 ; gain = 0.000 ; free physical = 57912 ; free virtual = 205042
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2004 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2003 instances

Synth Design complete, checksum: e8a6408a
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3811.574 ; gain = 2107.031 ; free physical = 58115 ; free virtual = 205245
# report_utilization -file runs/M400_W5/util.rpt
# report_timing_summary -file runs/M400_W5/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4589.578 ; gain = 778.004 ; free physical = 57484 ; free virtual = 204614
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 05:29:13 2025...
