---
layout: default
title: ğŸ”Š ScAlN MEMS ã‚¢ãƒ¬ã‚¤ Ã— SiGe/65 nm CMOS Ã— SiP çµ±åˆ
---

---

# ğŸ”Š ScAlN MEMS ã‚¢ãƒ¬ã‚¤ Ã— SiGe/65 nm CMOS Ã— SiP çµ±åˆ  
*ScAlN MEMS Array Ã— SiGe/65 nm CMOS Ã— Systemâ€‘inâ€‘Package Integration*

---

## ğŸŒ Pbãƒ•ãƒªãƒ¼å…¨é¢ã‚¢ãƒ”ãƒ¼ãƒ« / Lead-free Advantage  

**ã€Œäººä½“ã«é‰›ã‚’å…¥ã‚Œãªã„ã€**  
*No lead inside the human body*  

**ã€Œè¦åˆ¶ã‚¯ãƒªã‚¢æ¸ˆã¿ã€**  
*Pre-aligned with medical and environmental regulations*  

**ã€Œæ¬¡ä¸–ä»£ã‚°ãƒªãƒ¼ãƒ³åŒ»ç™‚ãƒ‡ãƒã‚¤ã‚¹ã€**  
*Next-generation green medical device platform*  

- **åŒ»ç™‚è¦åˆ¶é©åˆ**ï¼šEU RoHS, REACH, FDA â†’ Pbä½¿ç”¨åˆ¶é™ã‚’å›é¿ã€‚  
  *Medical compliance: EU RoHS, REACH, FDA â†’ avoid Pb restrictions.*  
- **ç’°å¢ƒä¾¡å€¤**ï¼šã‚°ãƒªãƒ¼ãƒ³åŒ»ç™‚ãƒ»ESGæŠ•è³‡ã«ç›´çµã€‚  
  *Environmental value: directly aligned with green healthcare and ESG investment.*  
- **å·®åˆ¥åŒ–**ï¼šPZTä¾å­˜ã®å¤§æ‰‹ã«å¯¾ã—ã€ä¸–ç•Œåˆã®ã€ŒPbãƒ•ãƒªãƒ¼ MEMS è¶…éŸ³æ³¢ã€ã‚’å‰é¢ã«å‡ºã›ã‚‹ã€‚  
  *Differentiation: Position as the worldâ€™s first â€œPb-free MEMS ultrasonicâ€ against PZT incumbents.*  

---

## ğŸ“– æ¦‚è¦ / Overview  
æœ¬ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆã§ã¯ã€**ScAlN MEMS ã‚¢ãƒ¬ã‚¤**ã¨ **SiGe/65 nm CMOS** ã‚’ **SiP (Systemâ€‘inâ€‘Package)** ã§çµ±åˆã™ã‚‹ç¾å®Ÿçš„ãƒ—ãƒ©ãƒƒãƒˆãƒ•ã‚©ãƒ¼ãƒ ã‚’æ•´ç†ã™ã‚‹ã€‚  
*This document outlines a practical platform integrating ScAlN MEMS arrays with SiGe/65 nm CMOS using Systemâ€‘inâ€‘Package (SiP) technology.*

- **Pbãƒ•ãƒªãƒ¼**ï¼šåŒ»ç™‚ãƒ»å®‰å…¨åˆ†é‡ã§å¿…é ˆã€‚  
  *Leadâ€‘free: essential for medical and safety applications.*  
- **é«˜å‘¨æ³¢å¯¾å¿œ**ï¼šè¶…éŸ³æ³¢ (10â€“50 MHz), RF BAW/XBAR (subâ€‘6G)ã€‚  
  *Highâ€‘frequency support: ultrasonic (10â€“50 MHz), RF BAW/XBAR (subâ€‘6G).*  
- **é«˜æ„Ÿåº¦**ï¼šSiGe CMOS LNA/VGA ã§å¾®å°ä¿¡å·ã‚’æ¤œå‡ºã€‚  
  *High sensitivity: detect microâ€‘signals with SiGe CMOS LNA/VGA.*  
- **é«˜ä¿¡é ¼æ€§**ï¼šSiP ã§æ­©ç•™ã¾ã‚Šåˆ†é›¢ã€çŸ­é…ç·šã§SNRç¢ºä¿ã€‚  
  *High reliability: SiP yield separation, short interconnect for SNR.*  

---

## ğŸ§  æ¡ç”¨ç†ç”± / Rationale  

1. **ScAlN MEMS ã‚¢ãƒ¬ã‚¤**  
   *ScAlN MEMS Array*  
   - Pbãƒ•ãƒªãƒ¼ææ–™ã€ç’°å¢ƒè¦åˆ¶ã«å¯¾å¿œã€‚  
     *Leadâ€‘free material, compliant with environmental regulations.*  
   - é«˜å‘¨æ³¢å¸¯ã§ã®åœ§é›»æ€§èƒ½ãŒå„ªã‚Œã‚‹ã€‚  
     *Superior piezoelectric performance at high frequency.*  
   - CMOSå¾Œå·¥ç¨‹MEMSåŒ–ã‚‚å¯èƒ½ã€‚  
     *Postâ€‘CMOS MEMS integration possible.*  

2. **SiGe / 65 nm CMOS**  
   *SiGe / 65 nm CMOS*  
   - LNA, VGA, Txãƒ‰ãƒ©ã‚¤ãƒã«æœ€é©ã€‚  
     *Ideal for LNA, VGA, Tx drivers.*  
   - é›‘éŸ³æŒ‡æ•° (NF) ã®æ”¹å–„ã€ADC/ãƒ‡ã‚¸ã‚¿ãƒ«çµ±åˆã‚‚å®¹æ˜“ã€‚  
     *Improved NF, easy integration of ADC/digital.*  
   - 0.18 Âµmã‚ˆã‚Šé«˜æ€§èƒ½ã€28 nm FinFETã‚ˆã‚Šä½ã‚³ã‚¹ãƒˆã€‚  
     *Higher performance than 0.18 Âµm, lower cost than 28 nm FinFET.*  

3. **SiP (Systemâ€‘inâ€‘Package)**  
   *SiP (Systemâ€‘inâ€‘Package)*  
   - MEMSã¨CMOSã‚’åˆ¥ãƒ€ã‚¤ã§æœ€é©åŒ–ã—ã¤ã¤ã€çŸ­é…ç·šã§çµ±åˆã€‚  
     *Optimize MEMS and CMOS separately, integrate with short interconnect.*  
   - æ­©ç•™ã¾ã‚Šãƒªã‚¹ã‚¯ã‚’åˆ†é›¢ã—ã€é‡ç”£æ€§ã‚’ç¢ºä¿ã€‚  
     *Separate yield risk, ensure manufacturability.*  
   - å°†æ¥çš„ãªãƒ¢ãƒãƒªã‚·ãƒƒã‚¯çµ±åˆã¸ã®ã‚¹ãƒ†ãƒƒãƒ—ã‚¢ãƒƒãƒ—ãŒå¯èƒ½ã€‚  
     *Scalable to monolithic integration in the future.*  

---

## ğŸ— ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ / Architecture  

```mermaid
flowchart LR
  subgraph MEMS[ScAlN MEMS Array]
    C1((Cell1)):::el --> C2((Cell2)):::el --> C3((Cell3)):::el
  end
  MEMS --> LNA[LNA & VGA : SiGe 65nm]
  LNA --> ADC[ADC : 12â€“14 bit, 50â€“100 MS/s]
  ADC --> BF[Beamformer / Digital Core]
  BF --> SYS[System / Host]
  classDef el fill:#fff,stroke:#333,stroke-width:1px;
```

---

## ğŸ“ ç‰¹å¾´ / Key Features  

| é …ç›® / Item | å†…å®¹ / Details |
|---|---|
| ææ–™ / Material <br> *Material* | ScAlN è–„è†œ (Pbãƒ•ãƒªãƒ¼, CMOSäº’æ›) <br> *ScAlN thin film (Pbâ€‘free, CMOS compatible)* |
| å‘¨æ³¢æ•° / Frequency <br> *Frequency* | è¶…éŸ³æ³¢ 10â€“50 MHz, RF subâ€‘6G <br> *Ultrasonic 10â€“50 MHz, RF subâ€‘6G* |
| é›†ç©åº¦ / Integration <br> *Integration* | 64â€“256 ch ã‚¢ãƒ¬ã‚¤ <br> *64â€“256 channel array* |
| æ¤œå‡ºå›è·¯ / Sensing Circuit <br> *Sensing Circuit* | é«˜ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ LNA, ãƒãƒ£ãƒ¼ã‚¸ã‚¢ãƒ³ãƒ— <br> *Highâ€‘impedance LNA, charge amplifier* |
| CMOSãƒãƒ¼ãƒ‰ / CMOS Node <br> *CMOS Node* | SiGe / 65 nm <br> *SiGe / 65 nm* |
| ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ / Package <br> *Package* | SiP (Systemâ€‘inâ€‘Package) <br> *SiP (Systemâ€‘inâ€‘Package)* |
| å°†æ¥æ‹¡å¼µ / Roadmap <br> *Roadmap* | ãƒ¢ãƒãƒªã‚·ãƒƒã‚¯çµ±åˆ, 28 nm RFâ€‘CMOS <br> *Monolithic integration, 28 nm RFâ€‘CMOS* |

---

## âš–ï¸ ãƒ¡ãƒªãƒƒãƒˆ / Advantages  

- **åŒ»ç™‚é©åˆ**ï¼šéé‰›ã€æ»…èŒãƒ»ãƒã‚¤ã‚ªäº’æ›æ€§ã«å¯¾å¿œã€‚  
  *Medical compliance: leadâ€‘free, sterilization and bioâ€‘compatibility supported.*  
- **é«˜æ„Ÿåº¦**ï¼šSiGe/65 nm CMOS ã«ã‚ˆã‚‹ä½é›‘éŸ³ãƒ»é«˜ã‚²ã‚¤ãƒ³ã€‚  
  *High sensitivity: low noise and high gain with SiGe/65 nm CMOS.*  
- **é«˜ä¿¡é ¼æ€§**ï¼šSiP ã§æ­©ç•™ã¾ã‚Šåˆ†é›¢ã€ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸å†…ã§çŸ­é…ç·šåŒ–ã€‚  
  *High reliability: yield separation and short interconnect in package.*  
- **é‡ç”£æ€§**ï¼šæˆç†Ÿãƒãƒ¼ãƒ‰ã¨MEMSã‚’çµ„ã¿åˆã‚ã›ã€ã‚³ã‚¹ãƒˆæœ€é©åŒ–ã€‚  
  *Manufacturability: mature node + MEMS, costâ€‘optimized.*  
- **æ‹¡å¼µæ€§**ï¼šå°†æ¥çš„ã«ãƒ¢ãƒãƒªã‚·ãƒƒã‚¯çµ±åˆã‚„å…ˆç«¯ãƒãƒ¼ãƒ‰ã¸ç§»è¡Œå¯èƒ½ã€‚  
  *Scalability: future monolithic integration and advanced nodes possible.*  

---

## ğŸ— è£½é€ ãƒ»èª¿é”ãƒ»çµ±åˆ / Manufacturing, Procurement & Integration  

| ğŸ”§ **é …ç›® / Item** | ğŸ“ **å†…å®¹ / Details** |
|---|---|
| ğŸ§ª **ScAlN MEMS ã‚¢ãƒ¬ã‚¤ã®è£½é€ ** <br> *Fabrication of ScAlN MEMS Array* | **åŸºæ¿æº–å‚™**ï¼šSiåŸºæ¿ <br> *Si substrate preparation* <br><br> **ä¸‹éƒ¨é›»æ¥µ**ï¼šMo/TiN/AlCu <br> *Bottom electrode (Mo/TiN/AlCu sputtering & patterning)* <br><br> **ScAlNæˆè†œ**ï¼š250â€“350 Â°C, Sc=0.1â€“0.3 <br> *ScAlN sputtering at 250â€“350 Â°C, Sc fraction 0.1â€“0.3* <br><br> **ä¸Šéƒ¨é›»æ¥µ**ï¼šMo/Alè–„è†œ <br> *Top electrode (Mo/Al thin film)* <br><br> **å…±æŒ¯å™¨å½¢æˆ**ï¼šICPã‚¨ãƒƒãƒ (Clâ‚‚/BClâ‚ƒ/Ar) <br> *Resonator definition via ICP etch* <br><br> **ç©ºæ´/ãƒŸãƒ©ãƒ¼**ï¼šFBAR or SMR (SiOâ‚‚/SiN Î»/4) <br> *Cavity (FBAR) or Acoustic mirror (SMR, SiOâ‚‚/SiN Î»/4 stack)* <br><br> **ã‚­ãƒ£ãƒƒãƒ—&å°æ­¢**ï¼šè–„è†œ or WLP <br> *Thin-film cap or Wafer-Level Packaging* <br><br> **ç®¡ç†é …ç›®**ï¼šRa<2â€“3 nm, ç†±â‰¦400 Â°C, å¿œåŠ›åˆ¶å¾¡ <br> *Ra<2â€“3 nm, â‰¤400 Â°C thermal budget, stress management* |
| âš™ï¸ **SiGe / 65 nm CMOS èª¿é”** <br> *Procurement of SiGe / 65 nm CMOS* | **ä¾›çµ¦å…ƒ**ï¼šGF (SiGe BiCMOS), TowerJazz, TSMC RF <br> *Suppliers: GF (SiGe BiCMOS), TowerJazz, TSMC RF* <br><br> **åˆ©ç‚¹**ï¼šé«˜æ€§èƒ½LNA/VGA/Tx, PDKå®Œå‚™, ã‚³ã‚¹ãƒˆæ€§èƒ½ãƒãƒ©ãƒ³ã‚¹è‰¯å¥½ <br> *Advantages: High-performance LNA/VGA/Tx, rich PDK, balanced cost-performance* <br><br> **æ–¹é‡**ï¼šè¨­è¨ˆã¯å†…è£½, è£½é€ ã¯å¤–éƒ¨ãƒ•ã‚¡ã‚¦ãƒ³ãƒ‰ãƒªä¾›çµ¦ <br> *Policy: Design in-house, wafer supply from external foundries* |
| ğŸ“¦ **SiP çµ±åˆ** <br> *SiP Integration* | **æ–¹å¼**ï¼šFlip-chip / 2.5Dã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ / Module SiP <br> *Modes: Flip-chip / 2.5D interposer / Module SiP* <br><br> **çµ±åˆãƒ•ãƒ­ãƒ¼**ï¼šMEMSè£½é€  â†’ CMOSèª¿é” â†’ ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸çµ±åˆ (Flip-chip/TSV) â†’ æ°—å¯†å°æ­¢ (Cap/WLP) â†’ ãƒ†ã‚¹ãƒˆ&ã‚­ãƒ£ãƒªãƒ–ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ <br> *Integration flow: MEMS fabrication â†’ CMOS procurement â†’ Package integration (Flip-chip/TSV) â†’ Hermetic sealing (Cap/WLP) â†’ Test & calibration* <br><br> **åˆ©ç‚¹**ï¼šæ­©ç•™ã¾ã‚Šåˆ†é›¢, çŸ­é…ç·šã«ã‚ˆã‚‹é«˜SNR, ãƒ—ãƒ­ãƒˆã‚¿ã‚¤ãƒ—é–‹ç™ºãŒé€Ÿã„ <br> *Advantages: Yield separation, high SNR with short interconnect, fast prototyping* |

---

## ğŸ§­ æ¨å¥¨ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ— / Suggested Roadmap  

1. **Phase 1**ï¼šScAlN MEMS ã‚¢ãƒ¬ã‚¤å˜ä½“è©•ä¾¡ (æ„Ÿåº¦, å‘¨æ³¢æ•°, BW, Q)ã€‚  
   *Phase 1: Standalone ScAlN MEMS array evaluation (sensitivity, frequency, BW, Q).*  
2. **Phase 2**ï¼šSiPçµ±åˆ (ScAlN MEMS + SiGe/65 nm LNA/ADC)ã€‚  
   *Phase 2: SiP integration (ScAlN MEMS + SiGe/65 nm LNA/ADC).*  
3. **Phase 3**ï¼šåŒ»ç™‚ãƒ»ç”£æ¥­å¿œç”¨ (å®‰å…¨è¦æ ¼, æ»…èŒè©¦é¨“, é•·æœŸä¿¡é ¼æ€§)ã€‚  
   *Phase 3: Medical/industrial applications (safety standards, sterilization, long-term reliability).*  
4. **Phase 4**ï¼šå°†æ¥çš„ã«ãƒ¢ãƒãƒªã‚·ãƒƒã‚¯çµ±åˆã‚„28 nm RF-CMOSã¸å±•é–‹ã€‚  
   *Phase 4: Migration to monolithic integration or 28 nm RF-CMOS.*  

---

## ğŸ“š é–¢é€£ / Links  

- [scaln-on-cmos.md](./scaln-on-cmos.md)  
- [scaln-ultrasonic-array.md](./scaln-ultrasonic-array.md)  
- [sensors.md](./sensors.md)  
- [materials.md](./materials.md)  

---

## ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / Author & License  

| é …ç›® / Item | å†…å®¹ / Details |
|---|---|
| è‘—è€… / Author | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ <br> *Shinichi Samizo* |
| GitHub | [Samizo-AITL](https://github.com/Samizo-AITL) |
| ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License | æ•™è‚²ç›®çš„ã§ã®å†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”± / å•†ç”¨åˆ©ç”¨ã¯è¦è¨±å¯ <br> *Free for educational use, redistribution, and modification / Commercial use requires permission* |
