{"vcs1":{"timestamp_begin":1770151053.612707190, "rt":21.12, "ut":0.06, "st":0.07}}
{"vcselab":{"timestamp_begin":1770151074.763070818, "rt":9.53, "ut":0.10, "st":0.07}}
{"link":{"timestamp_begin":1770151084.329688167, "rt":2.09, "ut":0.05, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770151053.473480363}
{"VCS_COMP_START_TIME": 1770151053.473480363}
{"VCS_COMP_END_TIME": 1770151086.467942079}
{"VCS_USER_OPTIONS": "-sverilog lab1SOP_valid.sv"}
{"vcs1": {"peak_mem": 1009039}}
{"stitch_vcselab": {"peak_mem": 1009078}}
