INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
