// Seed: 3770187376
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2 == 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input wire id_2,
    output wand id_3,
    output supply0 id_4
);
  supply1 id_6, id_7;
  assign id_3 = id_2;
  wire id_8, id_9, id_10, id_11;
  assign id_9 = id_8;
  assign id_6 = ~id_2;
  module_0 modCall_1 (id_11);
  assign modCall_1.id_1 = 0;
  wand id_12 = -1'b0;
  always id_4 = id_6;
  id_13(
      id_12
  );
endmodule
