// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module vadd_DRAM_input_stream (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        query_num,
        nprobe,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RFIFONUM,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        in_DRAM,
        s_kernel_network_in65_din,
        s_kernel_network_in65_num_data_valid,
        s_kernel_network_in65_fifo_cap,
        s_kernel_network_in65_full_n,
        s_kernel_network_in65_write,
        query_num_c159_din,
        query_num_c159_num_data_valid,
        query_num_c159_fifo_cap,
        query_num_c159_full_n,
        query_num_c159_write,
        nprobe_c186_din,
        nprobe_c186_num_data_valid,
        nprobe_c186_fifo_cap,
        nprobe_c186_full_n,
        nprobe_c186_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 74'd1;
parameter    ap_ST_fsm_state2 = 74'd2;
parameter    ap_ST_fsm_state3 = 74'd4;
parameter    ap_ST_fsm_state4 = 74'd8;
parameter    ap_ST_fsm_state5 = 74'd16;
parameter    ap_ST_fsm_state6 = 74'd32;
parameter    ap_ST_fsm_state7 = 74'd64;
parameter    ap_ST_fsm_state8 = 74'd128;
parameter    ap_ST_fsm_state9 = 74'd256;
parameter    ap_ST_fsm_state10 = 74'd512;
parameter    ap_ST_fsm_state11 = 74'd1024;
parameter    ap_ST_fsm_state12 = 74'd2048;
parameter    ap_ST_fsm_state13 = 74'd4096;
parameter    ap_ST_fsm_state14 = 74'd8192;
parameter    ap_ST_fsm_state15 = 74'd16384;
parameter    ap_ST_fsm_state16 = 74'd32768;
parameter    ap_ST_fsm_state17 = 74'd65536;
parameter    ap_ST_fsm_state18 = 74'd131072;
parameter    ap_ST_fsm_state19 = 74'd262144;
parameter    ap_ST_fsm_state20 = 74'd524288;
parameter    ap_ST_fsm_state21 = 74'd1048576;
parameter    ap_ST_fsm_state22 = 74'd2097152;
parameter    ap_ST_fsm_state23 = 74'd4194304;
parameter    ap_ST_fsm_state24 = 74'd8388608;
parameter    ap_ST_fsm_state25 = 74'd16777216;
parameter    ap_ST_fsm_state26 = 74'd33554432;
parameter    ap_ST_fsm_state27 = 74'd67108864;
parameter    ap_ST_fsm_state28 = 74'd134217728;
parameter    ap_ST_fsm_state29 = 74'd268435456;
parameter    ap_ST_fsm_state30 = 74'd536870912;
parameter    ap_ST_fsm_state31 = 74'd1073741824;
parameter    ap_ST_fsm_state32 = 74'd2147483648;
parameter    ap_ST_fsm_state33 = 74'd4294967296;
parameter    ap_ST_fsm_state34 = 74'd8589934592;
parameter    ap_ST_fsm_state35 = 74'd17179869184;
parameter    ap_ST_fsm_state36 = 74'd34359738368;
parameter    ap_ST_fsm_state37 = 74'd68719476736;
parameter    ap_ST_fsm_state38 = 74'd137438953472;
parameter    ap_ST_fsm_state39 = 74'd274877906944;
parameter    ap_ST_fsm_state40 = 74'd549755813888;
parameter    ap_ST_fsm_state41 = 74'd1099511627776;
parameter    ap_ST_fsm_state42 = 74'd2199023255552;
parameter    ap_ST_fsm_state43 = 74'd4398046511104;
parameter    ap_ST_fsm_state44 = 74'd8796093022208;
parameter    ap_ST_fsm_state45 = 74'd17592186044416;
parameter    ap_ST_fsm_state46 = 74'd35184372088832;
parameter    ap_ST_fsm_state47 = 74'd70368744177664;
parameter    ap_ST_fsm_state48 = 74'd140737488355328;
parameter    ap_ST_fsm_state49 = 74'd281474976710656;
parameter    ap_ST_fsm_state50 = 74'd562949953421312;
parameter    ap_ST_fsm_state51 = 74'd1125899906842624;
parameter    ap_ST_fsm_state52 = 74'd2251799813685248;
parameter    ap_ST_fsm_state53 = 74'd4503599627370496;
parameter    ap_ST_fsm_state54 = 74'd9007199254740992;
parameter    ap_ST_fsm_state55 = 74'd18014398509481984;
parameter    ap_ST_fsm_state56 = 74'd36028797018963968;
parameter    ap_ST_fsm_state57 = 74'd72057594037927936;
parameter    ap_ST_fsm_state58 = 74'd144115188075855872;
parameter    ap_ST_fsm_state59 = 74'd288230376151711744;
parameter    ap_ST_fsm_state60 = 74'd576460752303423488;
parameter    ap_ST_fsm_state61 = 74'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 74'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 74'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 74'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 74'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 74'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 74'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 74'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 74'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 74'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 74'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 74'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 74'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 74'd9444732965739290427392;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] query_num;
input  [31:0] nprobe;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [63:0] m_axi_gmem3_AWADDR;
output  [0:0] m_axi_gmem3_AWID;
output  [31:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [0:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [511:0] m_axi_gmem3_WDATA;
output  [63:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [0:0] m_axi_gmem3_WID;
output  [0:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [63:0] m_axi_gmem3_ARADDR;
output  [0:0] m_axi_gmem3_ARID;
output  [31:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [0:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [511:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [0:0] m_axi_gmem3_RID;
input  [8:0] m_axi_gmem3_RFIFONUM;
input  [0:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [0:0] m_axi_gmem3_BID;
input  [0:0] m_axi_gmem3_BUSER;
input  [63:0] in_DRAM;
output  [511:0] s_kernel_network_in65_din;
input  [9:0] s_kernel_network_in65_num_data_valid;
input  [9:0] s_kernel_network_in65_fifo_cap;
input   s_kernel_network_in65_full_n;
output   s_kernel_network_in65_write;
output  [31:0] query_num_c159_din;
input  [1:0] query_num_c159_num_data_valid;
input  [1:0] query_num_c159_fifo_cap;
input   query_num_c159_full_n;
output   query_num_c159_write;
output  [31:0] nprobe_c186_din;
input  [1:0] nprobe_c186_num_data_valid;
input  [1:0] nprobe_c186_fifo_cap;
input   nprobe_c186_full_n;
output   nprobe_c186_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_gmem3_ARVALID;
reg[63:0] m_axi_gmem3_ARADDR;
reg[0:0] m_axi_gmem3_ARID;
reg[31:0] m_axi_gmem3_ARLEN;
reg[2:0] m_axi_gmem3_ARSIZE;
reg[1:0] m_axi_gmem3_ARBURST;
reg[1:0] m_axi_gmem3_ARLOCK;
reg[3:0] m_axi_gmem3_ARCACHE;
reg[2:0] m_axi_gmem3_ARPROT;
reg[3:0] m_axi_gmem3_ARQOS;
reg[3:0] m_axi_gmem3_ARREGION;
reg[0:0] m_axi_gmem3_ARUSER;
reg m_axi_gmem3_RREADY;
reg s_kernel_network_in65_write;
reg query_num_c159_write;
reg nprobe_c186_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [73:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    gmem3_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    query_num_c159_blk_n;
reg    nprobe_c186_blk_n;
wire   [31:0] size_query_fu_278_p2;
reg   [31:0] size_query_reg_384;
wire   [30:0] empty_994_fu_284_p1;
reg   [30:0] empty_994_reg_389;
wire   [0:0] cmp1117_fu_288_p2;
reg   [0:0] cmp1117_reg_394;
wire   [57:0] zext_ln31_fu_294_p1;
reg   [57:0] zext_ln31_reg_398;
wire   [30:0] query_id_2_fu_315_p2;
reg   [30:0] query_id_2_reg_406;
wire    ap_CS_fsm_state2;
reg   [57:0] trunc_ln_reg_411;
wire   [0:0] icmp_ln17_fu_310_p2;
wire    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_start;
wire    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_done;
wire    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_idle;
wire    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_ready;
wire    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWVALID;
wire   [63:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWADDR;
wire   [0:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWID;
wire   [31:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWLEN;
wire   [2:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWSIZE;
wire   [1:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWBURST;
wire   [1:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWLOCK;
wire   [3:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWCACHE;
wire   [2:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWPROT;
wire   [3:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWQOS;
wire   [3:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWREGION;
wire   [0:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWUSER;
wire    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_WVALID;
wire   [511:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_WDATA;
wire   [63:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_WSTRB;
wire    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_WLAST;
wire   [0:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_WID;
wire   [0:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_WUSER;
wire    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARVALID;
wire   [63:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARADDR;
wire   [0:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARID;
wire   [31:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARLEN;
wire   [2:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARSIZE;
wire   [1:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARBURST;
wire   [1:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARLOCK;
wire   [3:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARCACHE;
wire   [2:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARPROT;
wire   [3:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARQOS;
wire   [3:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARREGION;
wire   [0:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARUSER;
wire    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_RREADY;
wire    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_BREADY;
wire   [511:0] grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_s_kernel_network_in65_din;
wire    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_s_kernel_network_in65_write;
wire    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_ext_blocking_n;
wire    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_str_blocking_n;
wire    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_int_blocking_n;
reg    grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_start_reg;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state74;
wire  signed [63:0] sext_ln31_fu_353_p1;
reg   [30:0] query_id_fu_98;
reg    ap_block_state74_on_subcall_done;
reg    ap_block_state1;
wire   [3:0] empty_991_fu_158_p1;
wire   [5:0] mul_cast_fu_162_p3;
wire   [31:0] empty_fu_152_p2;
wire   [31:0] p_neg_fu_184_p2;
wire   [25:0] p_lshr_cast_cast_fu_190_p4;
wire   [26:0] p_lshr_cast_cast_cast_fu_200_p1;
wire   [25:0] p_lshr_f_cast_fu_210_p4;
wire   [0:0] tmp_75_fu_176_p3;
wire   [26:0] p_neg_t_fu_204_p2;
wire   [26:0] p_lshr_f_cast_cast_fu_220_p1;
wire   [26:0] div_fu_224_p3;
wire   [31:0] empty_992_fu_236_p2;
wire   [31:0] empty_993_fu_242_p2;
wire  signed [27:0] div_cast_fu_232_p1;
wire   [0:0] cmp2_fu_170_p2;
wire   [27:0] add_fu_254_p2;
wire   [27:0] size_cell_IDs_fu_260_p3;
wire   [27:0] tmp_fu_268_p2;
wire  signed [31:0] tmp_cast_fu_274_p1;
wire   [31:0] mul8_fu_248_p2;
wire   [31:0] zext_ln17_fu_306_p1;
wire   [31:0] mul_ln31_fu_325_p0;
wire   [30:0] mul_ln31_fu_325_p1;
wire   [57:0] mul_ln31_fu_325_p2;
wire   [63:0] shl_ln_fu_330_p3;
wire   [63:0] add_ln31_fu_338_p2;
reg   [73:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
wire    ap_ext_blocking_cur_n;
wire    ap_int_blocking_cur_n;
reg    ap_ext_blocking_sub_n;
reg    ap_wait_0;
reg    ap_sub_ext_blocking_0;
reg    ap_str_blocking_sub_n;
reg    ap_sub_str_blocking_0;
reg    ap_int_blocking_sub_n;
reg    ap_sub_int_blocking_0;
wire   [57:0] mul_ln31_fu_325_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 74'd1;
#0 grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_start_reg = 1'b0;
end

vadd_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2 grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_start),
    .ap_done(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_done),
    .ap_idle(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_idle),
    .ap_ready(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_ready),
    .m_axi_gmem3_AWVALID(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(1'b0),
    .m_axi_gmem3_AWADDR(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(1'b0),
    .m_axi_gmem3_WDATA(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
    .m_axi_gmem3_RREADY(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(m_axi_gmem3_RDATA),
    .m_axi_gmem3_RLAST(m_axi_gmem3_RLAST),
    .m_axi_gmem3_RID(m_axi_gmem3_RID),
    .m_axi_gmem3_RFIFONUM(m_axi_gmem3_RFIFONUM),
    .m_axi_gmem3_RUSER(m_axi_gmem3_RUSER),
    .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
    .m_axi_gmem3_BVALID(1'b0),
    .m_axi_gmem3_BREADY(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0),
    .s_kernel_network_in65_din(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_s_kernel_network_in65_din),
    .s_kernel_network_in65_num_data_valid(10'd0),
    .s_kernel_network_in65_fifo_cap(10'd0),
    .s_kernel_network_in65_full_n(s_kernel_network_in65_full_n),
    .s_kernel_network_in65_write(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_s_kernel_network_in65_write),
    .sext_ln31(trunc_ln_reg_411),
    .size_query(empty_994_reg_389),
    .ap_ext_blocking_n(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_str_blocking_n),
    .ap_int_blocking_n(grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_int_blocking_n)
);

vadd_mul_32ns_31ns_58_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 58 ))
mul_32ns_31ns_58_1_1_U7(
    .din0(mul_ln31_fu_325_p0),
    .din1(mul_ln31_fu_325_p1),
    .dout(mul_ln31_fu_325_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln17_fu_310_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state73)) begin
            grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_start_reg <= 1'b1;
        end else if ((grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_ready == 1'b1)) begin
            grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c186_full_n == 1'b0) | (query_num_c159_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        query_id_fu_98 <= 31'd0;
    end else if (((1'b0 == ap_block_state74_on_subcall_done) & (1'b1 == ap_CS_fsm_state74))) begin
        query_id_fu_98 <= query_id_2_reg_406;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        cmp1117_reg_394 <= cmp1117_fu_288_p2;
        empty_994_reg_389 <= empty_994_fu_284_p1;
        size_query_reg_384 <= size_query_fu_278_p2;
        zext_ln31_reg_398[31 : 0] <= zext_ln31_fu_294_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        query_id_2_reg_406 <= query_id_2_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_fu_310_p2 == 1'd1) & (cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln_reg_411 <= {{add_ln31_fu_338_p2[63:6]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c186_full_n == 1'b0) | (query_num_c159_full_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem3_ARREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state74_on_subcall_done)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln17_fu_310_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_ext_blocking_0) == 1'b1)) begin
        ap_ext_blocking_sub_n = 1'b0;
    end else begin
        ap_ext_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_int_blocking_0) == 1'b1)) begin
        ap_int_blocking_sub_n = 1'b0;
    end else begin
        ap_int_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_str_blocking_0) == 1'b1)) begin
        ap_str_blocking_sub_n = 1'b0;
    end else begin
        ap_str_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_0 = 1'b1;
    end else begin
        ap_sub_ext_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_0 = 1'b1;
    end else begin
        ap_sub_int_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_0 = 1'b1;
    end else begin
        ap_sub_str_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state74 == ap_CS_fsm)) begin
        ap_wait_0 = 1'b1;
    end else begin
        ap_wait_0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem3_blk_n_AR = m_axi_gmem3_ARREADY;
    end else begin
        gmem3_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln17_fu_310_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (m_axi_gmem3_ARREADY == 1'b1))) begin
        m_axi_gmem3_ARADDR = sext_ln31_fu_353_p1;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem3_ARADDR = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARADDR;
    end else begin
        m_axi_gmem3_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem3_ARBURST = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARBURST;
    end else begin
        m_axi_gmem3_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem3_ARCACHE = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARCACHE;
    end else begin
        m_axi_gmem3_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem3_ARID = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARID;
    end else begin
        m_axi_gmem3_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (m_axi_gmem3_ARREADY == 1'b1))) begin
        m_axi_gmem3_ARLEN = size_query_reg_384;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem3_ARLEN = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARLEN;
    end else begin
        m_axi_gmem3_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem3_ARLOCK = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARLOCK;
    end else begin
        m_axi_gmem3_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem3_ARPROT = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARPROT;
    end else begin
        m_axi_gmem3_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem3_ARQOS = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARQOS;
    end else begin
        m_axi_gmem3_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem3_ARREGION = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARREGION;
    end else begin
        m_axi_gmem3_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem3_ARSIZE = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARSIZE;
    end else begin
        m_axi_gmem3_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem3_ARUSER = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARUSER;
    end else begin
        m_axi_gmem3_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (m_axi_gmem3_ARREADY == 1'b1))) begin
        m_axi_gmem3_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem3_ARVALID = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_ARVALID;
    end else begin
        m_axi_gmem3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem3_RREADY = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_m_axi_gmem3_RREADY;
    end else begin
        m_axi_gmem3_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nprobe_c186_blk_n = nprobe_c186_full_n;
    end else begin
        nprobe_c186_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c186_full_n == 1'b0) | (query_num_c159_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nprobe_c186_write = 1'b1;
    end else begin
        nprobe_c186_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        query_num_c159_blk_n = query_num_c159_full_n;
    end else begin
        query_num_c159_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c186_full_n == 1'b0) | (query_num_c159_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        query_num_c159_write = 1'b1;
    end else begin
        query_num_c159_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((cmp1117_reg_394 == 1'd1) & (1'b1 == ap_CS_fsm_state74))) begin
        s_kernel_network_in65_write = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_s_kernel_network_in65_write;
    end else begin
        s_kernel_network_in65_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c186_full_n == 1'b0) | (query_num_c159_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln17_fu_310_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln17_fu_310_p2 == 1'd1) & (cmp1117_reg_394 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (m_axi_gmem3_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            if (((1'b0 == ap_block_state74_on_subcall_done) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_fu_254_p2 = ($signed(div_cast_fu_232_p1) + $signed(28'd1));

assign add_ln31_fu_338_p2 = (shl_ln_fu_330_p3 + in_DRAM);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c186_full_n == 1'b0) | (query_num_c159_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state74_on_subcall_done = ((grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_done == 1'b0) & (cmp1117_reg_394 == 1'd1));
end

assign ap_ext_blocking_cur_n = gmem3_blk_n_AR;

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & ap_ext_blocking_cur_n);

assign ap_int_blocking_cur_n = (query_num_c159_blk_n & nprobe_c186_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_sub_n & ap_int_blocking_cur_n);

assign ap_ready = internal_ap_ready;

assign ap_str_blocking_n = (ap_str_blocking_sub_n & 1'b1);

assign cmp1117_fu_288_p2 = (($signed(size_query_fu_278_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign cmp2_fu_170_p2 = ((mul_cast_fu_162_p3 == 6'd0) ? 1'b1 : 1'b0);

assign div_cast_fu_232_p1 = $signed(div_fu_224_p3);

assign div_fu_224_p3 = ((tmp_75_fu_176_p3[0:0] == 1'b1) ? p_neg_t_fu_204_p2 : p_lshr_f_cast_cast_fu_220_p1);

assign empty_991_fu_158_p1 = nprobe[3:0];

assign empty_992_fu_236_p2 = nprobe << 32'd5;

assign empty_993_fu_242_p2 = nprobe << 32'd3;

assign empty_994_fu_284_p1 = size_query_fu_278_p2[30:0];

assign empty_fu_152_p2 = nprobe << 32'd2;

assign grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_start = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_ap_start_reg;

assign icmp_ln17_fu_310_p2 = (($signed(zext_ln17_fu_306_p1) < $signed(query_num)) ? 1'b1 : 1'b0);

assign m_axi_gmem3_AWADDR = 64'd0;

assign m_axi_gmem3_AWBURST = 2'd0;

assign m_axi_gmem3_AWCACHE = 4'd0;

assign m_axi_gmem3_AWID = 1'd0;

assign m_axi_gmem3_AWLEN = 32'd0;

assign m_axi_gmem3_AWLOCK = 2'd0;

assign m_axi_gmem3_AWPROT = 3'd0;

assign m_axi_gmem3_AWQOS = 4'd0;

assign m_axi_gmem3_AWREGION = 4'd0;

assign m_axi_gmem3_AWSIZE = 3'd0;

assign m_axi_gmem3_AWUSER = 1'd0;

assign m_axi_gmem3_AWVALID = 1'b0;

assign m_axi_gmem3_BREADY = 1'b0;

assign m_axi_gmem3_WDATA = 512'd0;

assign m_axi_gmem3_WID = 1'd0;

assign m_axi_gmem3_WLAST = 1'b0;

assign m_axi_gmem3_WSTRB = 64'd0;

assign m_axi_gmem3_WUSER = 1'd0;

assign m_axi_gmem3_WVALID = 1'b0;

assign mul8_fu_248_p2 = (empty_992_fu_236_p2 - empty_993_fu_242_p2);

assign mul_cast_fu_162_p3 = {{empty_991_fu_158_p1}, {2'd0}};

assign mul_ln31_fu_325_p0 = zext_ln31_reg_398;

assign mul_ln31_fu_325_p1 = mul_ln31_fu_325_p10;

assign mul_ln31_fu_325_p10 = query_id_fu_98;

assign nprobe_c186_din = nprobe;

assign p_lshr_cast_cast_cast_fu_200_p1 = p_lshr_cast_cast_fu_190_p4;

assign p_lshr_cast_cast_fu_190_p4 = {{p_neg_fu_184_p2[31:6]}};

assign p_lshr_f_cast_cast_fu_220_p1 = p_lshr_f_cast_fu_210_p4;

assign p_lshr_f_cast_fu_210_p4 = {{nprobe[29:4]}};

assign p_neg_fu_184_p2 = (32'd0 - empty_fu_152_p2);

assign p_neg_t_fu_204_p2 = (27'd0 - p_lshr_cast_cast_cast_fu_200_p1);

assign query_id_2_fu_315_p2 = (query_id_fu_98 + 31'd1);

assign query_num_c159_din = query_num;

assign s_kernel_network_in65_din = grp_DRAM_input_stream_Pipeline_VITIS_LOOP_31_2_fu_142_s_kernel_network_in65_din;

assign sext_ln31_fu_353_p1 = $signed(trunc_ln_reg_411);

assign shl_ln_fu_330_p3 = {{mul_ln31_fu_325_p2}, {6'd0}};

assign size_cell_IDs_fu_260_p3 = ((cmp2_fu_170_p2[0:0] == 1'b1) ? div_cast_fu_232_p1 : add_fu_254_p2);

assign size_query_fu_278_p2 = ($signed(tmp_cast_fu_274_p1) + $signed(mul8_fu_248_p2));

assign start_out = real_start;

assign tmp_75_fu_176_p3 = nprobe[32'd29];

assign tmp_cast_fu_274_p1 = $signed(tmp_fu_268_p2);

assign tmp_fu_268_p2 = (size_cell_IDs_fu_260_p3 + 28'd25);

assign zext_ln17_fu_306_p1 = query_id_fu_98;

assign zext_ln31_fu_294_p1 = size_query_fu_278_p2;

always @ (posedge ap_clk) begin
    zext_ln31_reg_398[57:32] <= 26'b00000000000000000000000000;
end

endmodule //vadd_DRAM_input_stream
