Classic Timing Analyzer report for SSP
Thu Oct 27 17:11:19 2016
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. Clock Hold: 'clk_in'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                               ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.096 ns                         ; col_in[2]                          ; button:U1|a_select_out_b[1]   ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 15.692 ns                        ; digitron:U3|digitron_show_d[5]     ; digitron_cat[1]               ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.344 ns                         ; col_in[0]                          ; button:U1|ready_out_b         ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A                                      ; None          ; 68.76 MHz ( period = 14.544 ns ) ; button:U1|b_ok_out_b               ; prevent_shake:U6|counter_p[3] ; clk_in     ; clk_in   ; 0            ;
; Clock Hold: 'clk_in'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; prevent_shake:U6|a_select_out_p[1] ; matrix:U4|col_out_m[0]        ; clk_in     ; clk_in   ; 65           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                    ;                               ;            ;          ; 65           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+-------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM570T144C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                  ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 68.76 MHz ( period = 14.544 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 68.76 MHz ( period = 14.544 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 68.76 MHz ( period = 14.544 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 68.76 MHz ( period = 14.544 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 68.76 MHz ( period = 14.544 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 68.76 MHz ( period = 14.544 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 70.20 MHz ( period = 14.244 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.010 ns                ;
; N/A                                     ; 70.20 MHz ( period = 14.244 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.010 ns                ;
; N/A                                     ; 70.20 MHz ( period = 14.244 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.010 ns                ;
; N/A                                     ; 70.20 MHz ( period = 14.244 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.010 ns                ;
; N/A                                     ; 70.20 MHz ( period = 14.244 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.010 ns                ;
; N/A                                     ; 70.20 MHz ( period = 14.244 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.010 ns                ;
; N/A                                     ; 70.51 MHz ( period = 14.183 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.949 ns                ;
; N/A                                     ; 70.61 MHz ( period = 14.163 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.929 ns                ;
; N/A                                     ; 70.61 MHz ( period = 14.163 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.929 ns                ;
; N/A                                     ; 70.84 MHz ( period = 14.116 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.882 ns                ;
; N/A                                     ; 70.84 MHz ( period = 14.116 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.882 ns                ;
; N/A                                     ; 71.13 MHz ( period = 14.058 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.824 ns                ;
; N/A                                     ; 71.13 MHz ( period = 14.058 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.824 ns                ;
; N/A                                     ; 71.13 MHz ( period = 14.058 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.824 ns                ;
; N/A                                     ; 71.13 MHz ( period = 14.058 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.824 ns                ;
; N/A                                     ; 71.13 MHz ( period = 14.058 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.824 ns                ;
; N/A                                     ; 71.13 MHz ( period = 14.058 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.824 ns                ;
; N/A                                     ; 71.29 MHz ( period = 14.027 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.793 ns                ;
; N/A                                     ; 71.29 MHz ( period = 14.027 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.793 ns                ;
; N/A                                     ; 71.29 MHz ( period = 14.027 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.793 ns                ;
; N/A                                     ; 71.29 MHz ( period = 14.027 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.793 ns                ;
; N/A                                     ; 71.29 MHz ( period = 14.027 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.793 ns                ;
; N/A                                     ; 71.29 MHz ( period = 14.027 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.793 ns                ;
; N/A                                     ; 72.03 MHz ( period = 13.883 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.649 ns                ;
; N/A                                     ; 72.13 MHz ( period = 13.863 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.629 ns                ;
; N/A                                     ; 72.13 MHz ( period = 13.863 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.629 ns                ;
; N/A                                     ; 72.38 MHz ( period = 13.816 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.582 ns                ;
; N/A                                     ; 72.38 MHz ( period = 13.816 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.582 ns                ;
; N/A                                     ; 72.49 MHz ( period = 13.795 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 72.49 MHz ( period = 13.795 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 72.49 MHz ( period = 13.795 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 72.49 MHz ( period = 13.795 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 72.49 MHz ( period = 13.795 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 72.49 MHz ( period = 13.795 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 73.01 MHz ( period = 13.697 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.463 ns                ;
; N/A                                     ; 73.12 MHz ( period = 13.677 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.443 ns                ;
; N/A                                     ; 73.12 MHz ( period = 13.677 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.443 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.432 ns                ;
; N/A                                     ; 73.28 MHz ( period = 13.646 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.412 ns                ;
; N/A                                     ; 73.28 MHz ( period = 13.646 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.412 ns                ;
; N/A                                     ; 73.37 MHz ( period = 13.630 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 73.37 MHz ( period = 13.630 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.599 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.599 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 74.34 MHz ( period = 13.452 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.218 ns                ;
; N/A                                     ; 74.34 MHz ( period = 13.452 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.218 ns                ;
; N/A                                     ; 74.44 MHz ( period = 13.434 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.200 ns                ;
; N/A                                     ; 74.55 MHz ( period = 13.414 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.180 ns                ;
; N/A                                     ; 74.55 MHz ( period = 13.414 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.180 ns                ;
; N/A                                     ; 74.81 MHz ( period = 13.367 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.133 ns                ;
; N/A                                     ; 74.81 MHz ( period = 13.367 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.133 ns                ;
; N/A                                     ; 75.56 MHz ( period = 13.234 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 75.56 MHz ( period = 13.234 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 75.56 MHz ( period = 13.234 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 75.56 MHz ( period = 13.234 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 75.56 MHz ( period = 13.234 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 75.56 MHz ( period = 13.234 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 76.03 MHz ( period = 13.152 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.918 ns                ;
; N/A                                     ; 76.03 MHz ( period = 13.152 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.918 ns                ;
; N/A                                     ; 76.89 MHz ( period = 13.006 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 76.89 MHz ( period = 13.006 ns )                    ; button:U1|b_ok_out_b                  ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 77.12 MHz ( period = 12.966 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.732 ns                ;
; N/A                                     ; 77.12 MHz ( period = 12.966 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.732 ns                ;
; N/A                                     ; 77.31 MHz ( period = 12.935 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.701 ns                ;
; N/A                                     ; 77.31 MHz ( period = 12.935 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.701 ns                ;
; N/A                                     ; 77.68 MHz ( period = 12.873 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.639 ns                ;
; N/A                                     ; 77.78 MHz ( period = 12.856 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 77.78 MHz ( period = 12.856 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 77.78 MHz ( period = 12.856 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 77.78 MHz ( period = 12.856 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 77.78 MHz ( period = 12.856 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 77.78 MHz ( period = 12.856 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 77.80 MHz ( period = 12.853 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.619 ns                ;
; N/A                                     ; 77.80 MHz ( period = 12.853 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.619 ns                ;
; N/A                                     ; 78.09 MHz ( period = 12.806 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.572 ns                ;
; N/A                                     ; 78.09 MHz ( period = 12.806 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.572 ns                ;
; N/A                                     ; 78.67 MHz ( period = 12.711 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.477 ns                ;
; N/A                                     ; 78.67 MHz ( period = 12.711 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.477 ns                ;
; N/A                                     ; 78.67 MHz ( period = 12.711 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.477 ns                ;
; N/A                                     ; 78.67 MHz ( period = 12.711 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.477 ns                ;
; N/A                                     ; 78.67 MHz ( period = 12.711 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.477 ns                ;
; N/A                                     ; 78.67 MHz ( period = 12.711 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.477 ns                ;
; N/A                                     ; 78.70 MHz ( period = 12.706 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 78.70 MHz ( period = 12.706 ns )                    ; button:U1|b_select_out_b[0]           ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 78.72 MHz ( period = 12.703 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.469 ns                ;
; N/A                                     ; 78.72 MHz ( period = 12.703 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.469 ns                ;
; N/A                                     ; 79.87 MHz ( period = 12.520 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.286 ns                ;
; N/A                                     ; 79.87 MHz ( period = 12.520 ns )                    ; button:U1|a_ok_out_b                  ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.286 ns                ;
; N/A                                     ; 79.88 MHz ( period = 12.519 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.285 ns                ;
; N/A                                     ; 79.88 MHz ( period = 12.519 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.285 ns                ;
; N/A                                     ; 79.88 MHz ( period = 12.519 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.285 ns                ;
; N/A                                     ; 79.88 MHz ( period = 12.519 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.285 ns                ;
; N/A                                     ; 79.88 MHz ( period = 12.519 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.285 ns                ;
; N/A                                     ; 79.88 MHz ( period = 12.519 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.285 ns                ;
; N/A                                     ; 80.03 MHz ( period = 12.495 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 80.07 MHz ( period = 12.489 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.255 ns                ;
; N/A                                     ; 80.07 MHz ( period = 12.489 ns )                    ; button:U1|a_select_out_b[1]           ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.255 ns                ;
; N/A                                     ; 80.16 MHz ( period = 12.475 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 80.16 MHz ( period = 12.475 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 80.46 MHz ( period = 12.428 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.194 ns                ;
; N/A                                     ; 80.46 MHz ( period = 12.428 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.194 ns                ;
; N/A                                     ; 80.97 MHz ( period = 12.350 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.116 ns                ;
; N/A                                     ; 81.10 MHz ( period = 12.330 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.096 ns                ;
; N/A                                     ; 81.10 MHz ( period = 12.330 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.096 ns                ;
; N/A                                     ; 81.41 MHz ( period = 12.283 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.049 ns                ;
; N/A                                     ; 81.41 MHz ( period = 12.283 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.049 ns                ;
; N/A                                     ; 81.59 MHz ( period = 12.257 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.023 ns                ;
; N/A                                     ; 81.59 MHz ( period = 12.257 ns )                    ; button:U1|a_select_out_b[0]           ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.023 ns                ;
; N/A                                     ; 82.13 MHz ( period = 12.176 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.942 ns                ;
; N/A                                     ; 82.26 MHz ( period = 12.156 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 82.26 MHz ( period = 12.156 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 82.36 MHz ( period = 12.142 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 82.36 MHz ( period = 12.142 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 82.58 MHz ( period = 12.109 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.875 ns                ;
; N/A                                     ; 82.58 MHz ( period = 12.109 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.875 ns                ;
; N/A                                     ; 85.01 MHz ( period = 11.764 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.530 ns                ;
; N/A                                     ; 85.01 MHz ( period = 11.764 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.530 ns                ;
; N/A                                     ; 85.50 MHz ( period = 11.696 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.462 ns                ;
; N/A                                     ; 85.50 MHz ( period = 11.696 ns )                    ; button:U1|ready_out_b                 ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.462 ns                ;
; N/A                                     ; 86.07 MHz ( period = 11.619 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.385 ns                ;
; N/A                                     ; 86.07 MHz ( period = 11.619 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.385 ns                ;
; N/A                                     ; 87.37 MHz ( period = 11.445 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.211 ns                ;
; N/A                                     ; 87.37 MHz ( period = 11.445 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.211 ns                ;
; N/A                                     ; 88.35 MHz ( period = 11.318 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.084 ns                ;
; N/A                                     ; 88.35 MHz ( period = 11.318 ns )                    ; button:U1|start_out_b                 ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.084 ns                ;
; N/A                                     ; 89.50 MHz ( period = 11.173 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 89.50 MHz ( period = 11.173 ns )                    ; button:U1|show_out_b                  ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 90.92 MHz ( period = 10.999 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 90.92 MHz ( period = 10.999 ns )                    ; button:U1|b_select_out_b[1]           ; prevent_shake:U6|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 97.15 MHz ( period = 10.293 ns )                    ; control:U2|result_c[1]                ; matrix:U4|col_out_m[4]                ; clk_in     ; clk_in   ; None                        ; None                      ; 9.584 ns                ;
; N/A                                     ; 97.59 MHz ( period = 10.247 ns )                    ; control:U2|result_c[0]                ; matrix:U4|col_out_m[4]                ; clk_in     ; clk_in   ; None                        ; None                      ; 9.538 ns                ;
; N/A                                     ; 99.63 MHz ( period = 10.037 ns )                    ; control:U2|result_c[0]                ; matrix:U4|row_out_m[2]                ; clk_in     ; clk_in   ; None                        ; None                      ; 9.328 ns                ;
; N/A                                     ; 99.63 MHz ( period = 10.037 ns )                    ; control:U2|result_c[0]                ; matrix:U4|row_out_m[3]                ; clk_in     ; clk_in   ; None                        ; None                      ; 9.328 ns                ;
; N/A                                     ; 99.63 MHz ( period = 10.037 ns )                    ; control:U2|result_c[0]                ; matrix:U4|row_out_m[4]                ; clk_in     ; clk_in   ; None                        ; None                      ; 9.328 ns                ;
; N/A                                     ; 99.63 MHz ( period = 10.037 ns )                    ; control:U2|result_c[0]                ; matrix:U4|row_out_m[5]                ; clk_in     ; clk_in   ; None                        ; None                      ; 9.328 ns                ;
; N/A                                     ; 99.80 MHz ( period = 10.020 ns )                    ; matrix:U4|counter_m[0]                ; matrix:U4|col_out_m[5]                ; clk_in     ; clk_in   ; None                        ; None                      ; 9.311 ns                ;
; N/A                                     ; 103.21 MHz ( period = 9.689 ns )                    ; control:U2|result_c[1]                ; matrix:U4|row_out_m[2]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.980 ns                ;
; N/A                                     ; 103.21 MHz ( period = 9.689 ns )                    ; control:U2|result_c[1]                ; matrix:U4|row_out_m[3]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.980 ns                ;
; N/A                                     ; 103.21 MHz ( period = 9.689 ns )                    ; control:U2|result_c[1]                ; matrix:U4|row_out_m[4]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.980 ns                ;
; N/A                                     ; 103.21 MHz ( period = 9.689 ns )                    ; control:U2|result_c[1]                ; matrix:U4|row_out_m[5]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.980 ns                ;
; N/A                                     ; 103.65 MHz ( period = 9.648 ns )                    ; matrix:U4|counter_m[1]                ; matrix:U4|col_out_m[5]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.939 ns                ;
; N/A                                     ; 103.85 MHz ( period = 9.629 ns )                    ; matrix:U4|counter_m[0]                ; matrix:U4|col_out_m[4]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.920 ns                ;
; N/A                                     ; 104.54 MHz ( period = 9.566 ns )                    ; prevent_shake:U6|ready_in_p_tmp       ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.857 ns                ;
; N/A                                     ; 104.54 MHz ( period = 9.566 ns )                    ; prevent_shake:U6|ready_in_p_tmp       ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.857 ns                ;
; N/A                                     ; 104.54 MHz ( period = 9.566 ns )                    ; prevent_shake:U6|ready_in_p_tmp       ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.857 ns                ;
; N/A                                     ; 104.54 MHz ( period = 9.566 ns )                    ; prevent_shake:U6|ready_in_p_tmp       ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.857 ns                ;
; N/A                                     ; 104.54 MHz ( period = 9.566 ns )                    ; prevent_shake:U6|ready_in_p_tmp       ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.857 ns                ;
; N/A                                     ; 104.54 MHz ( period = 9.566 ns )                    ; prevent_shake:U6|ready_in_p_tmp       ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.857 ns                ;
; N/A                                     ; 105.84 MHz ( period = 9.448 ns )                    ; matrix:U4|counter_m[1]                ; matrix:U4|col_out_m[4]                ; clk_in     ; clk_in   ; None                        ; None                      ; 8.739 ns                ;
; N/A                                     ; 107.90 MHz ( period = 9.268 ns )                    ; prevent_shake:U6|show_in_p_tmp        ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 107.90 MHz ( period = 9.268 ns )                    ; prevent_shake:U6|show_in_p_tmp        ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 107.90 MHz ( period = 9.268 ns )                    ; prevent_shake:U6|show_in_p_tmp        ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 107.90 MHz ( period = 9.268 ns )                    ; prevent_shake:U6|show_in_p_tmp        ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 107.90 MHz ( period = 9.268 ns )                    ; prevent_shake:U6|show_in_p_tmp        ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 107.90 MHz ( period = 9.268 ns )                    ; prevent_shake:U6|show_in_p_tmp        ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 108.19 MHz ( period = 9.243 ns )                    ; prevent_shake:U6|b_ok_in_p_tmp        ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.534 ns                ;
; N/A                                     ; 108.19 MHz ( period = 9.243 ns )                    ; prevent_shake:U6|b_ok_in_p_tmp        ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.534 ns                ;
; N/A                                     ; 108.19 MHz ( period = 9.243 ns )                    ; prevent_shake:U6|b_ok_in_p_tmp        ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.534 ns                ;
; N/A                                     ; 108.19 MHz ( period = 9.243 ns )                    ; prevent_shake:U6|b_ok_in_p_tmp        ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.534 ns                ;
; N/A                                     ; 108.19 MHz ( period = 9.243 ns )                    ; prevent_shake:U6|b_ok_in_p_tmp        ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.534 ns                ;
; N/A                                     ; 108.19 MHz ( period = 9.243 ns )                    ; prevent_shake:U6|b_ok_in_p_tmp        ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.534 ns                ;
; N/A                                     ; 108.64 MHz ( period = 9.205 ns )                    ; prevent_shake:U6|ready_in_p_tmp       ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.496 ns                ;
; N/A                                     ; 108.87 MHz ( period = 9.185 ns )                    ; prevent_shake:U6|ready_in_p_tmp       ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.476 ns                ;
; N/A                                     ; 108.87 MHz ( period = 9.185 ns )                    ; prevent_shake:U6|ready_in_p_tmp       ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.476 ns                ;
; N/A                                     ; 109.43 MHz ( period = 9.138 ns )                    ; prevent_shake:U6|ready_in_p_tmp       ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.429 ns                ;
; N/A                                     ; 109.43 MHz ( period = 9.138 ns )                    ; prevent_shake:U6|ready_in_p_tmp       ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.429 ns                ;
; N/A                                     ; 110.94 MHz ( period = 9.014 ns )                    ; prevent_shake:U6|counter_p[3]         ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.305 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; prevent_shake:U6|counter_p[3]         ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; prevent_shake:U6|counter_p[3]         ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; prevent_shake:U6|counter_p[3]         ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; prevent_shake:U6|counter_p[3]         ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; prevent_shake:U6|counter_p[3]         ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; prevent_shake:U6|counter_p[3]         ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 111.19 MHz ( period = 8.994 ns )                    ; prevent_shake:U6|counter_p[3]         ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.285 ns                ;
; N/A                                     ; 111.19 MHz ( period = 8.994 ns )                    ; prevent_shake:U6|counter_p[3]         ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.285 ns                ;
; N/A                                     ; 111.50 MHz ( period = 8.969 ns )                    ; prevent_shake:U6|a_select_in_p_tmp[0] ; prevent_shake:U6|counter_p[5]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.260 ns                ;
; N/A                                     ; 111.50 MHz ( period = 8.969 ns )                    ; prevent_shake:U6|a_select_in_p_tmp[0] ; prevent_shake:U6|counter_p[4]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.260 ns                ;
; N/A                                     ; 111.50 MHz ( period = 8.969 ns )                    ; prevent_shake:U6|a_select_in_p_tmp[0] ; prevent_shake:U6|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.260 ns                ;
; N/A                                     ; 111.50 MHz ( period = 8.969 ns )                    ; prevent_shake:U6|a_select_in_p_tmp[0] ; prevent_shake:U6|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.260 ns                ;
; N/A                                     ; 111.50 MHz ( period = 8.969 ns )                    ; prevent_shake:U6|a_select_in_p_tmp[0] ; prevent_shake:U6|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.260 ns                ;
; N/A                                     ; 111.50 MHz ( period = 8.969 ns )                    ; prevent_shake:U6|a_select_in_p_tmp[0] ; prevent_shake:U6|counter_p[3]         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.260 ns                ;
; N/A                                     ; 111.77 MHz ( period = 8.947 ns )                    ; prevent_shake:U6|counter_p[3]         ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.238 ns                ;
; N/A                                     ; 111.77 MHz ( period = 8.947 ns )                    ; prevent_shake:U6|counter_p[3]         ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.238 ns                ;
; N/A                                     ; 112.27 MHz ( period = 8.907 ns )                    ; prevent_shake:U6|show_in_p_tmp        ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.198 ns                ;
; N/A                                     ; 112.52 MHz ( period = 8.887 ns )                    ; prevent_shake:U6|show_in_p_tmp        ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.178 ns                ;
; N/A                                     ; 112.52 MHz ( period = 8.887 ns )                    ; prevent_shake:U6|show_in_p_tmp        ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.178 ns                ;
; N/A                                     ; 112.59 MHz ( period = 8.882 ns )                    ; prevent_shake:U6|b_ok_in_p_tmp        ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.173 ns                ;
; N/A                                     ; 112.84 MHz ( period = 8.862 ns )                    ; prevent_shake:U6|b_ok_in_p_tmp        ; prevent_shake:U6|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.153 ns                ;
; N/A                                     ; 112.84 MHz ( period = 8.862 ns )                    ; prevent_shake:U6|b_ok_in_p_tmp        ; prevent_shake:U6|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.153 ns                ;
; N/A                                     ; 113.12 MHz ( period = 8.840 ns )                    ; prevent_shake:U6|show_in_p_tmp        ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.131 ns                ;
; N/A                                     ; 113.12 MHz ( period = 8.840 ns )                    ; prevent_shake:U6|show_in_p_tmp        ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.131 ns                ;
; N/A                                     ; 113.44 MHz ( period = 8.815 ns )                    ; prevent_shake:U6|b_ok_in_p_tmp        ; prevent_shake:U6|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.106 ns                ;
; N/A                                     ; 113.44 MHz ( period = 8.815 ns )                    ; prevent_shake:U6|b_ok_in_p_tmp        ; prevent_shake:U6|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.106 ns                ;
; N/A                                     ; 113.61 MHz ( period = 8.802 ns )                    ; prevent_shake:U6|counter_p[0]         ; prevent_shake:U6|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.093 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_in'                                                                                                                                                                                                     ;
+------------------------------------------+------------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                               ; To                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_select_out_p[1] ; matrix:U4|col_out_m[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 1.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_ok_out_p        ; control:U2|game_state_c[1]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; control:U2|game_state_c[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_ok_out_p        ; control:U2|game_state_c[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_select_out_p[0] ; control:U2|result_c[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|counter_m[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_ok_out_p        ; control:U2|result_c[1]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_ok_out_p        ; control:U2|result_c[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_select_out_p[1] ; matrix:U4|col_out_m[2]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_select_out_p[1] ; matrix:U4|col_out_m[7]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|row_out_m[3]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|row_out_m[2]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|counter_m[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|row_out_m[5]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|counter_m[1]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|row_out_m[4]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_select_out_p[0] ; control:U2|result_c[1]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|row_out_m[4]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|counter_m[1]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|row_out_m[5]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|row_out_m[3]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|row_out_m[2]      ; clk_in     ; clk_in   ; None                       ; None                       ; 3.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|row_out_m[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|col_out_m[1]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|col_out_m[3]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|col_out_m[4]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|col_out_m[5]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|col_out_m[6]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|col_out_m[7]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[0] ; control:U2|result_c[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_select_out_p[1] ; matrix:U4|row_out_m[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_select_out_p[1] ; matrix:U4|col_out_m[1]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|col_out_m[3]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|col_out_m[5]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|row_out_m[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|col_out_m[1]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; control:U2|game_state_c[1]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|col_out_m[4]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|col_out_m[6]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|col_out_m[7]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|col_out_m[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|start_out_p       ; matrix:U4|col_out_m[2]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|row_out_m[2]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|row_out_m[3]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|row_out_m[4]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|row_out_m[5]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|col_out_m[2]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[0] ; control:U2|result_c[1]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[1] ; control:U2|result_c[1]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_select_out_p[1] ; control:U2|result_c[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 4.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|a_select_out_p[0] ; matrix:U4|col_out_m[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 5.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|row_out_m[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 5.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|counter_m[1]      ; clk_in     ; clk_in   ; None                       ; None                       ; 5.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|counter_m[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 5.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|col_out_m[1]      ; clk_in     ; clk_in   ; None                       ; None                       ; 5.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|col_out_m[3]      ; clk_in     ; clk_in   ; None                       ; None                       ; 5.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|col_out_m[4]      ; clk_in     ; clk_in   ; None                       ; None                       ; 5.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|col_out_m[5]      ; clk_in     ; clk_in   ; None                       ; None                       ; 5.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|col_out_m[6]      ; clk_in     ; clk_in   ; None                       ; None                       ; 5.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|show_out_p        ; matrix:U4|col_out_m[7]      ; clk_in     ; clk_in   ; None                       ; None                       ; 5.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|ready_out_p       ; matrix:U4|col_out_m[0]      ; clk_in     ; clk_in   ; None                       ; None                       ; 5.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_ok_out_p        ; control:U2|a_score_out_c[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_ok_out_p        ; control:U2|a_score_out_c[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_ok_out_p        ; control:U2|b_score_out_c[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; prevent_shake:U6|b_ok_out_p        ; control:U2|b_score_out_c[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.320 ns                 ;
+------------------------------------------+------------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+-----------+-----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                          ; To Clock ;
+-------+--------------+------------+-----------+-----------------------------+----------+
; N/A   ; None         ; 2.096 ns   ; col_in[2] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 2.010 ns   ; col_in[3] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 1.790 ns   ; col_in[1] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 1.633 ns   ; col_in[2] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 1.547 ns   ; col_in[3] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 1.381 ns   ; col_in[0] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 1.336 ns   ; col_in[1] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 1.324 ns   ; col_in[1] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 1.320 ns   ; col_in[3] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 1.190 ns   ; col_in[2] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 1.104 ns   ; col_in[3] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 0.919 ns   ; col_in[0] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A   ; None         ; 0.881 ns   ; col_in[1] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 0.746 ns   ; col_in[2] ; button:U1|show_out_b        ; clk_in   ;
; N/A   ; None         ; 0.720 ns   ; col_in[2] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 0.660 ns   ; col_in[3] ; button:U1|show_out_b        ; clk_in   ;
; N/A   ; None         ; 0.637 ns   ; col_in[1] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 0.634 ns   ; col_in[3] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 0.621 ns   ; col_in[3] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 0.583 ns   ; col_in[2] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 0.499 ns   ; col_in[2] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 0.476 ns   ; col_in[0] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 0.440 ns   ; col_in[1] ; button:U1|show_out_b        ; clk_in   ;
; N/A   ; None         ; 0.411 ns   ; col_in[1] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A   ; None         ; 0.180 ns   ; col_in[2] ; button:U1|start_out_b       ; clk_in   ;
; N/A   ; None         ; 0.180 ns   ; col_in[2] ; button:U1|ready_out_b       ; clk_in   ;
; N/A   ; None         ; 0.094 ns   ; col_in[3] ; button:U1|start_out_b       ; clk_in   ;
; N/A   ; None         ; 0.094 ns   ; col_in[3] ; button:U1|ready_out_b       ; clk_in   ;
; N/A   ; None         ; 0.031 ns   ; col_in[0] ; button:U1|show_out_b        ; clk_in   ;
; N/A   ; None         ; 0.024 ns   ; col_in[0] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; 0.006 ns   ; col_in[0] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A   ; None         ; -0.129 ns  ; col_in[1] ; button:U1|start_out_b       ; clk_in   ;
; N/A   ; None         ; -0.129 ns  ; col_in[1] ; button:U1|ready_out_b       ; clk_in   ;
; N/A   ; None         ; -0.132 ns  ; col_in[0] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A   ; None         ; -0.534 ns  ; col_in[0] ; button:U1|start_out_b       ; clk_in   ;
; N/A   ; None         ; -0.534 ns  ; col_in[0] ; button:U1|ready_out_b       ; clk_in   ;
+-------+--------------+------------+-----------+-----------------------------+----------+


+----------------------------------------------------------------------------------------------------+
; tco                                                                                                ;
+-------+--------------+------------+--------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To               ; From Clock ;
+-------+--------------+------------+--------------------------------+------------------+------------+
; N/A   ; None         ; 15.692 ns  ; digitron:U3|digitron_show_d[5] ; digitron_cat[1]  ; clk_in     ;
; N/A   ; None         ; 15.312 ns  ; digitron:U3|digitron_show_d[5] ; digitron_show[5] ; clk_in     ;
; N/A   ; None         ; 15.189 ns  ; matrix:U4|row_out_m[2]         ; row_matrix[2]    ; clk_in     ;
; N/A   ; None         ; 15.154 ns  ; matrix:U4|row_out_m[3]         ; row_matrix[3]    ; clk_in     ;
; N/A   ; None         ; 15.114 ns  ; digitron:U3|digitron_show_d[3] ; digitron_show[3] ; clk_in     ;
; N/A   ; None         ; 15.020 ns  ; matrix:U4|col_out_m[6]         ; col_matrix[6]    ; clk_in     ;
; N/A   ; None         ; 14.990 ns  ; matrix:U4|col_out_m[5]         ; col_matrix[5]    ; clk_in     ;
; N/A   ; None         ; 14.667 ns  ; matrix:U4|row_out_m[5]         ; row_matrix[5]    ; clk_in     ;
; N/A   ; None         ; 14.628 ns  ; matrix:U4|row_out_m[0]         ; row_matrix[6]    ; clk_in     ;
; N/A   ; None         ; 14.586 ns  ; digitron:U3|digitron_show_d[5] ; digitron_cat[2]  ; clk_in     ;
; N/A   ; None         ; 14.559 ns  ; digitron:U3|digitron_show_d[5] ; digitron_cat[0]  ; clk_in     ;
; N/A   ; None         ; 14.554 ns  ; digitron:U3|digitron_show_d[3] ; digitron_show[6] ; clk_in     ;
; N/A   ; None         ; 14.527 ns  ; matrix:U4|col_out_m[7]         ; col_matrix[7]    ; clk_in     ;
; N/A   ; None         ; 14.525 ns  ; matrix:U4|row_out_m[4]         ; row_matrix[4]    ; clk_in     ;
; N/A   ; None         ; 14.459 ns  ; matrix:U4|row_out_m[0]         ; row_matrix[7]    ; clk_in     ;
; N/A   ; None         ; 14.459 ns  ; matrix:U4|row_out_m[0]         ; row_matrix[0]    ; clk_in     ;
; N/A   ; None         ; 14.382 ns  ; digitron:U3|digitron_cat_d[4]  ; digitron_cat[4]  ; clk_in     ;
; N/A   ; None         ; 14.360 ns  ; matrix:U4|col_out_m[0]         ; col_matrix[0]    ; clk_in     ;
; N/A   ; None         ; 14.348 ns  ; digitron:U3|digitron_cat_d[5]  ; digitron_cat[5]  ; clk_in     ;
; N/A   ; None         ; 14.338 ns  ; digitron:U3|digitron_show_d[1] ; digitron_show[1] ; clk_in     ;
; N/A   ; None         ; 14.082 ns  ; matrix:U4|col_out_m[3]         ; col_matrix[3]    ; clk_in     ;
; N/A   ; None         ; 14.037 ns  ; digitron:U3|digitron_show_d[2] ; digitron_show[2] ; clk_in     ;
; N/A   ; None         ; 14.026 ns  ; matrix:U4|col_out_m[1]         ; col_matrix[1]    ; clk_in     ;
; N/A   ; None         ; 14.019 ns  ; matrix:U4|col_out_m[2]         ; col_matrix[2]    ; clk_in     ;
; N/A   ; None         ; 13.962 ns  ; matrix:U4|col_out_m[4]         ; col_matrix[4]    ; clk_in     ;
; N/A   ; None         ; 13.912 ns  ; digitron:U3|digitron_show_d[5] ; digitron_cat[3]  ; clk_in     ;
; N/A   ; None         ; 13.876 ns  ; button:U1|row_out_b[1]         ; row_out[1]       ; clk_in     ;
; N/A   ; None         ; 13.792 ns  ; matrix:U4|row_out_m[0]         ; row_matrix[1]    ; clk_in     ;
; N/A   ; None         ; 12.678 ns  ; digitron:U3|digitron_show_d[0] ; digitron_show[0] ; clk_in     ;
; N/A   ; None         ; 12.678 ns  ; button:U1|row_out_b[2]         ; row_out[2]       ; clk_in     ;
; N/A   ; None         ; 12.672 ns  ; digitron:U3|digitron_show_d[4] ; digitron_show[4] ; clk_in     ;
; N/A   ; None         ; 12.672 ns  ; button:U1|row_out_b[3]         ; row_out[3]       ; clk_in     ;
+-------+--------------+------------+--------------------------------+------------------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+-----------+-----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                          ; To Clock ;
+---------------+-------------+-----------+-----------+-----------------------------+----------+
; N/A           ; None        ; 4.344 ns  ; col_in[0] ; button:U1|ready_out_b       ; clk_in   ;
; N/A           ; None        ; 3.771 ns  ; col_in[2] ; button:U1|ready_out_b       ; clk_in   ;
; N/A           ; None        ; 3.078 ns  ; col_in[0] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 3.072 ns  ; col_in[3] ; button:U1|ready_out_b       ; clk_in   ;
; N/A           ; None        ; 3.004 ns  ; col_in[1] ; button:U1|ready_out_b       ; clk_in   ;
; N/A           ; None        ; 2.924 ns  ; col_in[0] ; button:U1|start_out_b       ; clk_in   ;
; N/A           ; None        ; 2.814 ns  ; col_in[0] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 2.683 ns  ; col_in[2] ; button:U1|start_out_b       ; clk_in   ;
; N/A           ; None        ; 2.594 ns  ; col_in[1] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 2.332 ns  ; col_in[1] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 2.257 ns  ; col_in[3] ; button:U1|start_out_b       ; clk_in   ;
; N/A           ; None        ; 1.985 ns  ; col_in[0] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; 1.814 ns  ; col_in[1] ; button:U1|start_out_b       ; clk_in   ;
; N/A           ; None        ; 1.744 ns  ; col_in[2] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; 1.450 ns  ; col_in[0] ; button:U1|show_out_b        ; clk_in   ;
; N/A           ; None        ; 1.329 ns  ; col_in[2] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 1.318 ns  ; col_in[3] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; 1.292 ns  ; col_in[0] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; 1.170 ns  ; col_in[1] ; button:U1|a_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; 1.105 ns  ; col_in[0] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; 1.041 ns  ; col_in[1] ; button:U1|show_out_b        ; clk_in   ;
; N/A           ; None        ; 0.953 ns  ; col_in[3] ; button:U1|b_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 0.883 ns  ; col_in[1] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; 0.821 ns  ; col_in[3] ; button:U1|show_out_b        ; clk_in   ;
; N/A           ; None        ; 0.758 ns  ; col_in[2] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; 0.735 ns  ; col_in[2] ; button:U1|show_out_b        ; clk_in   ;
; N/A           ; None        ; 0.700 ns  ; col_in[1] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; 0.663 ns  ; col_in[3] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; 0.577 ns  ; col_in[2] ; button:U1|a_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; 0.560 ns  ; col_in[0] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; 0.482 ns  ; col_in[2] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 0.477 ns  ; col_in[3] ; button:U1|b_select_out_b[0] ; clk_in   ;
; N/A           ; None        ; 0.244 ns  ; col_in[3] ; button:U1|a_ok_out_b        ; clk_in   ;
; N/A           ; None        ; 0.151 ns  ; col_in[1] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; -0.069 ns ; col_in[3] ; button:U1|b_select_out_b[1] ; clk_in   ;
; N/A           ; None        ; -0.155 ns ; col_in[2] ; button:U1|b_select_out_b[1] ; clk_in   ;
+---------------+-------------+-----------+-----------+-----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Oct 27 17:11:19 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "frequency_division:U5|clk_out_f" as buffer
Info: Clock "clk_in" has Internal fmax of 68.76 MHz between source register "button:U1|b_ok_out_b" and destination register "prevent_shake:U6|counter_p[5]" (period= 14.544 ns)
    Info: + Longest register to register delay is 8.310 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N9; Fanout = 5; REG Node = 'button:U1|b_ok_out_b'
        Info: 2: + IC(1.879 ns) + CELL(0.740 ns) = 2.619 ns; Loc. = LC_X5_Y6_N5; Fanout = 1; COMB Node = 'prevent_shake:U6|process_0~14'
        Info: 3: + IC(0.778 ns) + CELL(0.511 ns) = 3.908 ns; Loc. = LC_X5_Y6_N9; Fanout = 2; COMB Node = 'prevent_shake:U6|process_0~15'
        Info: 4: + IC(0.753 ns) + CELL(0.200 ns) = 4.861 ns; Loc. = LC_X5_Y6_N0; Fanout = 6; COMB Node = 'prevent_shake:U6|counter_p[2]~24'
        Info: 5: + IC(1.689 ns) + CELL(1.760 ns) = 8.310 ns; Loc. = LC_X6_Y5_N7; Fanout = 2; REG Node = 'prevent_shake:U6|counter_p[5]'
        Info: Total cell delay = 3.211 ns ( 38.64 % )
        Info: Total interconnect delay = 5.099 ns ( 61.36 % )
    Info: - Smallest clock skew is -5.525 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X6_Y5_N7; Fanout = 2; REG Node = 'prevent_shake:U6|counter_p[5]'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
        Info: - Longest clock path from clock "clk_in" to source register is 9.206 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'
            Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y5_N8; Fanout = 46; REG Node = 'frequency_division:U5|clk_out_f'
            Info: 3: + IC(4.231 ns) + CELL(0.918 ns) = 9.206 ns; Loc. = LC_X3_Y6_N9; Fanout = 5; REG Node = 'button:U1|b_ok_out_b'
            Info: Total cell delay = 3.375 ns ( 36.66 % )
            Info: Total interconnect delay = 5.831 ns ( 63.34 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Warning: Circuit may not operate. Detected 65 non-operational path(s) clocked by clock "clk_in" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "prevent_shake:U6|a_select_out_p[1]" and destination pin or register "matrix:U4|col_out_m[0]" for clock "clk_in" (Hold time is 3.841 ns)
    Info: + Largest clock skew is 5.525 ns
        Info: + Longest clock path from clock "clk_in" to destination register is 9.206 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'
            Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y5_N8; Fanout = 46; REG Node = 'frequency_division:U5|clk_out_f'
            Info: 3: + IC(4.231 ns) + CELL(0.918 ns) = 9.206 ns; Loc. = LC_X11_Y4_N7; Fanout = 2; REG Node = 'matrix:U4|col_out_m[0]'
            Info: Total cell delay = 3.375 ns ( 36.66 % )
            Info: Total interconnect delay = 5.831 ns ( 63.34 % )
        Info: - Shortest clock path from clock "clk_in" to source register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X11_Y4_N3; Fanout = 9; REG Node = 'prevent_shake:U6|a_select_out_p[1]'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.529 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y4_N3; Fanout = 9; REG Node = 'prevent_shake:U6|a_select_out_p[1]'
        Info: 2: + IC(0.938 ns) + CELL(0.591 ns) = 1.529 ns; Loc. = LC_X11_Y4_N7; Fanout = 2; REG Node = 'matrix:U4|col_out_m[0]'
        Info: Total cell delay = 0.591 ns ( 38.65 % )
        Info: Total interconnect delay = 0.938 ns ( 61.35 % )
    Info: + Micro hold delay of destination is 0.221 ns
Info: tsu for register "button:U1|a_select_out_b[1]" (data pin = "col_in[2]", clock pin = "clk_in") is 2.096 ns
    Info: + Longest pin to register delay is 10.969 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_137; Fanout = 6; PIN Node = 'col_in[2]'
        Info: 2: + IC(3.959 ns) + CELL(0.740 ns) = 5.831 ns; Loc. = LC_X5_Y6_N3; Fanout = 10; COMB Node = 'button:U1|Mux3~1'
        Info: 3: + IC(2.338 ns) + CELL(0.511 ns) = 8.680 ns; Loc. = LC_X2_Y7_N6; Fanout = 1; COMB Node = 'button:U1|a_select_out_b~14'
        Info: 4: + IC(2.009 ns) + CELL(0.280 ns) = 10.969 ns; Loc. = LC_X3_Y6_N3; Fanout = 5; REG Node = 'button:U1|a_select_out_b[1]'
        Info: Total cell delay = 2.663 ns ( 24.28 % )
        Info: Total interconnect delay = 8.306 ns ( 75.72 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 9.206 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'
        Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y5_N8; Fanout = 46; REG Node = 'frequency_division:U5|clk_out_f'
        Info: 3: + IC(4.231 ns) + CELL(0.918 ns) = 9.206 ns; Loc. = LC_X3_Y6_N3; Fanout = 5; REG Node = 'button:U1|a_select_out_b[1]'
        Info: Total cell delay = 3.375 ns ( 36.66 % )
        Info: Total interconnect delay = 5.831 ns ( 63.34 % )
Info: tco from clock "clk_in" to destination pin "digitron_cat[1]" through register "digitron:U3|digitron_show_d[5]" is 15.692 ns
    Info: + Longest clock path from clock "clk_in" to source register is 9.206 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'
        Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y5_N8; Fanout = 46; REG Node = 'frequency_division:U5|clk_out_f'
        Info: 3: + IC(4.231 ns) + CELL(0.918 ns) = 9.206 ns; Loc. = LC_X3_Y4_N1; Fanout = 6; REG Node = 'digitron:U3|digitron_show_d[5]'
        Info: Total cell delay = 3.375 ns ( 36.66 % )
        Info: Total interconnect delay = 5.831 ns ( 63.34 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 6.110 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N1; Fanout = 6; REG Node = 'digitron:U3|digitron_show_d[5]'
        Info: 2: + IC(3.788 ns) + CELL(2.322 ns) = 6.110 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'digitron_cat[1]'
        Info: Total cell delay = 2.322 ns ( 38.00 % )
        Info: Total interconnect delay = 3.788 ns ( 62.00 % )
Info: th for register "button:U1|ready_out_b" (data pin = "col_in[0]", clock pin = "clk_in") is 4.344 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 9.206 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 30; CLK Node = 'clk_in'
        Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y5_N8; Fanout = 46; REG Node = 'frequency_division:U5|clk_out_f'
        Info: 3: + IC(4.231 ns) + CELL(0.918 ns) = 9.206 ns; Loc. = LC_X5_Y6_N8; Fanout = 2; REG Node = 'button:U1|ready_out_b'
        Info: Total cell delay = 3.375 ns ( 36.66 % )
        Info: Total interconnect delay = 5.831 ns ( 63.34 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.083 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_23; Fanout = 7; PIN Node = 'col_in[0]'
        Info: 2: + IC(3.147 ns) + CELL(0.804 ns) = 5.083 ns; Loc. = LC_X5_Y6_N8; Fanout = 2; REG Node = 'button:U1|ready_out_b'
        Info: Total cell delay = 1.936 ns ( 38.09 % )
        Info: Total interconnect delay = 3.147 ns ( 61.91 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Thu Oct 27 17:11:19 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


