// Seed: 2807960922
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output wor id_2
);
  specify
    (id_4 *> id_5) = (-1);
  endspecify
  always force id_4 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd93
) (
    input  tri0 _id_0,
    output tri1 id_1
);
  wire [id_0 : -1  ==  -1] id_3;
  supply1 [-1 : 1] id_4;
  logic [-1 : -1 'b0] id_5;
  assign id_4 = -1;
  assign id_4 = id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
