======================================================================
                    Starting Verilog Testbench                        
======================================================================
FAIL: Zero shift - 'out' data mismatch.
  => Inputs: in=0x128398a418820, shift=0, fill=0x0a
  => Expected: out=0x128398a418820
  =>   Actual: out=0x128398a4188a0
FAIL: Shift by 1 - 'out' data mismatch.
  => Inputs: in=0x128398a418820, shift=1, fill=0x1f
  => Expected: out=0x3e941cc520c41
  =>   Actual: out=0x3e941cc520cc1
PASS: Shift by 3 with alternating fill
PASS: Maximum valid shift (4)
PASS: Minimum invalid shift (5)
PASS: Invalid shift (6)
PASS: Maximum invalid shift (7)
PASS: All 1s input, shift by 2
PASS: All 0s input, shift by 4

--- Starting Randomized Tests ---
PASS: Random test (shift=4)
PASS: Random test (shift=2)
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x2846589375212, shift=0, fill=0x01
  => Expected: out=0x2846589375212
  =>   Actual: out=0x2846589375292
PASS: Random test (shift=1)
PASS: Random test (shift=4)
PASS: Random test (shift=6)
PASS: Random test (shift=1)
PASS: Random test (shift=0)
PASS: Random test (shift=4)
PASS: Random test (shift=4)
PASS: Random test (shift=5)
PASS: Random test (shift=4)
PASS: Random test (shift=7)
PASS: Random test (shift=6)
PASS: Random test (shift=7)
PASS: Random test (shift=3)
PASS: Random test (shift=3)
PASS: Random test (shift=2)
PASS: Random test (shift=7)
PASS: Random test (shift=1)
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x102bc150fdd2a, shift=0, fill=0x0b
  => Expected: out=0x102bc150fdd2a
  =>   Actual: out=0x102bc150fddaa
PASS: Random test (shift=6)
PASS: Random test (shift=7)
PASS: Random test (shift=3)
PASS: Random test (shift=3)
PASS: Random test (shift=3)
PASS: Random test (shift=5)
PASS: Random test (shift=2)
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x2c0d7a8c7fc51, shift=0, fill=0x16
  => Expected: out=0x2c0d7a8c7fc51
  =>   Actual: out=0x2c0d7a8c7fcd1
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x17f0ce12ccec2, shift=1, fill=0x08
  => Expected: out=0x10bf867096676
  =>   Actual: out=0x10bf8670966f6
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x25a771ef2ed3d, shift=1, fill=0x12
  => Expected: out=0x252d3b8f79769
  =>   Actual: out=0x252d3b8f797e9
PASS: Random test (shift=4)
PASS: Random test (shift=2)
PASS: Random test (shift=4)
PASS: Random test (shift=6)
PASS: Random test (shift=2)
PASS: Random test (shift=2)
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x3b4a39799a82f, shift=0, fill=0x13
  => Expected: out=0x3b4a39799a82f
  =>   Actual: out=0x3b4a39799a8af
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x0565f22290d44, shift=0, fill=0x17
  => Expected: out=0x0565f22290d44
  =>   Actual: out=0x0565f22290dc4
PASS: Random test (shift=1)
PASS: Random test (shift=5)
PASS: Random test (shift=3)
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x119792231ff44, shift=0, fill=0x10
  => Expected: out=0x119792231ff44
  =>   Actual: out=0x119792231ffc4
PASS: Random test (shift=2)
PASS: Random test (shift=4)
PASS: Random test (shift=3)
PASS: Random test (shift=4)
PASS: Random test (shift=4)
PASS: Random test (shift=3)
PASS: Random test (shift=0)

======================================================================
FAILURE:          10 error(s) found.
======================================================================
