
---------- Begin Simulation Statistics ----------
final_tick                                 2075629500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 711209                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726332                       # Number of bytes of host memory used
host_op_rate                                  1240212                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.35                       # Real time elapsed on the host
host_tick_rate                             1534366810                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      962017                       # Number of instructions simulated
sim_ops                                       1677685                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002076                       # Number of seconds simulated
sim_ticks                                  2075629500                       # Number of ticks simulated
system.cpu.Branches                            127466                       # Number of branches fetched
system.cpu.committedInsts                      962017                       # Number of instructions committed
system.cpu.committedOps                       1677685                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      207977                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           164                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      102686                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            41                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1314746                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           204                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          4151259                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               4151258.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               696415                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              563736                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       100160                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 491708                       # Number of float alu accesses
system.cpu.num_fp_insts                        491708                       # number of float instructions
system.cpu.num_fp_register_reads               718291                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              430193                       # number of times the floating registers were written
system.cpu.num_func_calls                       18597                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1329816                       # Number of integer alu accesses
system.cpu.num_int_insts                      1329816                       # number of integer instructions
system.cpu.num_int_register_reads             2612609                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1017701                       # number of times the integer registers were written
system.cpu.num_load_insts                      207953                       # Number of load instructions
system.cpu.num_mem_refs                        310625                       # number of memory refs
system.cpu.num_store_insts                     102672                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  8664      0.52%      0.52% # Class of executed instruction
system.cpu.op_class::IntAlu                   1110706     66.20%     66.72% # Class of executed instruction
system.cpu.op_class::IntMult                     2227      0.13%     66.85% # Class of executed instruction
system.cpu.op_class::IntDiv                      4647      0.28%     67.13% # Class of executed instruction
system.cpu.op_class::FloatAdd                   72503      4.32%     71.45% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.45% # Class of executed instruction
system.cpu.op_class::FloatCvt                      96      0.01%     71.46% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.46% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.46% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     71.46% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.46% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.46% # Class of executed instruction
system.cpu.op_class::SimdAdd                     2008      0.12%     71.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                    27853      1.66%     73.24% # Class of executed instruction
system.cpu.op_class::SimdCmp                       20      0.00%     73.24% # Class of executed instruction
system.cpu.op_class::SimdCvt                     3836      0.23%     73.47% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6879      0.41%     73.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     73.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     73.88% # Class of executed instruction
system.cpu.op_class::SimdShift                    781      0.05%     73.92% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     73.92% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     73.92% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     73.92% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               69315      4.13%     78.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                5552      0.33%     78.39% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                1058      0.06%     78.45% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.45% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              50915      3.03%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::MemRead                   113426      6.76%     88.25% # Class of executed instruction
system.cpu.op_class::MemWrite                   50964      3.04%     91.28% # Class of executed instruction
system.cpu.op_class::FloatMemRead               94527      5.63%     96.92% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              51708      3.08%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1677685                       # Class of executed instruction
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5440                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5970                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        13462                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3975                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1465                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1465                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3975                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       348160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       348160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  348160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5440                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5478500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28908000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5746                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1912                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1587                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2471                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1746                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1746                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2085                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3661                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        15197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 20954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       235008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       468416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 703424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             7492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000534                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023102                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   7488     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               7492                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           10230000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8110500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3127500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  546                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1506                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2052                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 546                       # number of overall hits
system.l2.overall_hits::.cpu.data                1506                       # number of overall hits
system.l2.overall_hits::total                    2052                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1539                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3901                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5440                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1539                       # number of overall misses
system.l2.overall_misses::.cpu.data              3901                       # number of overall misses
system.l2.overall_misses::total                  5440                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    116651500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    300732000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        417383500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    116651500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    300732000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       417383500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5407                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7492                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5407                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7492                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.738129                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.721472                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.726108                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.738129                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.721472                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.726108                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75796.946069                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77091.002307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76724.908088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75796.946069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77091.002307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76724.908088                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5440                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5440                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    101261500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    261722000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    362983500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    101261500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    261722000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    362983500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.738129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.721472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.726108                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.738129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.721472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.726108                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65796.946069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67091.002307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66724.908088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65796.946069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67091.002307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66724.908088                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1912                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1912                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1912                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1912                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1587                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1587                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1587                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1587                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               281                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   281                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1465                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    110851500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     110851500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1746                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1746                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.839061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.839061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75666.552901                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75666.552901                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     96201500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     96201500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.839061                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.839061                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65666.552901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65666.552901                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1539                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1539                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    116651500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    116651500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.738129                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.738129                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75796.946069                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75796.946069                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    101261500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    101261500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.738129                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.738129                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65796.946069                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65796.946069                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    189880500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    189880500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.665392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.665392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77947.660099                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77947.660099                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2436                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2436                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    165520500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    165520500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.665392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.665392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67947.660099                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67947.660099                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3919.151219                       # Cycle average of tags in use
system.l2.tags.total_refs                       13458                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5440                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.473897                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1015.248680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2903.902538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.030983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.088620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119603                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          607                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4580                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.166016                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    113104                       # Number of tag accesses
system.l2.tags.data_accesses                   113104                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          98496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         249664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             348160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        98496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98496                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5440                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          47453556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         120283509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             167737065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     47453556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         47453556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         47453556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        120283509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            167737065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11412                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     38917000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               140917000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7153.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25903.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4229                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5440                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    287.787375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.045910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.299294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          405     33.64%     33.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          313     26.00%     59.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          176     14.62%     74.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           93      7.72%     81.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           49      4.07%     86.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      1.99%     88.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      1.66%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      1.16%     90.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          110      9.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1204                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 348160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  348160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       167.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    167.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2075555500                       # Total gap between requests
system.mem_ctrls.avgGap                     381535.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        98496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       249664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 47453555.656247898936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 120283509.171554937959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3901                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     38417000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    102500000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24962.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26275.31                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4605300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2432595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19199460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     163494240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        472588140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        399072960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1061392695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        511.359419                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1033165000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     69160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    973304500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4041240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2136585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19642140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     163494240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        578863500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        309577920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1077755625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.242777                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    799343500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     69160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1207126000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON      2075629500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1312661                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1312661                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1312661                       # number of overall hits
system.cpu.icache.overall_hits::total         1312661                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2085                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2085                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2085                       # number of overall misses
system.cpu.icache.overall_misses::total          2085                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    127616500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    127616500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    127616500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    127616500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1314746                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1314746                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1314746                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1314746                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001586                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001586                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001586                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001586                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61206.954436                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61206.954436                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61206.954436                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61206.954436                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1587                       # number of writebacks
system.cpu.icache.writebacks::total              1587                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2085                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2085                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2085                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2085                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    125531500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125531500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    125531500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    125531500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001586                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001586                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001586                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001586                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60206.954436                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60206.954436                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60206.954436                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60206.954436                       # average overall mshr miss latency
system.cpu.icache.replacements                   1587                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1312661                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1312661                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2085                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2085                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    127616500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    127616500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1314746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1314746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001586                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001586                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61206.954436                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61206.954436                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    125531500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125531500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001586                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001586                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60206.954436                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60206.954436                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           446.970407                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1314746                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2085                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            630.573621                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   446.970407                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.872989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.872989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1316831                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1316831                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       305256                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           305256                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       305256                       # number of overall hits
system.cpu.dcache.overall_hits::total          305256                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5407                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5407                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5407                       # number of overall misses
system.cpu.dcache.overall_misses::total          5407                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    330118000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    330118000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    330118000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    330118000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       310663                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       310663                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       310663                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       310663                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017405                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017405                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017405                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017405                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61053.819123                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61053.819123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61053.819123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61053.819123                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1912                       # number of writebacks
system.cpu.dcache.writebacks::total              1912                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         5407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5407                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5407                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    324711000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    324711000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    324711000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    324711000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017405                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017405                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017405                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017405                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60053.819123                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60053.819123                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60053.819123                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60053.819123                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4383                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       204316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          204316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    211916500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    211916500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       207977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       207977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57884.867523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57884.867523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3661                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3661                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    208255500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    208255500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017603                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017603                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56884.867523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56884.867523                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1746                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1746                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    118201500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    118201500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102686                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102686                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67698.453608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67698.453608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1746                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1746                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    116455500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    116455500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66698.453608                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66698.453608                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2075629500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           952.845336                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              310663                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5407                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.455706                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   952.845336                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.930513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.930513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            316070                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           316070                       # Number of data accesses

---------- End Simulation Statistics   ----------
