
  Loading design 'fft_chip'
  
************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   low
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.57V) above low
                                   0.35 (0.57V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   low
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.57V) above low
                                   0.35 (0.57V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_chip
Version: D-2010.03-ICC-SP5-2
Date   : Fri Mar 22 06:49:53 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: slow   Library: slow
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 0/25/125

Information: Percent of Arnoldi-based delays = 18.26%

  Startpoint: data_in[1] (input port clocked by clk)
  Endpoint: inst_fft/s_p0/R14_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              5.72       5.72
  input external delay                     3.70       9.42 f
  data_in[1] (in)                          0.32       9.74 f
  PIW_data_in1/C (PIW)                     0.98 *    10.72 f
  inst_fft/data_in[1] (fft)                0.00      10.72 f
  inst_fft/s_p0/data_in_1[1] (s_p)         0.00      10.72 f
  inst_fft/s_p0/R14_reg_1_/D (EDFFX1)      0.11 &    10.83 f
  data arrival time                                  10.83

  clock clk (rise edge)                    7.40       7.40
  clock network delay (propagated)         5.65      13.05
  clock reconvergence pessimism            0.00      13.05
  clock uncertainty                       -0.20      12.85
  inst_fft/s_p0/R14_reg_1_/CK (EDFFX1)     0.00      12.85 r
  library setup time                      -0.68      12.18
  data required time                                 12.18
  -----------------------------------------------------------
  data required time                                 12.18
  data arrival time                                 -10.83
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: inst_fft/p_s0/data_out_3_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[26]
            (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        5.82       5.82
  inst_fft/p_s0/data_out_3_reg_26_/CK (EDFFX2)            0.00       5.82 r
  inst_fft/p_s0/data_out_3_reg_26_/Q (EDFFX2)             0.79       6.61 r
  inst_fft/p_s0/data_out_3[26] (p_s)                      0.00       6.61 r
  inst_fft/data_out[26] (fft)                             0.00       6.61 r
  PO8W_data_out26/PAD (PO8W)                              1.76 &     8.37 r
  data_out[26] (out)                                      0.00 *     8.37 r
  data arrival time                                                  8.37

  clock clk (rise edge)                                   7.40       7.40
  clock network delay (ideal)                             5.72      13.12
  clock reconvergence pessimism                           0.00      13.12
  clock uncertainty                                      -0.20      12.92
  output external delay                                  -3.70       9.22
  data required time                                                 9.22
  --------------------------------------------------------------------------
  data required time                                                 9.22
  data arrival time                                                 -8.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: inst_fft/ctrl0/mux_flag_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_fft/reg10/R10_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        5.81       5.81
  inst_fft/ctrl0/mux_flag_reg/CK (DFFRHQX4)               0.00       5.81 r
  inst_fft/ctrl0/mux_flag_reg/Q (DFFRHQX4)                0.39       6.20 r
  inst_fft/ctrl0/U1/Y (BUFX16)                            0.12 &     6.32 r
  inst_fft/ctrl0/mux_flag (ctrl)                          0.00       6.32 r
  inst_fft/mux0/mux_flag (mux)                            0.00       6.32 r
  inst_fft/mux0/U26/Y (BUFX12)                            0.14 &     6.47 r
  inst_fft/mux0/U30/Y (INVX8)                             0.07 &     6.53 f
  inst_fft/mux0/U23/Y (CLKINVX4)                          0.09 &     6.63 r
  inst_fft/mux0/U7/Y (NAND3X1)                            0.18 &     6.81 f
  inst_fft/mux0/U60/Y (NAND3X4)                           0.36 &     7.16 r
  inst_fft/mux0/data_out[135] (mux)                       0.00       7.16 r
  inst_fft/butterfly0/calc_in[135] (butterfly)            0.00       7.16 r
  inst_fft/butterfly0/U8/Y (CLKBUFX20)                    0.32 &     7.48 r
  inst_fft/butterfly0/multiDRI/in_17bit[16]_hfs_netlink_24 (multi16_2)
                                                          0.00       7.48 r
  inst_fft/butterfly0/multiDRI/U24/Y (XNOR2X2)            0.47 &     7.95 r
  inst_fft/butterfly0/multiDRI/U299/Y (NOR2X4)            0.07 &     8.02 f
  inst_fft/butterfly0/multiDRI/U35/Y (XOR2XL)             0.64 &     8.66 r
  inst_fft/butterfly0/multiDRI/out[6] (multi16_2)         0.00       8.66 r
  inst_fft/butterfly0/add_282/A[6] (butterfly_DW01_add_116)
                                                          0.00       8.66 r
  inst_fft/butterfly0/add_282/U3/Y (OR2X4)                0.24 &     8.90 r
  inst_fft/butterfly0/add_282/U114/Y (NAND2X4)            0.09 &     8.99 f
  inst_fft/butterfly0/add_282/U126/Y (NOR2X4)             0.12 &     9.11 r
  inst_fft/butterfly0/add_282/U157/Y (NAND2X4)            0.10 &     9.21 f
  inst_fft/butterfly0/add_282/U220/Y (NAND3BX4)           0.15 &     9.36 r
  inst_fft/butterfly0/add_282/U160/Y (OAI2BB1X4)          0.22 &     9.58 r
  inst_fft/butterfly0/add_282/U217/Y (XOR2X4)             0.24 &     9.82 r
  inst_fft/butterfly0/add_282/U150/Y (BUFX12)             0.18 &    10.00 r
  inst_fft/butterfly0/add_282/SUM[12] (butterfly_DW01_add_116)
                                                          0.00      10.00 r
  inst_fft/butterfly0/sub_1_root_sub_0_root_sub_296_2/B[12] (butterfly_DW01_sub_124)
                                                          0.00      10.00 r
  inst_fft/butterfly0/sub_1_root_sub_0_root_sub_296_2/U151/Y (NAND2BXL)
                                                          0.76 &    10.75 r
  inst_fft/butterfly0/sub_1_root_sub_0_root_sub_296_2/U22/Y (NOR2X1)
                                                          0.23 &    10.98 f
  inst_fft/butterfly0/sub_1_root_sub_0_root_sub_296_2/U174/Y (OAI21X2)
                                                          0.19 &    11.17 r
  inst_fft/butterfly0/sub_1_root_sub_0_root_sub_296_2/U178/Y (AND3X4)
                                                          0.23 &    11.40 r
  inst_fft/butterfly0/sub_1_root_sub_0_root_sub_296_2/U187/Y (XOR2X4)
                                                          0.26 &    11.66 r
  inst_fft/butterfly0/sub_1_root_sub_0_root_sub_296_2/DIFF[15] (butterfly_DW01_sub_124)
                                                          0.00      11.66 r
  inst_fft/butterfly0/add_0_root_sub_0_root_sub_296_2/B[15] (butterfly_DW01_add_66)
                                                          0.00      11.66 r
  inst_fft/butterfly0/add_0_root_sub_0_root_sub_296_2/U116/Y (NOR2X4)
                                                          0.11 &    11.77 f
  inst_fft/butterfly0/add_0_root_sub_0_root_sub_296_2/U94/Y (NOR2X4)
                                                          0.12 &    11.89 r
  inst_fft/butterfly0/add_0_root_sub_0_root_sub_296_2/U103/Y (NAND2X4)
                                                          0.07 &    11.97 f
  inst_fft/butterfly0/add_0_root_sub_0_root_sub_296_2/U122/Y (OAI21X4)
                                                          0.19 &    12.16 r
  inst_fft/butterfly0/add_0_root_sub_0_root_sub_296_2/U121/Y (INVX4)
                                                          0.06 &    12.22 f
  inst_fft/butterfly0/add_0_root_sub_0_root_sub_296_2/U119/Y (NAND2X4)
                                                          0.07 &    12.30 r
  inst_fft/butterfly0/add_0_root_sub_0_root_sub_296_2/U120/Y (NAND2X4)
                                                          0.07 &    12.37 f
  inst_fft/butterfly0/add_0_root_sub_0_root_sub_296_2/SUM[16] (butterfly_DW01_add_66)
                                                          0.00      12.37 f
  inst_fft/butterfly0/calc_out[84] (butterfly)            0.00      12.37 f
  inst_fft/U24/Y (BUFX12)                                 0.17 &    12.54 f
  inst_fft/reg10/data_in_2[84] (reg1)                     0.00      12.54 f
  inst_fft/reg10/R10_reg_16_/D (EDFFXL)                   0.03 &    12.57 f
  data arrival time                                                 12.57

  clock clk (rise edge)                                   7.40       7.40
  clock network delay (propagated)                        5.68      13.08
  clock reconvergence pessimism                           0.06      13.14
  clock uncertainty                                      -0.20      12.94
  inst_fft/reg10/R10_reg_16_/CK (EDFFXL)                  0.00      12.94 r
  library setup time                                     -0.37      12.58
  data required time                                                12.58
  --------------------------------------------------------------------------
  data required time                                                12.58
  data arrival time                                                -12.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
