Analysis & Synthesis report for switch_calc
Thu May 07 21:10:00 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: input_calc:i1
 12. Parameter Settings for User Entity Instance: calc_fsm:f1
 13. Parameter Settings for Inferred Entity Instance: calc_fsm:f1|lpm_divide:Mod0
 14. Parameter Settings for Inferred Entity Instance: calc_fsm:f1|lpm_mult:Mult0
 15. Parameter Settings for Inferred Entity Instance: calc_fsm:f1|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: calc_fsm:f1|lpm_mult:Mult1
 17. lpm_mult Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "clock_divider:c1"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 07 21:10:00 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; switch_calc                                 ;
; Top-level Entity Name              ; switch_calc                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 262                                         ;
;     Total combinational functions  ; 262                                         ;
;     Dedicated logic registers      ; 32                                          ;
; Total registers                    ; 32                                          ;
; Total pins                         ; 58                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; switch_calc        ; switch_calc        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; calc_fsm.v                       ; yes             ; User Verilog HDL File        ; C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v                     ;         ;
; switch_calc_top.v                ; yes             ; User Verilog HDL File        ; C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v              ;         ;
; input_calc.v                     ; yes             ; User Verilog HDL File        ; C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v                   ;         ;
; output_files/segment_display.v   ; yes             ; User Verilog HDL File        ; C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/output_files/segment_display.v ;         ;
; clock_divider.v                  ; yes             ; User Verilog HDL File        ; C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/clock_divider.v                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf              ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/abs_divider.inc             ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sign_div_unsign.inc         ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc              ;         ;
; db/lpm_divide_8kl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/lpm_divide_8kl.tdf          ;         ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/sign_div_unsign_7kh.tdf     ;         ;
; db/alt_u_div_oee.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/alt_u_div_oee.tdf           ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/add_sub_t3c.tdf             ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/add_sub_u3c.tdf             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc             ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                ;         ;
; db/mult_9js.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/mult_9js.tdf                ;         ;
; db/lpm_divide_5sl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/lpm_divide_5sl.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                             ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Estimated Total logic elements              ; 262                       ;
;                                             ;                           ;
; Total combinational functions               ; 262                       ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 107                       ;
;     -- 3 input functions                    ; 77                        ;
;     -- <=2 input functions                  ; 78                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 189                       ;
;     -- arithmetic mode                      ; 73                        ;
;                                             ;                           ;
; Total registers                             ; 32                        ;
;     -- Dedicated logic registers            ; 32                        ;
;     -- I/O registers                        ; 0                         ;
;                                             ;                           ;
; I/O pins                                    ; 58                        ;
;                                             ;                           ;
; Embedded Multiplier 9-bit elements          ; 0                         ;
;                                             ;                           ;
; Maximum fan-out node                        ; input_calc:i1|operand1[1] ;
; Maximum fan-out                             ; 37                        ;
; Total fan-out                               ; 974                       ;
; Average fan-out                             ; 2.38                      ;
+---------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                      ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |switch_calc                              ; 262 (0)             ; 32 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 58   ; 0            ; 0          ; |switch_calc                                                                                                             ; switch_calc         ; work         ;
;    |calc_fsm:f1|                          ; 148 (58)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|calc_fsm:f1                                                                                                 ; calc_fsm            ; work         ;
;       |lpm_divide:Div0|                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|calc_fsm:f1|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_5sl:auto_generated|  ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|calc_fsm:f1|lpm_divide:Div0|lpm_divide_5sl:auto_generated                                                   ; lpm_divide_5sl      ; work         ;
;             |sign_div_unsign_7kh:divider| ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|calc_fsm:f1|lpm_divide:Div0|lpm_divide_5sl:auto_generated|sign_div_unsign_7kh:divider                       ; sign_div_unsign_7kh ; work         ;
;                |alt_u_div_oee:divider|    ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|calc_fsm:f1|lpm_divide:Div0|lpm_divide_5sl:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_oee:divider ; alt_u_div_oee       ; work         ;
;       |lpm_divide:Mod0|                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|calc_fsm:f1|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_8kl:auto_generated|  ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|calc_fsm:f1|lpm_divide:Mod0|lpm_divide_8kl:auto_generated                                                   ; lpm_divide_8kl      ; work         ;
;             |sign_div_unsign_7kh:divider| ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|calc_fsm:f1|lpm_divide:Mod0|lpm_divide_8kl:auto_generated|sign_div_unsign_7kh:divider                       ; sign_div_unsign_7kh ; work         ;
;                |alt_u_div_oee:divider|    ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|calc_fsm:f1|lpm_divide:Mod0|lpm_divide_8kl:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_oee:divider ; alt_u_div_oee       ; work         ;
;       |lpm_mult:Mult0|                    ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|calc_fsm:f1|lpm_mult:Mult0                                                                                  ; lpm_mult            ; work         ;
;          |mult_9js:auto_generated|        ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|calc_fsm:f1|lpm_mult:Mult0|mult_9js:auto_generated                                                          ; mult_9js            ; work         ;
;       |lpm_mult:Mult1|                    ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|calc_fsm:f1|lpm_mult:Mult1                                                                                  ; lpm_mult            ; work         ;
;          |mult_9js:auto_generated|        ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|calc_fsm:f1|lpm_mult:Mult1|mult_9js:auto_generated                                                          ; mult_9js            ; work         ;
;    |clock_divider:c1|                     ; 48 (48)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|clock_divider:c1                                                                                            ; clock_divider       ; work         ;
;    |input_calc:i1|                        ; 48 (48)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|input_calc:i1                                                                                               ; input_calc          ; work         ;
;    |segment_display:s1|                   ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |switch_calc|segment_display:s1                                                                                          ; segment_display     ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; input_calc:i1|show_res                              ; GND                 ; yes                    ;
; input_calc:i1|operand1[0]                           ; input_calc:i1|Mux17 ; yes                    ;
; input_calc:i1|md_operator[2]                        ; input_calc:i1|Mux15 ; yes                    ;
; input_calc:i1|md_operator[1]                        ; input_calc:i1|Mux15 ; yes                    ;
; input_calc:i1|operand1[3]                           ; input_calc:i1|Mux17 ; yes                    ;
; input_calc:i1|operand1[1]                           ; input_calc:i1|Mux17 ; yes                    ;
; input_calc:i1|operand1[2]                           ; input_calc:i1|Mux17 ; yes                    ;
; input_calc:i1|operand2[0]                           ; input_calc:i1|Mux16 ; yes                    ;
; input_calc:i1|md_operator[0]                        ; input_calc:i1|Mux15 ; yes                    ;
; input_calc:i1|operand2[1]                           ; input_calc:i1|Mux16 ; yes                    ;
; input_calc:i1|operand2[3]                           ; input_calc:i1|Mux16 ; yes                    ;
; input_calc:i1|operand2[2]                           ; input_calc:i1|Mux16 ; yes                    ;
; Number of user-specified and inferred latches = 12  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 32    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |switch_calc|input_calc:i1|state[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |switch_calc|input_calc:i1|bin[6]   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |switch_calc|input_calc:i1|bin[0]   ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |switch_calc|input_calc:i1|Mux4     ;
; 19:1               ; 2 bits    ; 24 LEs        ; 10 LEs               ; 14 LEs                 ; No         ; |switch_calc|calc_fsm:f1|result[2]  ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; No         ; |switch_calc|calc_fsm:f1|result[6]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: input_calc:i1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; S0             ; 000   ; Unsigned Binary                   ;
; S1             ; 001   ; Unsigned Binary                   ;
; S2             ; 010   ; Unsigned Binary                   ;
; S3             ; 011   ; Unsigned Binary                   ;
; S4             ; 100   ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: calc_fsm:f1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; resST          ; 111   ; Unsigned Binary                 ;
; addST          ; 000   ; Unsigned Binary                 ;
; subST          ; 001   ; Unsigned Binary                 ;
; mulST          ; 010   ; Unsigned Binary                 ;
; divST          ; 011   ; Unsigned Binary                 ;
; modST          ; 100   ; Unsigned Binary                 ;
; pwrST          ; 101   ; Unsigned Binary                 ;
; facST          ; 110   ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calc_fsm:f1|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_8kl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calc_fsm:f1|lpm_mult:Mult0     ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4        ; Untyped             ;
; LPM_WIDTHB                                     ; 4        ; Untyped             ;
; LPM_WIDTHP                                     ; 8        ; Untyped             ;
; LPM_WIDTHR                                     ; 8        ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_9js ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calc_fsm:f1|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_5sl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calc_fsm:f1|lpm_mult:Mult1     ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4        ; Untyped             ;
; LPM_WIDTHB                                     ; 4        ; Untyped             ;
; LPM_WIDTHP                                     ; 8        ; Untyped             ;
; LPM_WIDTHR                                     ; 8        ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_9js ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 2                          ;
; Entity Instance                       ; calc_fsm:f1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                          ;
;     -- LPM_WIDTHB                     ; 4                          ;
;     -- LPM_WIDTHP                     ; 8                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; calc_fsm:f1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 4                          ;
;     -- LPM_WIDTHB                     ; 4                          ;
;     -- LPM_WIDTHP                     ; 8                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:c1"                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_out_50ms ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 58                          ;
; cycloneiii_ff         ; 32                          ;
;     ENA               ; 3                           ;
;     plain             ; 29                          ;
; cycloneiii_lcell_comb ; 268                         ;
;     arith             ; 73                          ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 42                          ;
;     normal            ; 195                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 107                         ;
;                       ;                             ;
; Max LUT depth         ; 12.50                       ;
; Average LUT depth     ; 5.98                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu May 07 21:09:45 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off switch_calc -c switch_calc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file calc_fsm.v
    Info (12023): Found entity 1: calc_fsm File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file switch_calc_top.v
    Info (12023): Found entity 1: switch_calc File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file input_calc.v
    Info (12023): Found entity 1: input_calc File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/segment_display.v
    Info (12023): Found entity 1: segment_display File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/output_files/segment_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/clock_divider.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at switch_calc_top.v(35): created implicit net for "clock_out_50ms" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v Line: 35
Info (12127): Elaborating entity "switch_calc" for the top level hierarchy
Info (12128): Elaborating entity "input_calc" for hierarchy "input_calc:i1" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v Line: 28
Warning (10230): Verilog HDL assignment warning at input_calc.v(41): truncated value with size 32 to match size of target (3) File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at input_calc.v(50): variable "sof_reset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at input_calc.v(60): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
Warning (10235): Verilog HDL Always Construct warning at input_calc.v(96): variable "operand1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 96
Warning (10235): Verilog HDL Always Construct warning at input_calc.v(97): variable "operand2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 97
Warning (10235): Verilog HDL Always Construct warning at input_calc.v(98): variable "md_operator" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 98
Warning (10235): Verilog HDL Always Construct warning at input_calc.v(101): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at input_calc.v(106): variable "operand1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 106
Warning (10235): Verilog HDL Always Construct warning at input_calc.v(107): variable "operand2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 107
Warning (10235): Verilog HDL Always Construct warning at input_calc.v(108): variable "md_operator" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 108
Warning (10240): Verilog HDL Always Construct warning at input_calc.v(47): inferring latch(es) for variable "operand1", which holds its previous value in one or more paths through the always construct File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at input_calc.v(47): inferring latch(es) for variable "operand2", which holds its previous value in one or more paths through the always construct File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at input_calc.v(47): inferring latch(es) for variable "md_operator", which holds its previous value in one or more paths through the always construct File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at input_calc.v(47): inferring latch(es) for variable "show_res", which holds its previous value in one or more paths through the always construct File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 47
Info (10041): Inferred latch for "show_res" at input_calc.v(60) File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
Info (10041): Inferred latch for "md_operator[0]" at input_calc.v(60) File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
Info (10041): Inferred latch for "md_operator[1]" at input_calc.v(60) File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
Info (10041): Inferred latch for "md_operator[2]" at input_calc.v(60) File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
Info (10041): Inferred latch for "operand2[0]" at input_calc.v(60) File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
Info (10041): Inferred latch for "operand2[1]" at input_calc.v(60) File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
Info (10041): Inferred latch for "operand2[2]" at input_calc.v(60) File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
Info (10041): Inferred latch for "operand2[3]" at input_calc.v(60) File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
Info (10041): Inferred latch for "operand1[0]" at input_calc.v(60) File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
Info (10041): Inferred latch for "operand1[1]" at input_calc.v(60) File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
Info (10041): Inferred latch for "operand1[2]" at input_calc.v(60) File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
Info (10041): Inferred latch for "operand1[3]" at input_calc.v(60) File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
Info (12128): Elaborating entity "calc_fsm" for hierarchy "calc_fsm:f1" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v Line: 31
Warning (10230): Verilog HDL assignment warning at calc_fsm.v(62): truncated value with size 32 to match size of target (8) File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v Line: 62
Info (12128): Elaborating entity "segment_display" for hierarchy "segment_display:s1" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v Line: 33
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:c1" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v Line: 35
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calc_fsm:f1|Mod0" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v Line: 46
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "calc_fsm:f1|Mult0" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calc_fsm:f1|Div0" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v Line: 41
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "calc_fsm:f1|Mult1" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v Line: 51
Info (12130): Elaborated megafunction instantiation "calc_fsm:f1|lpm_divide:Mod0" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v Line: 46
Info (12133): Instantiated megafunction "calc_fsm:f1|lpm_divide:Mod0" with the following parameter: File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v Line: 46
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8kl.tdf
    Info (12023): Found entity 1: lpm_divide_8kl File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/lpm_divide_8kl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/sign_div_unsign_7kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf
    Info (12023): Found entity 1: alt_u_div_oee File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/alt_u_div_oee.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "calc_fsm:f1|lpm_mult:Mult0" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v Line: 36
Info (12133): Instantiated megafunction "calc_fsm:f1|lpm_mult:Mult0" with the following parameter: File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v Line: 36
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "8"
    Info (12134): Parameter "LPM_WIDTHR" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9js.tdf
    Info (12023): Found entity 1: mult_9js File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/mult_9js.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "calc_fsm:f1|lpm_divide:Div0" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v Line: 41
Info (12133): Instantiated megafunction "calc_fsm:f1|lpm_divide:Div0" with the following parameter: File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v Line: 41
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5sl.tdf
    Info (12023): Found entity 1: lpm_divide_5sl File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/lpm_divide_5sl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "calc_fsm:f1|lpm_mult:Mult1" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v Line: 51
Info (12133): Instantiated megafunction "calc_fsm:f1|lpm_mult:Mult1" with the following parameter: File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v Line: 51
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "8"
    Info (12134): Parameter "LPM_WIDTHR" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "calc_fsm:f1|lpm_mult:Mult1|mult_9js:auto_generated|le5a[4]" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/mult_9js.tdf Line: 43
        Warning (14320): Synthesized away node "calc_fsm:f1|lpm_mult:Mult0|mult_9js:auto_generated|le5a[4]" File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/mult_9js.tdf Line: 43
Info (13014): Ignored 94 buffer(s)
    Info (13016): Ignored 8 CARRY_SUM buffer(s)
    Info (13019): Ignored 86 SOFT buffer(s)
Warning (13012): Latch input_calc:i1|operand2[0] has unsafe behavior File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal input_calc:i1|state[1] File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 31
Warning (13012): Latch input_calc:i1|operand2[1] has unsafe behavior File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal input_calc:i1|state[1] File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 31
Warning (13012): Latch input_calc:i1|operand2[3] has unsafe behavior File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal input_calc:i1|state[1] File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 31
Warning (13012): Latch input_calc:i1|operand2[2] has unsafe behavior File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal input_calc:i1|state[1] File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v Line: 31
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "display_seg[14]" is stuck at VCC File: C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/output_files/switch_calc.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 320 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 262 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4778 megabytes
    Info: Processing ended: Thu May 07 21:10:00 2020
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/output_files/switch_calc.map.smsg.


