14:39:51 DEBUG : Logs will be stored at '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/IDE.log'.
14:39:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/temp_xsdb_launch_script.tcl
14:39:56 INFO  : Platform repository initialization has completed.
14:39:56 INFO  : Registering command handlers for Vitis TCF services
14:40:04 INFO  : XSCT server has started successfully.
14:40:04 INFO  : Successfully done setting XSCT server connection channel  
14:40:04 INFO  : plnx-install-location is set to ''
14:40:04 INFO  : Successfully done setting workspace for the tool. 
14:40:04 INFO  : Successfully done query RDI_DATADIR 
14:41:41 INFO  : Result from executing command 'getProjects': pynq_proj_platform
14:41:41 INFO  : Result from executing command 'getPlatforms': 
14:43:10 INFO  : No changes in MSS file content so sources will not be generated.
14:45:38 INFO  : No changes in MSS file content so sources will not be generated.
14:47:16 INFO  : No changes in MSS file content so sources will not be generated.
14:48:42 INFO  : Result from executing command 'getProjects': pynq_proj_platform
14:48:42 INFO  : Result from executing command 'getPlatforms': pynq_proj_platform|/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/pynq_proj_platform.xpfm
14:49:27 INFO  : No changes in MSS file content so sources will not be generated.
14:52:26 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
14:55:03 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
14:56:51 INFO  : XRT server has started successfully on port '4354'
14:56:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:56:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:58:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:58:05 INFO  : 'jtag frequency' command is executed.
14:58:05 INFO  : Context for 'APU' is selected.
14:58:05 INFO  : System reset is completed.
14:58:08 INFO  : 'after 3000' command is executed.
14:58:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:58:11 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
14:58:11 INFO  : Context for 'APU' is selected.
14:58:11 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
14:58:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:11 INFO  : Context for 'APU' is selected.
14:58:11 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
14:58:12 INFO  : 'ps7_init' command is executed.
14:58:12 INFO  : 'ps7_post_config' command is executed.
14:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:12 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:12 INFO  : 'con' command is executed.
14:58:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:58:12 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
15:05:40 INFO  : Disconnected from the channel tcfchan#4.
15:05:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:05:40 INFO  : 'jtag frequency' command is executed.
15:05:40 INFO  : Context for 'APU' is selected.
15:05:41 INFO  : System reset is completed.
15:05:44 INFO  : 'after 3000' command is executed.
15:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
15:05:46 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
15:05:46 INFO  : Context for 'APU' is selected.
15:05:46 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
15:05:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:46 INFO  : Context for 'APU' is selected.
15:05:46 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
15:05:47 INFO  : 'ps7_init' command is executed.
15:05:47 INFO  : 'ps7_post_config' command is executed.
15:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:47 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:47 INFO  : 'con' command is executed.
15:05:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:05:47 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
15:06:51 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
15:07:15 INFO  : Disconnected from the channel tcfchan#5.
15:07:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:07:16 INFO  : 'jtag frequency' command is executed.
15:07:16 INFO  : Context for 'APU' is selected.
15:07:16 INFO  : System reset is completed.
15:07:19 INFO  : 'after 3000' command is executed.
15:07:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
15:07:21 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
15:07:21 INFO  : Context for 'APU' is selected.
15:07:21 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
15:07:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:21 INFO  : Context for 'APU' is selected.
15:07:21 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
15:07:22 INFO  : 'ps7_init' command is executed.
15:07:22 INFO  : 'ps7_post_config' command is executed.
15:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:22 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:22 INFO  : 'con' command is executed.
15:07:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:07:22 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
15:10:07 INFO  : No changes in MSS file content so sources will not be generated.
15:10:24 INFO  : No changes in MSS file content so sources will not be generated.
15:26:01 INFO  : Disconnected from the channel tcfchan#7.
15:26:54 DEBUG : Logs will be stored at '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/IDE.log'.
15:26:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/temp_xsdb_launch_script.tcl
15:27:04 INFO  : Platform repository initialization has completed.
15:27:04 INFO  : XSCT server has started successfully.
15:27:04 INFO  : plnx-install-location is set to ''
15:27:05 INFO  : Registering command handlers for Vitis TCF services
15:27:05 INFO  : Successfully done setting XSCT server connection channel  
15:27:06 INFO  : Successfully done query RDI_DATADIR 
15:27:06 INFO  : Successfully done setting workspace for the tool. 
15:37:22 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
15:37:38 INFO  : XRT server has started successfully on port '4352'
15:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:37:41 INFO  : 'jtag frequency' command is executed.
15:37:41 INFO  : Context for 'APU' is selected.
15:37:41 INFO  : System reset is completed.
15:37:44 INFO  : 'after 3000' command is executed.
15:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
15:37:46 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
15:37:47 INFO  : Context for 'APU' is selected.
15:37:47 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
15:37:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:47 INFO  : Context for 'APU' is selected.
15:37:47 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
15:37:48 INFO  : 'ps7_init' command is executed.
15:37:48 INFO  : 'ps7_post_config' command is executed.
15:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:48 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:48 INFO  : 'con' command is executed.
15:37:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:37:48 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
15:46:06 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
15:46:48 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
15:46:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

15:47:05 INFO  : Disconnected from the channel tcfchan#1.
15:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:06 INFO  : 'jtag frequency' command is executed.
15:47:06 INFO  : Context for 'APU' is selected.
15:47:07 INFO  : System reset is completed.
15:47:10 INFO  : 'after 3000' command is executed.
15:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
15:47:12 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
15:47:12 INFO  : Context for 'APU' is selected.
15:47:16 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
15:47:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:16 INFO  : Context for 'APU' is selected.
15:47:16 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
15:47:17 INFO  : 'ps7_init' command is executed.
15:47:17 INFO  : 'ps7_post_config' command is executed.
15:47:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:17 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:18 INFO  : 'con' command is executed.
15:47:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:47:18 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
15:48:56 INFO  : Disconnected from the channel tcfchan#3.
15:48:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:57 INFO  : 'jtag frequency' command is executed.
15:48:57 INFO  : Context for 'APU' is selected.
15:48:57 INFO  : System reset is completed.
15:49:00 INFO  : 'after 3000' command is executed.
15:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
15:49:02 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
15:49:02 INFO  : Context for 'APU' is selected.
15:49:07 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
15:49:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:07 INFO  : Context for 'APU' is selected.
15:49:07 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
15:49:07 INFO  : 'ps7_init' command is executed.
15:49:07 INFO  : 'ps7_post_config' command is executed.
15:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:07 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:08 INFO  : 'con' command is executed.
15:49:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:49:08 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
15:49:58 INFO  : Disconnected from the channel tcfchan#4.
15:49:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:59 INFO  : 'jtag frequency' command is executed.
15:49:59 INFO  : Context for 'APU' is selected.
15:49:59 INFO  : System reset is completed.
15:50:02 INFO  : 'after 3000' command is executed.
15:50:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
15:50:04 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
15:50:04 INFO  : Context for 'APU' is selected.
15:50:08 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
15:50:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:08 INFO  : Context for 'APU' is selected.
15:50:08 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
15:50:09 INFO  : 'ps7_init' command is executed.
15:50:09 INFO  : 'ps7_post_config' command is executed.
15:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:09 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:09 INFO  : 'con' command is executed.
15:50:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:50:09 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
15:50:42 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
15:50:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

15:51:18 INFO  : Disconnected from the channel tcfchan#5.
15:51:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:51:18 INFO  : 'jtag frequency' command is executed.
15:51:18 INFO  : Context for 'APU' is selected.
15:51:18 INFO  : System reset is completed.
15:51:21 INFO  : 'after 3000' command is executed.
15:51:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
15:51:24 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
15:51:24 INFO  : Context for 'APU' is selected.
15:51:28 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
15:51:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:28 INFO  : Context for 'APU' is selected.
15:51:28 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
15:51:29 INFO  : 'ps7_init' command is executed.
15:51:29 INFO  : 'ps7_post_config' command is executed.
15:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:29 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:30 INFO  : 'con' command is executed.
15:51:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:51:30 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
15:55:52 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
15:56:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

15:56:17 INFO  : Disconnected from the channel tcfchan#7.
15:56:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:18 INFO  : 'jtag frequency' command is executed.
15:56:18 INFO  : Context for 'APU' is selected.
15:56:18 INFO  : System reset is completed.
15:56:21 INFO  : 'after 3000' command is executed.
15:56:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
15:56:23 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
15:56:23 INFO  : Context for 'APU' is selected.
15:56:27 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
15:56:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:27 INFO  : Context for 'APU' is selected.
15:56:27 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
15:56:28 INFO  : 'ps7_init' command is executed.
15:56:28 INFO  : 'ps7_post_config' command is executed.
15:56:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:28 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:29 INFO  : 'con' command is executed.
15:56:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:56:29 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
15:57:53 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
15:58:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

15:58:11 INFO  : Disconnected from the channel tcfchan#9.
15:58:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:12 INFO  : 'jtag frequency' command is executed.
15:58:12 INFO  : Context for 'APU' is selected.
15:58:12 INFO  : System reset is completed.
15:58:15 INFO  : 'after 3000' command is executed.
15:58:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
15:58:17 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
15:58:17 INFO  : Context for 'APU' is selected.
15:58:21 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
15:58:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:21 INFO  : Context for 'APU' is selected.
15:58:21 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
15:58:22 INFO  : 'ps7_init' command is executed.
15:58:22 INFO  : 'ps7_post_config' command is executed.
15:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:22 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:22 INFO  : 'con' command is executed.
15:58:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:22 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
15:59:05 INFO  : Disconnected from the channel tcfchan#11.
15:59:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:05 INFO  : 'jtag frequency' command is executed.
15:59:05 INFO  : Context for 'APU' is selected.
15:59:06 INFO  : System reset is completed.
15:59:09 INFO  : 'after 3000' command is executed.
15:59:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
15:59:11 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
15:59:11 INFO  : Context for 'APU' is selected.
15:59:16 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
15:59:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:16 INFO  : Context for 'APU' is selected.
15:59:16 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
15:59:17 INFO  : 'ps7_init' command is executed.
15:59:17 INFO  : 'ps7_post_config' command is executed.
15:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:17 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:17 INFO  : 'con' command is executed.
15:59:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:59:17 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
15:59:34 INFO  : Disconnected from the channel tcfchan#12.
15:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:34 INFO  : 'jtag frequency' command is executed.
15:59:34 INFO  : Context for 'APU' is selected.
15:59:34 INFO  : System reset is completed.
15:59:37 INFO  : 'after 3000' command is executed.
15:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
15:59:40 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
15:59:40 INFO  : Context for 'APU' is selected.
15:59:45 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
15:59:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:45 INFO  : Context for 'APU' is selected.
15:59:45 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
15:59:45 INFO  : 'ps7_init' command is executed.
15:59:45 INFO  : 'ps7_post_config' command is executed.
15:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:45 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:45 INFO  : 'con' command is executed.
15:59:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:59:46 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
16:13:03 INFO  : Disconnected from the channel tcfchan#13.
16:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:13:29 INFO  : 'jtag frequency' command is executed.
16:13:29 INFO  : Context for 'APU' is selected.
16:13:29 INFO  : System reset is completed.
16:13:32 INFO  : 'after 3000' command is executed.
16:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
16:13:35 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
16:13:35 INFO  : Context for 'APU' is selected.
16:13:40 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
16:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:40 INFO  : Context for 'APU' is selected.
16:13:40 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
16:13:41 INFO  : 'ps7_init' command is executed.
16:13:41 INFO  : 'ps7_post_config' command is executed.
16:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:41 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:41 INFO  : 'con' command is executed.
16:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:41 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
16:24:33 INFO  : Disconnected from the channel tcfchan#14.
16:24:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:34 INFO  : 'jtag frequency' command is executed.
16:24:34 INFO  : Context for 'APU' is selected.
16:24:34 INFO  : System reset is completed.
16:24:37 INFO  : 'after 3000' command is executed.
16:24:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
16:24:39 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
16:24:39 INFO  : Context for 'APU' is selected.
16:24:43 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
16:24:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:44 INFO  : Context for 'APU' is selected.
16:24:44 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
16:24:44 INFO  : 'ps7_init' command is executed.
16:24:44 INFO  : 'ps7_post_config' command is executed.
16:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:44 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:44 INFO  : 'con' command is executed.
16:24:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:44 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
16:34:14 INFO  : Disconnected from the channel tcfchan#15.
16:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:34:14 INFO  : 'jtag frequency' command is executed.
16:34:14 INFO  : Context for 'APU' is selected.
16:34:14 INFO  : System reset is completed.
16:34:17 INFO  : 'after 3000' command is executed.
16:34:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
16:34:20 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
16:34:20 INFO  : Context for 'APU' is selected.
16:34:24 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
16:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:24 INFO  : Context for 'APU' is selected.
16:34:24 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
16:34:24 INFO  : 'ps7_init' command is executed.
16:34:24 INFO  : 'ps7_post_config' command is executed.
16:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:25 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:25 INFO  : 'con' command is executed.
16:34:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:25 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
20:22:48 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
20:22:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

20:23:11 INFO  : Disconnected from the channel tcfchan#16.
20:23:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:23:12 INFO  : 'jtag frequency' command is executed.
20:23:12 INFO  : Context for 'APU' is selected.
20:23:12 INFO  : System reset is completed.
20:23:15 INFO  : 'after 3000' command is executed.
20:23:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
20:23:17 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
20:23:17 INFO  : Context for 'APU' is selected.
20:23:22 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
20:23:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:22 INFO  : Context for 'APU' is selected.
20:23:22 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
20:23:23 INFO  : 'ps7_init' command is executed.
20:23:23 INFO  : 'ps7_post_config' command is executed.
20:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:23 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:23 INFO  : 'con' command is executed.
20:23:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:23:23 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
23:01:14 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
23:01:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

23:01:57 INFO  : Disconnected from the channel tcfchan#18.
23:01:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:01:58 INFO  : 'jtag frequency' command is executed.
23:01:58 INFO  : Context for 'APU' is selected.
23:01:58 INFO  : System reset is completed.
23:02:01 INFO  : 'after 3000' command is executed.
23:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
23:02:03 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
23:02:03 INFO  : Context for 'APU' is selected.
23:02:09 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
23:02:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:09 INFO  : Context for 'APU' is selected.
23:02:09 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
23:02:10 INFO  : 'ps7_init' command is executed.
23:02:10 INFO  : 'ps7_post_config' command is executed.
23:02:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:11 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:11 INFO  : 'con' command is executed.
23:02:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:02:11 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
23:02:59 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
23:03:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

23:03:37 INFO  : Disconnected from the channel tcfchan#20.
23:03:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:03:38 INFO  : 'jtag frequency' command is executed.
23:03:38 INFO  : Context for 'APU' is selected.
23:03:38 INFO  : System reset is completed.
23:03:41 INFO  : 'after 3000' command is executed.
23:03:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
23:03:44 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
23:03:44 INFO  : Context for 'APU' is selected.
23:03:50 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
23:03:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:50 INFO  : Context for 'APU' is selected.
23:03:50 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
23:03:51 INFO  : 'ps7_init' command is executed.
23:03:51 INFO  : 'ps7_post_config' command is executed.
23:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:51 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:51 INFO  : 'con' command is executed.
23:03:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:51 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
23:22:03 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
23:22:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

23:22:28 INFO  : Disconnected from the channel tcfchan#22.
23:22:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:22:29 INFO  : 'jtag frequency' command is executed.
23:22:29 INFO  : Context for 'APU' is selected.
23:22:29 INFO  : System reset is completed.
23:22:32 INFO  : 'after 3000' command is executed.
23:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
23:22:34 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
23:22:34 INFO  : Context for 'APU' is selected.
23:22:41 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
23:22:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:41 INFO  : Context for 'APU' is selected.
23:22:41 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
23:22:42 INFO  : 'ps7_init' command is executed.
23:22:42 INFO  : 'ps7_post_config' command is executed.
23:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:43 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:43 INFO  : 'con' command is executed.
23:22:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:22:43 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
23:26:24 INFO  : Disconnected from the channel tcfchan#24.
23:26:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:26:25 INFO  : 'jtag frequency' command is executed.
23:26:25 INFO  : Context for 'APU' is selected.
23:26:25 INFO  : System reset is completed.
23:26:28 INFO  : 'after 3000' command is executed.
23:26:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
23:26:30 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
23:26:31 INFO  : Context for 'APU' is selected.
23:26:37 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
23:26:38 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
23:26:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:38 INFO  : Context for 'APU' is selected.
23:26:38 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
23:26:39 INFO  : 'ps7_init' command is executed.
23:26:39 INFO  : 'ps7_post_config' command is executed.
23:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:40 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:40 INFO  : 'con' command is executed.
23:26:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:26:40 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
23:26:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

23:27:02 INFO  : Disconnected from the channel tcfchan#25.
23:27:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:27:03 INFO  : 'jtag frequency' command is executed.
23:27:03 INFO  : Context for 'APU' is selected.
23:27:03 INFO  : System reset is completed.
23:27:06 INFO  : 'after 3000' command is executed.
23:27:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
23:27:09 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
23:27:09 INFO  : Context for 'APU' is selected.
23:27:15 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
23:27:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:15 INFO  : Context for 'APU' is selected.
23:27:15 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
23:27:16 INFO  : 'ps7_init' command is executed.
23:27:16 INFO  : 'ps7_post_config' command is executed.
23:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:16 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:17 INFO  : 'con' command is executed.
23:27:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:27:17 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
23:28:13 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
23:28:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

23:29:03 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
23:29:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

23:30:05 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
23:30:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

23:30:32 INFO  : Disconnected from the channel tcfchan#27.
23:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:30:32 INFO  : 'jtag frequency' command is executed.
23:30:32 INFO  : Context for 'APU' is selected.
23:30:32 INFO  : System reset is completed.
23:30:35 INFO  : 'after 3000' command is executed.
23:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
23:30:38 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
23:30:38 INFO  : Context for 'APU' is selected.
23:30:44 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
23:30:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:44 INFO  : Context for 'APU' is selected.
23:30:44 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
23:30:45 INFO  : 'ps7_init' command is executed.
23:30:45 INFO  : 'ps7_post_config' command is executed.
23:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:46 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:46 INFO  : 'con' command is executed.
23:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:30:46 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
23:31:57 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
23:32:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

23:32:28 INFO  : Disconnected from the channel tcfchan#31.
23:32:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:32:29 INFO  : 'jtag frequency' command is executed.
23:32:29 INFO  : Context for 'APU' is selected.
23:32:29 INFO  : System reset is completed.
23:32:32 INFO  : 'after 3000' command is executed.
23:32:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
23:32:35 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
23:32:35 INFO  : Context for 'APU' is selected.
23:32:41 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
23:32:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:41 INFO  : Context for 'APU' is selected.
23:32:41 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
23:32:42 INFO  : 'ps7_init' command is executed.
23:32:42 INFO  : 'ps7_post_config' command is executed.
23:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:42 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:43 INFO  : 'con' command is executed.
23:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:32:43 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
23:33:30 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
23:33:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

23:34:02 INFO  : Disconnected from the channel tcfchan#33.
23:34:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:34:02 INFO  : 'jtag frequency' command is executed.
23:34:02 INFO  : Context for 'APU' is selected.
23:34:03 INFO  : System reset is completed.
23:34:06 INFO  : 'after 3000' command is executed.
23:34:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
23:34:08 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
23:34:08 INFO  : Context for 'APU' is selected.
23:34:15 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
23:34:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:15 INFO  : Context for 'APU' is selected.
23:34:15 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
23:34:16 INFO  : 'ps7_init' command is executed.
23:34:16 INFO  : 'ps7_post_config' command is executed.
23:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:17 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:17 INFO  : 'con' command is executed.
23:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:34:17 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
23:35:46 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
23:35:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

23:36:32 INFO  : Disconnected from the channel tcfchan#35.
23:36:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:36:32 INFO  : 'jtag frequency' command is executed.
23:36:32 INFO  : Context for 'APU' is selected.
23:36:32 INFO  : System reset is completed.
23:36:35 INFO  : 'after 3000' command is executed.
23:36:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
23:36:38 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
23:36:38 INFO  : Context for 'APU' is selected.
23:36:45 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
23:36:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:45 INFO  : Context for 'APU' is selected.
23:36:45 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
23:36:46 INFO  : 'ps7_init' command is executed.
23:36:46 INFO  : 'ps7_post_config' command is executed.
23:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:46 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:46 INFO  : 'con' command is executed.
23:36:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:36:46 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
23:37:38 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
23:37:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

23:38:16 INFO  : Disconnected from the channel tcfchan#37.
23:38:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:38:26 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:38:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:38:38 INFO  : 'jtag frequency' command is executed.
23:38:38 INFO  : Context for 'APU' is selected.
23:38:38 INFO  : System reset is completed.
23:38:41 INFO  : 'after 3000' command is executed.
23:38:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
23:38:44 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
23:38:44 INFO  : Context for 'APU' is selected.
23:38:54 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
23:38:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:54 INFO  : Context for 'APU' is selected.
23:38:54 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
23:38:55 INFO  : 'ps7_init' command is executed.
23:38:55 INFO  : 'ps7_post_config' command is executed.
23:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:55 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:56 INFO  : 'con' command is executed.
23:38:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:38:56 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
23:43:45 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
23:43:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:04:51 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:05:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:05:28 INFO  : Disconnected from the channel tcfchan#39.
12:05:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:05:29 INFO  : 'jtag frequency' command is executed.
12:05:29 INFO  : Context for 'APU' is selected.
12:05:29 INFO  : System reset is completed.
12:05:32 INFO  : 'after 3000' command is executed.
12:05:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
12:05:34 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
12:05:34 INFO  : Context for 'APU' is selected.
12:05:41 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
12:05:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:41 INFO  : Context for 'APU' is selected.
12:05:41 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
12:05:43 INFO  : 'ps7_init' command is executed.
12:05:43 INFO  : 'ps7_post_config' command is executed.
12:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:43 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:44 INFO  : 'con' command is executed.
12:05:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:05:44 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
12:07:56 INFO  : Disconnected from the channel tcfchan#42.
12:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:57 INFO  : 'jtag frequency' command is executed.
12:07:57 INFO  : Context for 'APU' is selected.
12:07:57 INFO  : System reset is completed.
12:08:00 INFO  : 'after 3000' command is executed.
12:08:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
12:08:02 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
12:08:03 INFO  : Context for 'APU' is selected.
12:08:08 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
12:08:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:08 INFO  : Context for 'APU' is selected.
12:08:08 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
12:08:09 INFO  : 'ps7_init' command is executed.
12:08:09 INFO  : 'ps7_post_config' command is executed.
12:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:09 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:09 INFO  : 'con' command is executed.
12:08:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:08:09 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
12:10:51 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:11:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:11:22 INFO  : Disconnected from the channel tcfchan#43.
12:11:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:23 INFO  : 'jtag frequency' command is executed.
12:11:23 INFO  : Context for 'APU' is selected.
12:11:23 INFO  : System reset is completed.
12:11:26 INFO  : 'after 3000' command is executed.
12:11:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
12:11:28 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
12:11:29 INFO  : Context for 'APU' is selected.
12:11:33 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
12:11:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:33 INFO  : Context for 'APU' is selected.
12:11:33 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
12:11:34 INFO  : 'ps7_init' command is executed.
12:11:34 INFO  : 'ps7_post_config' command is executed.
12:11:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:34 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:34 INFO  : 'con' command is executed.
12:11:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:11:34 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
12:13:27 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:13:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:14:19 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:14:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:14:41 INFO  : Disconnected from the channel tcfchan#45.
12:14:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:14:42 INFO  : 'jtag frequency' command is executed.
12:14:42 INFO  : Context for 'APU' is selected.
12:14:42 INFO  : System reset is completed.
12:14:45 INFO  : 'after 3000' command is executed.
12:14:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
12:14:48 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
12:14:48 INFO  : Context for 'APU' is selected.
12:14:53 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
12:14:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:53 INFO  : Context for 'APU' is selected.
12:14:53 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
12:14:53 INFO  : 'ps7_init' command is executed.
12:14:53 INFO  : 'ps7_post_config' command is executed.
12:14:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:54 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:54 INFO  : 'con' command is executed.
12:14:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:14:54 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
12:15:43 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:15:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:16:03 INFO  : Disconnected from the channel tcfchan#48.
12:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:16:05 INFO  : 'jtag frequency' command is executed.
12:16:05 INFO  : Context for 'APU' is selected.
12:16:05 INFO  : System reset is completed.
12:16:08 INFO  : 'after 3000' command is executed.
12:16:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
12:16:10 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
12:16:10 INFO  : Context for 'APU' is selected.
12:16:15 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
12:16:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:15 INFO  : Context for 'APU' is selected.
12:16:15 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
12:16:16 INFO  : 'ps7_init' command is executed.
12:16:16 INFO  : 'ps7_post_config' command is executed.
12:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:16 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:16 INFO  : 'con' command is executed.
12:16:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:16:16 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
12:17:22 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:17:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:17:44 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:17:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:18:03 INFO  : Disconnected from the channel tcfchan#50.
12:18:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:18:04 INFO  : 'jtag frequency' command is executed.
12:18:04 INFO  : Context for 'APU' is selected.
12:18:04 INFO  : System reset is completed.
12:18:07 INFO  : 'after 3000' command is executed.
12:18:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
12:18:12 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
12:18:12 INFO  : Context for 'APU' is selected.
12:18:16 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
12:18:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:16 INFO  : Context for 'APU' is selected.
12:18:16 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
12:18:17 INFO  : 'ps7_init' command is executed.
12:18:17 INFO  : 'ps7_post_config' command is executed.
12:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:17 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:17 INFO  : 'con' command is executed.
12:18:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:18:17 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
12:21:41 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:21:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:22:03 INFO  : Disconnected from the channel tcfchan#53.
12:22:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:22:04 INFO  : 'jtag frequency' command is executed.
12:22:04 INFO  : Context for 'APU' is selected.
12:22:04 INFO  : System reset is completed.
12:22:07 INFO  : 'after 3000' command is executed.
12:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
12:22:10 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
12:22:10 INFO  : Context for 'APU' is selected.
12:22:15 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
12:22:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:15 INFO  : Context for 'APU' is selected.
12:22:15 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
12:22:15 INFO  : 'ps7_init' command is executed.
12:22:15 INFO  : 'ps7_post_config' command is executed.
12:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:16 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:16 INFO  : 'con' command is executed.
12:22:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:22:16 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
12:28:39 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:29:05 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:29:27 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:30:05 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:30:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:30:28 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:30:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:31:11 INFO  : Disconnected from the channel tcfchan#55.
12:31:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:31:11 INFO  : 'jtag frequency' command is executed.
12:31:11 INFO  : Context for 'APU' is selected.
12:31:12 INFO  : System reset is completed.
12:31:15 INFO  : 'after 3000' command is executed.
12:31:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
12:31:17 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
12:31:17 INFO  : Context for 'APU' is selected.
12:31:23 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
12:31:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:23 INFO  : Context for 'APU' is selected.
12:31:23 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
12:31:23 INFO  : 'ps7_init' command is executed.
12:31:24 INFO  : 'ps7_post_config' command is executed.
12:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:24 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:24 INFO  : 'con' command is executed.
12:31:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:31:24 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
12:32:08 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:32:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:32:38 INFO  : Disconnected from the channel tcfchan#58.
12:32:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:32:38 INFO  : 'jtag frequency' command is executed.
12:32:38 INFO  : Context for 'APU' is selected.
12:32:38 INFO  : System reset is completed.
12:32:41 INFO  : 'after 3000' command is executed.
12:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
12:32:44 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
12:32:44 INFO  : Context for 'APU' is selected.
12:32:49 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
12:32:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:49 INFO  : Context for 'APU' is selected.
12:32:49 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
12:32:49 INFO  : 'ps7_init' command is executed.
12:32:49 INFO  : 'ps7_post_config' command is executed.
12:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:50 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:50 INFO  : 'con' command is executed.
12:32:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:32:50 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
12:34:03 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:34:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:34:24 INFO  : Disconnected from the channel tcfchan#60.
12:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:34:27 INFO  : 'jtag frequency' command is executed.
12:34:27 INFO  : Context for 'APU' is selected.
12:34:27 INFO  : System reset is completed.
12:34:30 INFO  : 'after 3000' command is executed.
12:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
12:34:33 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
12:34:33 INFO  : Context for 'APU' is selected.
12:34:39 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
12:34:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:39 INFO  : Context for 'APU' is selected.
12:34:39 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
12:34:39 INFO  : 'ps7_init' command is executed.
12:34:39 INFO  : 'ps7_post_config' command is executed.
12:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:40 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:40 INFO  : 'con' command is executed.
12:34:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:34:40 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
12:44:06 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:44:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:46:15 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:46:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:46:40 INFO  : Disconnected from the channel tcfchan#62.
12:46:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:46:41 INFO  : 'jtag frequency' command is executed.
12:46:41 INFO  : Context for 'APU' is selected.
12:46:41 INFO  : System reset is completed.
12:46:44 INFO  : 'after 3000' command is executed.
12:46:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
12:46:47 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
12:46:47 INFO  : Context for 'APU' is selected.
12:46:53 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
12:46:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:53 INFO  : Context for 'APU' is selected.
12:46:53 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
12:46:53 INFO  : 'ps7_init' command is executed.
12:46:53 INFO  : 'ps7_post_config' command is executed.
12:46:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:54 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:54 INFO  : 'con' command is executed.
12:46:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:54 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
12:51:00 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
12:51:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

12:51:34 INFO  : Disconnected from the channel tcfchan#65.
12:51:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:51:35 INFO  : 'jtag frequency' command is executed.
12:51:35 INFO  : Context for 'APU' is selected.
12:51:35 INFO  : System reset is completed.
12:51:38 INFO  : 'after 3000' command is executed.
12:51:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
12:51:40 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
12:51:41 INFO  : Context for 'APU' is selected.
12:51:46 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
12:51:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:46 INFO  : Context for 'APU' is selected.
12:51:46 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
12:51:47 INFO  : 'ps7_init' command is executed.
12:51:47 INFO  : 'ps7_post_config' command is executed.
12:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:47 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:47 INFO  : 'con' command is executed.
12:51:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:51:47 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
13:07:51 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
13:08:43 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
13:08:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

13:09:16 INFO  : Disconnected from the channel tcfchan#67.
13:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:09:16 INFO  : 'jtag frequency' command is executed.
13:09:16 INFO  : Context for 'APU' is selected.
13:09:16 INFO  : System reset is completed.
13:09:19 INFO  : 'after 3000' command is executed.
13:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
13:09:22 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
13:09:22 INFO  : Context for 'APU' is selected.
13:09:28 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
13:09:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:28 INFO  : Context for 'APU' is selected.
13:09:28 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
13:09:29 INFO  : 'ps7_init' command is executed.
13:09:29 INFO  : 'ps7_post_config' command is executed.
13:09:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:29 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:29 INFO  : 'con' command is executed.
13:09:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:09:29 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
13:13:23 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
13:13:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa is already opened

13:13:48 INFO  : Disconnected from the channel tcfchan#69.
13:13:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:13:49 INFO  : 'jtag frequency' command is executed.
13:13:49 INFO  : Context for 'APU' is selected.
13:13:49 INFO  : System reset is completed.
13:13:52 INFO  : 'after 3000' command is executed.
13:13:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
13:13:55 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
13:13:55 INFO  : Context for 'APU' is selected.
13:13:59 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
13:13:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:59 INFO  : Context for 'APU' is selected.
13:13:59 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
13:14:00 INFO  : 'ps7_init' command is executed.
13:14:00 INFO  : 'ps7_post_config' command is executed.
13:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:01 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:01 INFO  : 'con' command is executed.
13:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:14:01 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
13:16:12 INFO  : Disconnected from the channel tcfchan#71.
13:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:16:13 INFO  : 'jtag frequency' command is executed.
13:16:13 INFO  : Context for 'APU' is selected.
13:16:13 INFO  : System reset is completed.
13:16:16 INFO  : 'after 3000' command is executed.
13:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}' command is executed.
13:16:18 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
13:16:19 INFO  : Context for 'APU' is selected.
13:16:25 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
13:16:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:25 INFO  : Context for 'APU' is selected.
13:16:25 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
13:16:25 INFO  : 'ps7_init' command is executed.
13:16:25 INFO  : 'ps7_post_config' command is executed.
13:16:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:26 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-4ba00477-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:26 INFO  : 'con' command is executed.
13:16:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:16:26 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
