Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Reading design: io_manager.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "io_manager.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "io_manager"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : io_manager
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Processor-Design-Project\System_Design\State_Machine.v" into library work
Parsing module <State_Machine>.
Analyzing Verilog file "E:\Processor-Design-Project\System_Design\Register_32.v" into library work
Parsing module <Register_32>.
Analyzing Verilog file "E:\Processor-Design-Project\System_Design\MUX_BUS.v" into library work
Parsing module <MUX_BUS>.
Analyzing Verilog file "E:\Processor-Design-Project\System_Design\Counter_32.v" into library work
Parsing module <Counter_32>.
Analyzing Verilog file "E:\Processor-Design-Project\System_Design\ALU_32.v" into library work
Parsing module <ALU_32>.
Analyzing Verilog file "E:\Processor-Design-Project\System_Design\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "E:\Processor-Design-Project\System_Design\uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "E:\Processor-Design-Project\System_Design\ipcore_dir\instruction_ram.v" into library work
Parsing module <instruction_ram>.
Analyzing Verilog file "E:\Processor-Design-Project\System_Design\ipcore_dir\data_ram.v" into library work
Parsing module <data_ram>.
Analyzing Verilog file "E:\Processor-Design-Project\System_Design\CPU_Top.v" into library work
Parsing module <CPU_Top>.
Analyzing Verilog file "E:\Processor-Design-Project\System_Design\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "E:\Processor-Design-Project\System_Design\io_manager.v" into library work
Parsing module <io_manager>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <io_manager>.

Elaborating module <clock_divider>.
WARNING:HDLCompiler:413 - "E:\Processor-Design-Project\System_Design\clock_divider.v" Line 36: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <data_ram>.
WARNING:HDLCompiler:1499 - "E:\Processor-Design-Project\System_Design\ipcore_dir\data_ram.v" Line 39: Empty module <data_ram> remains a black box.

Elaborating module <uart_rx>.
WARNING:HDLCompiler:413 - "E:\Processor-Design-Project\System_Design\uart_rx.v" Line 85: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "E:\Processor-Design-Project\System_Design\uart_rx.v" Line 97: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Processor-Design-Project\System_Design\uart_rx.v" Line 107: Result of 15-bit expression is truncated to fit in 14-bit target.

Elaborating module <uart_tx>.
WARNING:HDLCompiler:413 - "E:\Processor-Design-Project\System_Design\uart_tx.v" Line 84: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "E:\Processor-Design-Project\System_Design\uart_tx.v" Line 96: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <instruction_ram>.
WARNING:HDLCompiler:1499 - "E:\Processor-Design-Project\System_Design\ipcore_dir\instruction_ram.v" Line 39: Empty module <instruction_ram> remains a black box.

Elaborating module <CPU_Top>.

Elaborating module <State_Machine>.

Elaborating module <Register_32>.

Elaborating module <Counter_32>.

Elaborating module <ALU_32>.

Elaborating module <MUX_BUS>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <io_manager>.
    Related source file is "E:\Processor-Design-Project\System_Design\io_manager.v".
        RESET = 5'b00000
        RX_DONE = 5'b00001
        RX_WAIT1 = 5'b00010
        RX_WAIT2 = 5'b00011
        RX_WAIT3 = 5'b00100
        RX_NEXT = 5'b00101
        CPU_WAIT = 5'b00110
        TX_START = 5'b00111
        TX_LOAD1 = 5'b01000
        TX_LOAD2 = 5'b01001
        TX_SEND1 = 5'b01010
        TX_SEND2 = 5'b01011
        TX_WAIT = 5'b01100
        TX_NEXT = 5'b01101
    Found 8-bit register for signal <led>.
    Found 1-bit register for signal <wea>.
    Found 1-bit register for signal <tx_send>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <cpu_enable>.
    Found 1-bit register for signal <z>.
    Found 8-bit register for signal <dina>.
    Found 8-bit register for signal <tx_buffer>.
    Found 16-bit register for signal <addra>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 19                                             |
    | Inputs             | 4                                              |
    | Outputs            | 26                                             |
    | Clock              | clk_out (rising_edge)                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit adder for signal <n0091> created at line 190.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <io_manager> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "E:\Processor-Design-Project\System_Design\clock_divider.v".
        DIV = 2
    Found 2-bit register for signal <counter>.
    Found 2-bit adder for signal <counter[1]_GND_2_o_add_1_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "E:\Processor-Design-Project\System_Design\uart_rx.v".
    Found 14-bit register for signal <counter>.
    Found 1-bit register for signal <start_ok>.
    Found 1-bit register for signal <rx_done>.
    Found 4-bit register for signal <bitIndex>.
    Found 9-bit register for signal <data>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <counter[13]_GND_4_o_add_12_OUT> created at line 85.
    Found 4-bit adder for signal <bitIndex[3]_GND_4_o_add_18_OUT> created at line 97.
    Found 4-bit comparator greater for signal <PWR_4_o_bitIndex[3]_LessThan_18_o> created at line 94
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "E:\Processor-Design-Project\System_Design\uart_tx.v".
    Found 14-bit register for signal <bitTmr>.
    Found 4-bit register for signal <bitIndex>.
    Found 10-bit register for signal <txData>.
    Found 1-bit register for signal <txBit>.
    Found 2-bit register for signal <txState>.
    Found finite state machine <FSM_2> for signal <txState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <bitTmr[13]_GND_5_o_add_12_OUT> created at line 84.
    Found 4-bit adder for signal <bitIndex[3]_GND_5_o_add_20_OUT> created at line 96.
    Found 1-bit 10-to-1 multiplexer for signal <bitIndex[3]_X_5_o_Mux_31_o> created at line 113.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <CPU_Top>.
    Related source file is "E:\Processor-Design-Project\System_Design\CPU_Top.v".
    Summary:
	no macro.
Unit <CPU_Top> synthesized.

Synthesizing Unit <State_Machine>.
    Related source file is "E:\Processor-Design-Project\System_Design\State_Machine.v".
        SEL_DRAM = 8'b00000000
        SEL_IRAM = 8'b00000001
        SEL_DI = 8'b00000010
        SEL_RI = 8'b00000011
        SEL_BI = 8'b00000100
        SEL_S = 8'b00000101
        SEL_C1 = 8'b00000110
        SEL_C2 = 8'b00000111
        SEL_AR = 8'b00001000
        SEL_AC = 8'b00001001
        SEL_PC = 8'b00001010
        SEL_IR = 8'b00001011
        ALU_CLEAR = 8'b00000000
        ALU_INC = 8'b00000001
        ALU_DEC = 8'b00000010
        ALU_ADD = 8'b00000011
        ALU_SUB = 8'b00000100
        ALU_MUL2 = 8'b00000101
        ALU_MUL4 = 8'b00000110
        ALU_DIV16 = 8'b00000111
        ALU_LOAD = 8'b00001000
        ALU_NOP = 8'b00001001
        REG_NO = 9'b000000000
        REG_IR = 9'b000000001
        REG_DI = 9'b000000010
        REG_RI = 9'b000000100
        REG_BI = 9'b000001000
        REG_S = 9'b000010000
        REG_C1 = 9'b000100000
        REG_C2 = 9'b001000000
        REG_AR = 9'b010000000
        REG_PC = 9'b100000000
        NOP1 = 32'b00000000000000000000000000000000
        FETCH1 = 32'b00000000000000000000000000000001
        FETCH2 = 32'b00000000000000000000000000000010
        FETCH3 = 32'b00000000000000000000000000000011
        FETCH4 = 32'b00000000000000000000000000000100
        END1 = 32'b00000000000000000000000000000101
        LDAC1 = 32'b00000000000000000000000000000110
        LDAC2 = 32'b00000000000000000000000000000111
        CLAC1 = 32'b00000000000000000000000000001000
        INCAC1 = 32'b00000000000000000000000000001001
        DECAC1 = 32'b00000000000000000000000000001010
        MVAC_DI1 = 32'b00000000000000000000000000001011
        MVAC_RI1 = 32'b00000000000000000000000000001100
        MVAC_BI1 = 32'b00000000000000000000000000001101
        MVAC_S1 = 32'b00000000000000000000000000001110
        MVAC_C11 = 32'b00000000000000000000000000001111
        MVAC_C21 = 32'b00000000000000000000000000010000
        MVAC_AR1 = 32'b00000000000000000000000000010001
        MVDI1 = 32'b00000000000000000000000000010010
        MVRI1 = 32'b00000000000000000000000000010011
        MVBI1 = 32'b00000000000000000000000000010100
        MVS1 = 32'b00000000000000000000000000010101
        MVC11 = 32'b00000000000000000000000000010110
        MVC21 = 32'b00000000000000000000000000010111
        MVAR1 = 32'b00000000000000000000000000011000
        READ1 = 32'b00000000000000000000000000011001
        READ2 = 32'b00000000000000000000000000011010
        WRITE1 = 32'b00000000000000000000000000011011
        WRITE2 = 32'b00000000000000000000000000011100
        ADD_DI1 = 32'b00000000000000000000000000011101
        ADD_RI1 = 32'b00000000000000000000000000011110
        ADD_BI1 = 32'b00000000000000000000000000011111
        ADD_S1 = 32'b00000000000000000000000000100000
        ADD_C11 = 32'b00000000000000000000000000100001
        ADD_C21 = 32'b00000000000000000000000000100010
        ADD_AR1 = 32'b00000000000000000000000000100011
        SUB_DI1 = 32'b00000000000000000000000000100100
        SUB_RI1 = 32'b00000000000000000000000000100101
        SUB_BI1 = 32'b00000000000000000000000000100110
        SUB_S1 = 32'b00000000000000000000000000100111
        SUB_C11 = 32'b00000000000000000000000000101000
        SUB_C21 = 32'b00000000000000000000000000101001
        SUB_AR1 = 32'b00000000000000000000000000101010
        MUL21 = 32'b00000000000000000000000000101011
        MUL41 = 32'b00000000000000000000000000101100
        DIV161 = 32'b00000000000000000000000000101101
        JMPZ1 = 32'b00000000000000000000000000101110
        JMPZY1 = 32'b00000000000000000000000000101111
        JMPZY2 = 32'b00000000000000000000000000110010
        JMPZY3 = 32'b00000000000000000000000000110011
        JMPZN1 = 32'b00000000000000000000000000110000
        JMPNZ1 = 32'b00000000000000000000000000110001
    Found 32-bit register for signal <prev_state>.
    Found 64x25-bit Read Only RAM for signal <_n0597>
WARNING:Xst:737 - Found 1-bit latch for signal <pc_inc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <finish>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_sel<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_sel<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_sel<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_sel<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_sel<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_sel<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_sel<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_sel<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bus_sel<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bus_sel<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bus_sel<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bus_sel<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bus_sel<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bus_sel<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bus_sel<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bus_sel<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_sel<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_sel<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_sel<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_sel<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_sel<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_sel<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_sel<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_sel<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_sel<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_ram_we>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred  28 Latch(s).
	inferred  17 Multiplexer(s).
Unit <State_Machine> synthesized.

Synthesizing Unit <Register_32>.
    Related source file is "E:\Processor-Design-Project\System_Design\Register_32.v".
    Found 32-bit register for signal <buffer>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Register_32> synthesized.

Synthesizing Unit <Counter_32>.
    Related source file is "E:\Processor-Design-Project\System_Design\Counter_32.v".
    Found 32-bit register for signal <buffer>.
    Found 32-bit adder for signal <buffer[31]_GND_39_o_add_1_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Counter_32> synthesized.

Synthesizing Unit <ALU_32>.
    Related source file is "E:\Processor-Design-Project\System_Design\ALU_32.v".
        ALU_CLEAR = 8'b00000000
        ALU_INC = 8'b00000001
        ALU_DEC = 8'b00000010
        ALU_ADD = 8'b00000011
        ALU_SUB = 8'b00000100
        ALU_MUL2 = 8'b00000101
        ALU_MUL4 = 8'b00000110
        ALU_DIV16 = 8'b00000111
        ALU_LOAD = 8'b00001000
    Found 32-bit register for signal <buffer>.
    Found 32-bit subtractor for signal <buffer[31]_B[31]_sub_9_OUT> created at line 59.
    Found 32-bit adder for signal <buffer[31]_GND_40_o_add_4_OUT> created at line 53.
    Found 32-bit adder for signal <buffer[31]_B[31]_add_6_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <ALU_32> synthesized.

Synthesizing Unit <MUX_BUS>.
    Related source file is "E:\Processor-Design-Project\System_Design\MUX_BUS.v".
        SEL_DRAM = 8'b00000000
        SEL_IRAM = 8'b00000001
        SEL_DI = 8'b00000010
        SEL_RI = 8'b00000011
        SEL_BI = 8'b00000100
        SEL_S = 8'b00000101
        SEL_C1 = 8'b00000110
        SEL_C2 = 8'b00000111
        SEL_AR = 8'b00001000
        SEL_AC = 8'b00001001
        SEL_PC = 8'b00001010
        SEL_IR = 8'b00001011
    Found 32-bit 13-to-1 multiplexer for signal <_n0054> created at line 35.
    Summary:
	inferred   2 Multiplexer(s).
Unit <MUX_BUS> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x25-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 8
 14-bit adder                                          : 2
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 4-bit adder                                           : 2
# Registers                                            : 29
 1-bit register                                        : 7
 10-bit register                                       : 1
 14-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 11
 4-bit register                                        : 2
 8-bit register                                        : 3
 9-bit register                                        : 1
# Latches                                              : 28
 1-bit latch                                           : 28
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 65
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 16
 14-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 4
 32-bit 13-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 28
 4-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/data_ram.ngc>.
Reading core <ipcore_dir/instruction_ram.ngc>.
Loading core <data_ram> for timing and area information for instance <dram>.
Loading core <instruction_ram> for timing and area information for instance <inst_ram>.
WARNING:Xst:1710 - FF/Latch <txData_0> (without init value) has a constant value of 0 in block <uart_tx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <txData_9> (without init value) has a constant value of 1 in block <uart_tx_init>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Counter_32>.
The following registers are absorbed into counter <buffer>: 1 register on signal <buffer>.
Unit <Counter_32> synthesized (advanced).

Synthesizing (advanced) Unit <State_Machine>.
INFO:Xst:3231 - The small RAM <Mram__n0597> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 25-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <prev_state<5:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <State_Machine> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <bitTmr>: 1 register on signal <bitTmr>.
The following registers are absorbed into counter <bitIndex>: 1 register on signal <bitIndex>.
Unit <uart_tx> synthesized (advanced).
WARNING:Xst:2677 - Node <data_8> of sequential type is unconnected in block <uart_rx>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x25-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 4
 14-bit adder                                          : 1
 17-bit adder                                          : 1
 32-bit addsub                                         : 1
 4-bit adder                                           : 1
# Counters                                             : 4
 14-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 403
 Flip-Flops                                            : 403
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 75
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 30
 14-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 3
 32-bit 13-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 27
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <txData_0> (without init value) has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txData_9> (without init value) has a constant value of 1 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0000
 00001 | 0001
 00010 | 0010
 00011 | 0011
 00100 | 0100
 00101 | 0101
 00110 | 0110
 00111 | 0111
 01000 | 1000
 01001 | 1001
 01010 | 1010
 01011 | 1011
 01100 | 1100
 01101 | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_rx_init/FSM_1> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 011   | 10
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_tx_init/FSM_2> on signal <txState[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 01    | 00
 10    | 01
 11    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <alu_sel_6> (without init value) has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu_sel_7> (without init value) has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu_sel_5> (without init value) has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu_sel_4> (without init value) has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_sel_5> (without init value) has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_sel_7> (without init value) has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_sel_6> (without init value) has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_sel_4> (without init value) has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <io_manager> ...

Optimizing unit <uart_rx> ...

Optimizing unit <CPU_Top> ...

Optimizing unit <State_Machine> ...

Optimizing unit <ALU_32> ...

Optimizing unit <uart_tx> ...
WARNING:Xst:1293 - FF/Latch <uart_tx_init/bitTmr_13> has a constant value of 0 in block <io_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <uart_tx_init/bitTmr_12> has a constant value of 0 in block <io_manager>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block io_manager, actual ratio is 3.
FlipFlop cpu_enable has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 460
 Flip-Flops                                            : 460

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : io_manager.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 837
#      GND                         : 3
#      INV                         : 5
#      LUT1                        : 39
#      LUT2                        : 29
#      LUT3                        : 125
#      LUT4                        : 32
#      LUT5                        : 116
#      LUT6                        : 270
#      MUXCY                       : 102
#      MUXF7                       : 7
#      VCC                         : 3
#      XORCY                       : 106
# FlipFlops/Latches                : 482
#      FD                          : 33
#      FD_1                        : 27
#      FDE                         : 63
#      FDR                         : 14
#      FDR_1                       : 5
#      FDRE                        : 320
#      LD                          : 20
# RAMS                             : 34
#      RAMB16BWER                  : 34
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             482  out of  54576     0%  
 Number of Slice LUTs:                  618  out of  27288     2%  
    Number used as Logic:               616  out of  27288     2%  
    Number used as Memory:                2  out of   6408     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    844
   Number with an unused Flip Flop:     362  out of    844    42%  
   Number with an unused LUT:           226  out of    844    26%  
   Number of fully used LUT-FF pairs:   256  out of    844    30%  
   Number of unique control sets:        23

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    218     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               34  out of    116    29%  
    Number using Block RAM only:         34
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                             | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
clock_div/counter_1                | BUFG                                                                                                                              | 496   |
clk                                | BUFGP                                                                                                                             | 2     |
cpu_enable                         | BUFG                                                                                                                              | 20    |
dram/N1                            | NONE(dram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram) | 32    |
inst_ram/N1                        | NONE(inst_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.756ns (Maximum Frequency: 128.937MHz)
   Minimum input arrival time before clock: 5.520ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_div/counter_1'
  Clock period: 7.756ns (frequency: 128.937MHz)
  Total number of paths / destination ports: 37941 / 1232
-------------------------------------------------------------------------
Delay:               3.878ns (Levels of Logic = 3)
  Source:            instance_name/ALU/buffer_1 (FF)
  Destination:       instance_name/state_machine/prev_state_4 (FF)
  Source Clock:      clock_div/counter_1 rising
  Destination Clock: clock_div/counter_1 falling

  Data Path: instance_name/ALU/buffer_1 to instance_name/state_machine/prev_state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   1.079  instance_name/ALU/buffer_1 (instance_name/ALU/buffer_1)
     LUT6:I0->O            1   0.203   0.924  instance_name/ALU/z<31>3 (instance_name/ALU/z<31>2)
     LUT6:I1->O            5   0.203   0.715  instance_name/ALU/z<31>7 (instance_name/z)
     LUT4:I3->O            1   0.205   0.000  instance_name/state_machine/Mmux_GND_8_o_next_state[31]_mux_2_OUT16 (instance_name/state_machine/GND_8_o_next_state[31]_mux_2_OUT<0>)
     FDR_1:D                   0.102          instance_name/state_machine/prev_state_0
    ----------------------------------------
    Total                      3.878ns (1.160ns logic, 2.718ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            clock_div/counter_0 (FF)
  Destination:       clock_div/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_div/counter_0 to clock_div/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  clock_div/counter_0 (clock_div/counter_0)
     INV:I->O              1   0.206   0.579  clock_div/Mcount_counter_xor<0>11_INV_0 (Result<0>)
     FDR:D                     0.102          clock_div/counter_0
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.725ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       clock_div/counter_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to clock_div/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   1.222   2.073  reset_IBUF (reset_IBUF)
     FDR:R                     0.430          clock_div/counter_0
    ----------------------------------------
    Total                      3.725ns (1.652ns logic, 2.073ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_div/counter_1'
  Total number of paths / destination ports: 410 / 382
-------------------------------------------------------------------------
Offset:              5.520ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       instance_name/state_machine/prev_state_0 (FF)
  Destination Clock: clock_div/counter_1 falling

  Data Path: reset to instance_name/state_machine/prev_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           331   1.222   2.321  reset_IBUF (reset_IBUF)
     LUT6:I2->O            1   0.203   0.580  instance_name/state_machine/Mmux_GND_8_o_next_state[31]_mux_2_OUT11 (instance_name/state_machine/Mmux_GND_8_o_next_state[31]_mux_2_OUT1)
     LUT6:I5->O            1   0.205   0.684  instance_name/state_machine/Mmux_GND_8_o_next_state[31]_mux_2_OUT13 (instance_name/state_machine/Mmux_GND_8_o_next_state[31]_mux_2_OUT13)
     LUT4:I2->O            1   0.203   0.000  instance_name/state_machine/Mmux_GND_8_o_next_state[31]_mux_2_OUT16 (instance_name/state_machine/GND_8_o_next_state[31]_mux_2_OUT<0>)
     FDR_1:D                   0.102          instance_name/state_machine/prev_state_0
    ----------------------------------------
    Total                      5.520ns (1.935ns logic, 3.585ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_div/counter_1'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            led_buffer_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clock_div/counter_1 rising

  Data Path: led_buffer_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  led_buffer_7 (led_buffer_7)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_div/counter_1
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clock_div/counter_1|    6.510|         |    5.534|         |
cpu_enable         |         |    7.849|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cpu_enable
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clock_div/counter_1|         |         |    7.394|         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 34.02 secs
 
--> 

Total memory usage is 268984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :    3 (   0 filtered)

