Keyword: pull-down
Occurrences: 34
================================================================================

Page   11: 10.4.4      GPIO port pull-up/pull-down register (GPIOx_PUPDR)
Page  292: 10: Pull-down
Page  508: •    Input-pull-down
Page  508: •    Output open-drain with pull-up or pull-down capability
Page  508: •    Output push-pull with pull-up or pull-down capability
Page  508: •    Alternate function push-pull with pull-up or pull-down capability
Page  508: •    Alternate function open-drain with pull-up or pull-down capability
Page  510: 1. GP = general-purpose, PP = push-pull, PU = pull-up, PD = pull-down, OD = open-drain, AF = alternate
Page  511: The debug pins are in AF pull-up/pull-down after reset:
Page  511: •    PA14: JTCK/SWCLK in pull-down
Page  511: All GPIO pins have weak internal pull-up and pull-down resistors, which can be activated or
Page  511: –    Select the type, pull-up/pull-down and output speed via the GPIOx_OTYPER,
Page  512: up/pull-down whatever the I/O direction.
Page  514: •    The pull-up and pull-down resistors are activated depending on the value in the
Page  514: •    The pull-up and pull-down resistors are activated depending on the value in the
Page  515: •     The weak pull-up and pull-down resistors are activated or not depending on the value
Page  516: •    The weak pull-up and pull-down resistors are disabled by hardware
Page  517: Pull-down
Page  519: 10.4.4          GPIO port pull-up/pull-down register (GPIOx_PUPDR)
Page  519: These bits are written by software to configure the I/O pull-up or pull-down
Page  519: 00: No pull-up, pull-down
Page  519: 10: Pull-down
Page 1391: pull-up or pull-down resistors, for instance.
Page 2569: •   DP/DM integrated pull-up and pull-down resistors controlled by the OTG_HS core
Page 2569: a valid level (B-session valid). In host mode, pull-down resistors are enabled on both
Page 2569: DP/DM. Pull-up and pull-down resistors are dynamically switched when the peripheral
Page 2569: •   Pull-up/pull-down resistor ECN circuit. The DP pull-up consists of 2 resistors controlled
Page 2574: (HNPCAP bit in OTG_GUSBCFG). Integrated pull-down resistors are
Page 2600: states stp and data. Any pull-up or pull-down resistors employed by this feature can be
Page 2733: 1. DPPULLDOWN = signal from core to PHY to enable/disable the pull-down on the DP line inside the PHY.
Page 2733: DMPULLDOWN = signal from core to PHY to enable/disable the pull-down on the DM line inside the PHY.
Page 2735: 1. DPPULLDOWN = signal from core to PHY to enable/disable the pull-down on the DP line inside the PHY.
Page 2735: DMPULLDOWN = signal from core to PHY to enable/disable the pull-down on the DM line inside the PHY.
Page 3003: up resistors on the JTDI, JTMS/SWDIO, and nJTRST lines, as well as a pull-down resistor
