{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763743004637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763743004641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 21 13:36:44 2025 " "Processing started: Fri Nov 21 13:36:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763743004641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763743004641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCL_Project -c LCL_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCL_Project -c LCL_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763743004643 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1763743005347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Segment_Display_7.v 1 1 " "Found 1 design units, including 1 entities, in source file Segment_Display_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_Display_7 " "Found entity 1: Segment_Display_7" {  } { { "Segment_Display_7.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Segment_Display_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763743005783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763743005783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Freq_Div_1Hz.v 1 1 " "Found 1 design units, including 1 entities, in source file Freq_Div_1Hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_Div_1Hz " "Found entity 1: Freq_Div_1Hz" {  } { { "Freq_Div_1Hz.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Freq_Div_1Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763743005786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763743005786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Time_Bomb.v 1 1 " "Found 1 design units, including 1 entities, in source file Time_Bomb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time_Bomb " "Found entity 1: Time_Bomb" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Time_Bomb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763743005789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763743005789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Cronometer.v 1 1 " "Found 1 design units, including 1 entities, in source file Cronometer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cronometer " "Found entity 1: Cronometer" {  } { { "Cronometer.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Cronometer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763743005791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763743005791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Time_Bomb " "Elaborating entity \"Time_Bomb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763743006145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_Div_1Hz Freq_Div_1Hz:INST_DIVISOR " "Elaborating entity \"Freq_Div_1Hz\" for hierarchy \"Freq_Div_1Hz:INST_DIVISOR\"" {  } { { "Time_Bomb.v" "INST_DIVISOR" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Time_Bomb.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763743006157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Freq_Div_1Hz.v(15) " "Verilog HDL assignment warning at Freq_Div_1Hz.v(15): truncated value with size 32 to match size of target (26)" {  } { { "Freq_Div_1Hz.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Freq_Div_1Hz.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1763743006160 "|Time_Bomb|Freq_Div_1Hz:INST_DIVISOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cronometer Cronometer:INST_CRONOMETRO " "Elaborating entity \"Cronometer\" for hierarchy \"Cronometer:INST_CRONOMETRO\"" {  } { { "Time_Bomb.v" "INST_CRONOMETRO" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Time_Bomb.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763743006165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cronometer.v(37) " "Verilog HDL assignment warning at Cronometer.v(37): truncated value with size 32 to match size of target (4)" {  } { { "Cronometer.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Cronometer.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1763743006167 "|Time_Bomb|Cronometer:INST_CRONOMETRO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cronometer.v(43) " "Verilog HDL assignment warning at Cronometer.v(43): truncated value with size 32 to match size of target (4)" {  } { { "Cronometer.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Cronometer.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1763743006168 "|Time_Bomb|Cronometer:INST_CRONOMETRO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cronometer.v(49) " "Verilog HDL assignment warning at Cronometer.v(49): truncated value with size 32 to match size of target (4)" {  } { { "Cronometer.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Cronometer.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1763743006168 "|Time_Bomb|Cronometer:INST_CRONOMETRO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_Display_7 Segment_Display_7:DISP_MIN " "Elaborating entity \"Segment_Display_7\" for hierarchy \"Segment_Display_7:DISP_MIN\"" {  } { { "Time_Bomb.v" "DISP_MIN" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Time_Bomb.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763743006171 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Cronometer.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Cronometer.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1763743007291 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1763743007292 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Time_Bomb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763743007368 "|Time_Bomb|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Time_Bomb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763743007368 "|Time_Bomb|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Time_Bomb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763743007368 "|Time_Bomb|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Time_Bomb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763743007368 "|Time_Bomb|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Time_Bomb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763743007368 "|Time_Bomb|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Time_Bomb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763743007368 "|Time_Bomb|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Time_Bomb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763743007368 "|Time_Bomb|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1763743007368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1763743007978 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763743007978 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Time_Bomb.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763743008243 "|Time_Bomb|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/LCL_Project/Projeto_LCL/Time_Bomb.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763743008243 "|Time_Bomb|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1763743008243 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1763743008244 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1763743008244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1763743008244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1763743008244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763743008268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 21 13:36:48 2025 " "Processing ended: Fri Nov 21 13:36:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763743008268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763743008268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763743008268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763743008268 ""}
