{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712493145540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712493145540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 19:32:25 2024 " "Processing started: Sun Apr 07 19:32:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712493145540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712493145540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_interface -c uart_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_interface -c uart_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712493145540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1712493145776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712493145807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712493145807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_tb " "Found entity 1: uart_rx_tb" {  } { { "uart_rx_tb.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712493145809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712493145809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712493145811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712493145811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712493145812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712493145812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_testing.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_testing.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_testing " "Found entity 1: uart_rx_testing" {  } { { "uart_rx_testing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx_testing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712493145814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712493145814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_testing.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_testing.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_testing " "Found entity 1: uart_tx_testing" {  } { { "uart_tx_testing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx_testing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712493145815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712493145815 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_tx_active uart.v(21) " "Verilog HDL Implicit Net warning at uart.v(21): created implicit net for \"o_tx_active\"" {  } { { "uart.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712493145815 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(11) " "Verilog HDL Parameter Declaration warning at uart_rx.v(11): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712493145816 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(12) " "Verilog HDL Parameter Declaration warning at uart_rx.v(12): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712493145816 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(13) " "Verilog HDL Parameter Declaration warning at uart_rx.v(13): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712493145816 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(14) " "Verilog HDL Parameter Declaration warning at uart_rx.v(14): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712493145816 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(15) " "Verilog HDL Parameter Declaration warning at uart_rx.v(15): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_rx.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712493145816 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(14) " "Verilog HDL Parameter Declaration warning at uart_tx.v(14): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712493145816 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(15) " "Verilog HDL Parameter Declaration warning at uart_tx.v(15): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712493145816 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(16) " "Verilog HDL Parameter Declaration warning at uart_tx.v(16): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712493145816 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(17) " "Verilog HDL Parameter Declaration warning at uart_tx.v(17): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712493145816 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(18) " "Verilog HDL Parameter Declaration warning at uart_tx.v(18): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712493145816 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx_testing uart_tx_testing.v(10) " "Verilog HDL Parameter Declaration warning at uart_tx_testing.v(10): Parameter Declaration in module \"uart_tx_testing\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx_testing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx_testing.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712493145817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_tx_testing " "Elaborating entity \"uart_tx_testing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712493145834 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lock uart_tx_testing.v(12) " "Verilog HDL warning at uart_tx_testing.v(12): object lock used but never assigned" {  } { { "uart_tx_testing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx_testing.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1712493145834 "|uart_tx_testing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s uart_tx_testing.v(13) " "Verilog HDL or VHDL warning at uart_tx_testing.v(13): object \"s\" assigned a value but never read" {  } { { "uart_tx_testing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx_testing.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712493145834 "|uart_tx_testing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx_testing.v(57) " "Verilog HDL assignment warning at uart_tx_testing.v(57): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx_testing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx_testing.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712493145834 "|uart_tx_testing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_tx_testing.v(60) " "Verilog HDL assignment warning at uart_tx_testing.v(60): truncated value with size 32 to match size of target (1)" {  } { { "uart_tx_testing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx_testing.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712493145834 "|uart_tx_testing"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lock 0 uart_tx_testing.v(12) " "Net \"lock\" at uart_tx_testing.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx_testing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx_testing.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1712493145834 "|uart_tx_testing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:tx\"" {  } { { "uart_tx_testing.v" "tx" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx_testing.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712493145836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx.v(56) " "Verilog HDL assignment warning at uart_tx.v(56): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712493145837 "|uart_tx_testing|uart_tx:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(62) " "Verilog HDL assignment warning at uart_tx.v(62): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712493145837 "|uart_tx_testing|uart_tx:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx.v(69) " "Verilog HDL assignment warning at uart_tx.v(69): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712493145837 "|uart_tx_testing|uart_tx:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(76) " "Verilog HDL assignment warning at uart_tx.v(76): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712493145837 "|uart_tx_testing|uart_tx:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx.v(87) " "Verilog HDL assignment warning at uart_tx.v(87): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712493145837 "|uart_tx_testing|uart_tx:tx"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_tx_done VCC " "Pin \"o_tx_done\" is stuck at VCC" {  } { { "uart_tx_testing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx_testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712493146019 "|uart_tx_testing|o_tx_done"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_tx_serial GND " "Pin \"o_tx_serial\" is stuck at GND" {  } { { "uart_tx_testing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx_testing.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712493146019 "|uart_tx_testing|o_tx_serial"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_tx_active VCC " "Pin \"o_tx_active\" is stuck at VCC" {  } { { "uart_tx_testing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx_testing.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712493146019 "|uart_tx_testing|o_tx_active"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1712493146019 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1712493146022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712493146105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712493146105 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_clock " "No output dependent on input pin \"i_clock\"" {  } { { "uart_tx_testing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx_testing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712493146121 "|uart_tx_testing|i_clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_start " "No output dependent on input pin \"i_tx_start\"" {  } { { "uart_tx_testing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/uart_interface/uart_tx_testing.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712493146121 "|uart_tx_testing|i_tx_start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1712493146121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712493146121 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712493146121 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712493146121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712493146142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 07 19:32:26 2024 " "Processing ended: Sun Apr 07 19:32:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712493146142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712493146142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712493146142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712493146142 ""}
