<dec f='linux-5.3.1/include/uapi/drm/i915_drm.h' l='102' type='1'/>
<doc f='linux-5.3.1/include/uapi/drm/i915_drm.h' l='97'>/*
	 * Cacheability and coherency controlled by the kernel automatically
	 * based on the DRM_I915_GEM_SET_CACHING IOCTL setting and the current
	 * usage of the surface (used for display scanout or not).
	 */</doc>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_mocs.c' l='119'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_mocs.c' l='119'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_mocs.c' l='144'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_mocs.c' l='329' u='m' c='get_entry_control'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_mocs.c' l='350' u='m' c='intel_mocs_init_engine'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_mocs.c' l='385' u='m' c='emit_mocs_control_table'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_mocs.c' l='422' u='m' c='get_entry_l3cc'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_mocs.c' l='454' u='m' c='emit_mocs_l3cc_table'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_mocs.c' l='515' u='m' c='intel_mocs_init_l3cc_table'/>
