{
  "module_name": "pinctrl-aspeed-g6.c",
  "hash_id": "2290d36f130e864c4be2fb946aa36ac84842498323660f9cef245481726ef867",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/aspeed/pinctrl-aspeed-g6.c",
  "human_readable_source": "\n \n#include <linux/bitops.h>\n#include <linux/init.h>\n#include <linux/io.h>\n#include <linux/kernel.h>\n#include <linux/mfd/syscon.h>\n#include <linux/mutex.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinmux.h>\n#include <linux/string.h>\n#include <linux/types.h>\n\n#include \"../core.h\"\n#include \"../pinctrl-utils.h\"\n#include \"pinctrl-aspeed.h\"\n\n#define SCU400\t\t0x400  \n#define SCU404\t\t0x404  \n#define SCU40C\t\t0x40C  \n#define SCU410\t\t0x410  \n#define SCU414\t\t0x414  \n#define SCU418\t\t0x418  \n#define SCU41C\t\t0x41C  \n#define SCU430\t\t0x430  \n#define SCU434\t\t0x434  \n#define SCU438\t\t0x438  \n#define SCU440\t\t0x440  \n#define SCU450\t\t0x450  \n#define SCU454\t\t0x454  \n#define SCU458\t\t0x458  \n#define SCU4B0\t\t0x4B0  \n#define SCU4B4\t\t0x4B4  \n#define SCU4B8\t\t0x4B8  \n#define SCU4BC\t\t0x4BC  \n#define SCU4D4\t\t0x4D4  \n#define SCU4D8\t\t0x4D8  \n#define SCU500\t\t0x500  \n#define SCU510\t\t0x510  \n#define SCU610\t\t0x610  \n#define SCU614\t\t0x614  \n#define SCU618\t\t0x618  \n#define SCU61C\t\t0x61c  \n#define SCU620\t\t0x620  \n#define SCU634\t\t0x634  \n#define SCU638\t\t0x638  \n#define SCU690\t\t0x690  \n#define SCU694\t\t0x694  \n#define SCU69C\t\t0x69C  \n#define SCU6D0\t\t0x6D0  \n#define SCUC20\t\t0xC20  \n\n#define ASPEED_G6_NR_PINS 256\n\n#define M24 0\nSIG_EXPR_LIST_DECL_SESG(M24, MDC3, MDIO3, SIG_DESC_SET(SCU410, 0));\nSIG_EXPR_LIST_DECL_SESG(M24, SCL11, I2C11, SIG_DESC_SET(SCU4B0, 0));\nPIN_DECL_2(M24, GPIOA0, MDC3, SCL11);\n\n#define M25 1\nSIG_EXPR_LIST_DECL_SESG(M25, MDIO3, MDIO3, SIG_DESC_SET(SCU410, 1));\nSIG_EXPR_LIST_DECL_SESG(M25, SDA11, I2C11, SIG_DESC_SET(SCU4B0, 1));\nPIN_DECL_2(M25, GPIOA1, MDIO3, SDA11);\n\nFUNC_GROUP_DECL(MDIO3, M24, M25);\nFUNC_GROUP_DECL(I2C11, M24, M25);\n\n#define L26 2\nSIG_EXPR_LIST_DECL_SESG(L26, MDC4, MDIO4, SIG_DESC_SET(SCU410, 2));\nSIG_EXPR_LIST_DECL_SESG(L26, SCL12, I2C12, SIG_DESC_SET(SCU4B0, 2));\nPIN_DECL_2(L26, GPIOA2, MDC4, SCL12);\n\n#define K24 3\nSIG_EXPR_LIST_DECL_SESG(K24, MDIO4, MDIO4, SIG_DESC_SET(SCU410, 3));\nSIG_EXPR_LIST_DECL_SESG(K24, SDA12, I2C12, SIG_DESC_SET(SCU4B0, 3));\nPIN_DECL_2(K24, GPIOA3, MDIO4, SDA12);\n\nFUNC_GROUP_DECL(MDIO4, L26, K24);\nFUNC_GROUP_DECL(I2C12, L26, K24);\n\n#define K26 4\nSIG_EXPR_LIST_DECL_SESG(K26, MACLINK1, MACLINK1, SIG_DESC_SET(SCU410, 4));\nSIG_EXPR_LIST_DECL_SESG(K26, SCL13, I2C13, SIG_DESC_SET(SCU4B0, 4));\nSIG_EXPR_LIST_DECL_SESG(K26, SGPS2CK, SGPS2, SIG_DESC_SET(SCU690, 4));\nSIG_EXPR_LIST_DECL_SESG(K26, SGPM2CLK, SGPM2, SIG_DESC_SET(SCU6D0, 4));\nPIN_DECL_4(K26, GPIOA4, MACLINK1, SCL13, SGPS2CK, SGPM2CLK);\nFUNC_GROUP_DECL(MACLINK1, K26);\n\n#define L24 5\nSIG_EXPR_LIST_DECL_SESG(L24, MACLINK2, MACLINK2, SIG_DESC_SET(SCU410, 5));\nSIG_EXPR_LIST_DECL_SESG(L24, SDA13, I2C13, SIG_DESC_SET(SCU4B0, 5));\nSIG_EXPR_LIST_DECL_SESG(L24, SGPS2LD, SGPS2, SIG_DESC_SET(SCU690, 5));\nSIG_EXPR_LIST_DECL_SESG(L24, SGPM2LD, SGPM2, SIG_DESC_SET(SCU6D0, 5));\nPIN_DECL_4(L24, GPIOA5, MACLINK2, SDA13, SGPS2LD, SGPM2LD);\nFUNC_GROUP_DECL(MACLINK2, L24);\n\nFUNC_GROUP_DECL(I2C13, K26, L24);\n\n#define L23 6\nSIG_EXPR_LIST_DECL_SESG(L23, MACLINK3, MACLINK3, SIG_DESC_SET(SCU410, 6));\nSIG_EXPR_LIST_DECL_SESG(L23, SCL14, I2C14, SIG_DESC_SET(SCU4B0, 6));\nSIG_EXPR_LIST_DECL_SESG(L23, SGPS2O, SGPS2, SIG_DESC_SET(SCU690, 6));\nSIG_EXPR_LIST_DECL_SESG(L23, SGPM2O, SGPM2, SIG_DESC_SET(SCU6D0, 6));\nPIN_DECL_4(L23, GPIOA6, MACLINK3, SCL14, SGPS2O, SGPM2O);\nFUNC_GROUP_DECL(MACLINK3, L23);\n\n#define K25 7\nSIG_EXPR_LIST_DECL_SESG(K25, MACLINK4, MACLINK4, SIG_DESC_SET(SCU410, 7));\nSIG_EXPR_LIST_DECL_SESG(K25, SDA14, I2C14, SIG_DESC_SET(SCU4B0, 7));\nSIG_EXPR_LIST_DECL_SESG(K25, SGPS2I, SGPS2, SIG_DESC_SET(SCU690, 7));\nSIG_EXPR_LIST_DECL_SESG(K25, SGPM2I, SGPM2, SIG_DESC_SET(SCU6D0, 7));\nPIN_DECL_4(K25, GPIOA7, MACLINK4, SDA14, SGPS2I, SGPM2I);\nFUNC_GROUP_DECL(MACLINK4, K25);\n\nFUNC_GROUP_DECL(I2C14, L23, K25);\nFUNC_GROUP_DECL(SGPM2, K26, L24, L23, K25);\nFUNC_GROUP_DECL(SGPS2, K26, L24, L23, K25);\n\n#define J26 8\nSIG_EXPR_LIST_DECL_SESG(J26, SALT1, SALT1, SIG_DESC_SET(SCU410, 8));\nSIG_EXPR_LIST_DECL_SESG(J26, LHAD0, LPCHC, SIG_DESC_SET(SCU4B0, 8));\nPIN_DECL_2(J26, GPIOB0, SALT1, LHAD0);\nFUNC_GROUP_DECL(SALT1, J26);\n\n#define K23 9\nSIG_EXPR_LIST_DECL_SESG(K23, SALT2, SALT2, SIG_DESC_SET(SCU410, 9));\nSIG_EXPR_LIST_DECL_SESG(K23, LHAD1, LPCHC, SIG_DESC_SET(SCU4B0, 9));\nPIN_DECL_2(K23, GPIOB1, SALT2, LHAD1);\nFUNC_GROUP_DECL(SALT2, K23);\n\n#define H26 10\nSIG_EXPR_LIST_DECL_SESG(H26, SALT3, SALT3, SIG_DESC_SET(SCU410, 10));\nSIG_EXPR_LIST_DECL_SESG(H26, LHAD2, LPCHC, SIG_DESC_SET(SCU4B0, 10));\nPIN_DECL_2(H26, GPIOB2, SALT3, LHAD2);\nFUNC_GROUP_DECL(SALT3, H26);\n\n#define J25 11\nSIG_EXPR_LIST_DECL_SESG(J25, SALT4, SALT4, SIG_DESC_SET(SCU410, 11));\nSIG_EXPR_LIST_DECL_SESG(J25, LHAD3, LPCHC, SIG_DESC_SET(SCU4B0, 11));\nPIN_DECL_2(J25, GPIOB3, SALT4, LHAD3);\nFUNC_GROUP_DECL(SALT4, J25);\n\n#define J23 12\nSIG_EXPR_LIST_DECL_SESG(J23, MDC2, MDIO2, SIG_DESC_SET(SCU410, 12));\nSIG_EXPR_LIST_DECL_SESG(J23, LHCLK, LPCHC, SIG_DESC_SET(SCU4B0, 12));\nPIN_DECL_2(J23, GPIOB4, MDC2, LHCLK);\n\n#define G26 13\nSIG_EXPR_LIST_DECL_SESG(G26, MDIO2, MDIO2, SIG_DESC_SET(SCU410, 13));\nSIG_EXPR_LIST_DECL_SESG(G26, LHFRAME, LPCHC, SIG_DESC_SET(SCU4B0, 13));\nPIN_DECL_2(G26, GPIOB5, MDIO2, LHFRAME);\n\nFUNC_GROUP_DECL(MDIO2, J23, G26);\n\n#define H25 14\nSIG_EXPR_LIST_DECL_SESG(H25, TXD4, TXD4, SIG_DESC_SET(SCU410, 14));\nSIG_EXPR_LIST_DECL_SESG(H25, LHSIRQ, LHSIRQ, SIG_DESC_SET(SCU4B0, 14));\nPIN_DECL_2(H25, GPIOB6, TXD4, LHSIRQ);\nFUNC_GROUP_DECL(TXD4, H25);\nFUNC_GROUP_DECL(LHSIRQ, H25);\n\n#define J24 15\nSIG_EXPR_LIST_DECL_SESG(J24, RXD4, RXD4, SIG_DESC_SET(SCU410, 15));\nSIG_EXPR_LIST_DECL_SESG(J24, LHRST, LPCHC, SIG_DESC_SET(SCU4B0, 15));\nPIN_DECL_2(J24, GPIOB7, RXD4, LHRST);\nFUNC_GROUP_DECL(RXD4, J24);\n\nFUNC_GROUP_DECL(LPCHC, J26, K23, H26, J25, J23, G26, H25, J24);\n\n#define H24 16\nSIG_EXPR_LIST_DECL_SESG(H24, RGMII3TXCK, RGMII3, SIG_DESC_SET(SCU410, 16),\n\t\t\t  SIG_DESC_SET(SCU510, 0));\nSIG_EXPR_LIST_DECL_SESG(H24, RMII3RCLKO, RMII3, SIG_DESC_SET(SCU410, 16),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 0));\nPIN_DECL_2(H24, GPIOC0, RGMII3TXCK, RMII3RCLKO);\n\n#define J22 17\nSIG_EXPR_LIST_DECL_SESG(J22, RGMII3TXCTL, RGMII3, SIG_DESC_SET(SCU410, 17),\n\t\t\t  SIG_DESC_SET(SCU510, 0));\nSIG_EXPR_LIST_DECL_SESG(J22, RMII3TXEN, RMII3, SIG_DESC_SET(SCU410, 17),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 0));\nPIN_DECL_2(J22, GPIOC1, RGMII3TXCTL, RMII3TXEN);\n\n#define H22 18\nSIG_EXPR_LIST_DECL_SESG(H22, RGMII3TXD0, RGMII3, SIG_DESC_SET(SCU410, 18),\n\t\t\t  SIG_DESC_SET(SCU510, 0));\nSIG_EXPR_LIST_DECL_SESG(H22, RMII3TXD0, RMII3, SIG_DESC_SET(SCU410, 18),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 0));\nPIN_DECL_2(H22, GPIOC2, RGMII3TXD0, RMII3TXD0);\n\n#define H23 19\nSIG_EXPR_LIST_DECL_SESG(H23, RGMII3TXD1, RGMII3, SIG_DESC_SET(SCU410, 19),\n\t\t\t  SIG_DESC_SET(SCU510, 0));\nSIG_EXPR_LIST_DECL_SESG(H23, RMII3TXD1, RMII3, SIG_DESC_SET(SCU410, 19),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 0));\nPIN_DECL_2(H23, GPIOC3, RGMII3TXD1, RMII3TXD1);\n\n#define G22 20\nSIG_EXPR_LIST_DECL_SESG(G22, RGMII3TXD2, RGMII3, SIG_DESC_SET(SCU410, 20),\n\t\t\t  SIG_DESC_SET(SCU510, 0));\nPIN_DECL_1(G22, GPIOC4, RGMII3TXD2);\n\n#define F22 21\nSIG_EXPR_LIST_DECL_SESG(F22, RGMII3TXD3, RGMII3, SIG_DESC_SET(SCU410, 21),\n\t\t\t  SIG_DESC_SET(SCU510, 0));\nPIN_DECL_1(F22, GPIOC5, RGMII3TXD3);\n\n#define G23 22\nSIG_EXPR_LIST_DECL_SESG(G23, RGMII3RXCK, RGMII3, SIG_DESC_SET(SCU410, 22),\n\t\t\t  SIG_DESC_SET(SCU510, 0));\nSIG_EXPR_LIST_DECL_SESG(G23, RMII3RCLKI, RMII3, SIG_DESC_SET(SCU410, 22),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 0));\nPIN_DECL_2(G23, GPIOC6, RGMII3RXCK, RMII3RCLKI);\n\n#define G24 23\nSIG_EXPR_LIST_DECL_SESG(G24, RGMII3RXCTL, RGMII3, SIG_DESC_SET(SCU410, 23),\n\t\t\t  SIG_DESC_SET(SCU510, 0));\nPIN_DECL_1(G24, GPIOC7, RGMII3RXCTL);\n\n#define F23 24\nSIG_EXPR_LIST_DECL_SESG(F23, RGMII3RXD0, RGMII3, SIG_DESC_SET(SCU410, 24),\n\t\t\t  SIG_DESC_SET(SCU510, 0));\nSIG_EXPR_LIST_DECL_SESG(F23, RMII3RXD0, RMII3, SIG_DESC_SET(SCU410, 24),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 0));\nPIN_DECL_2(F23, GPIOD0, RGMII3RXD0, RMII3RXD0);\n\n#define F26 25\nSIG_EXPR_LIST_DECL_SESG(F26, RGMII3RXD1, RGMII3, SIG_DESC_SET(SCU410, 25),\n\t\t\t  SIG_DESC_SET(SCU510, 0));\nSIG_EXPR_LIST_DECL_SESG(F26, RMII3RXD1, RMII3, SIG_DESC_SET(SCU410, 25),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 0));\nPIN_DECL_2(F26, GPIOD1, RGMII3RXD1, RMII3RXD1);\n\n#define F25 26\nSIG_EXPR_LIST_DECL_SESG(F25, RGMII3RXD2, RGMII3, SIG_DESC_SET(SCU410, 26),\n\t\t\t  SIG_DESC_SET(SCU510, 0));\nSIG_EXPR_LIST_DECL_SESG(F25, RMII3CRSDV, RMII3, SIG_DESC_SET(SCU410, 26),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 0));\nPIN_DECL_2(F25, GPIOD2, RGMII3RXD2, RMII3CRSDV);\n\n#define E26 27\nSIG_EXPR_LIST_DECL_SESG(E26, RGMII3RXD3, RGMII3, SIG_DESC_SET(SCU410, 27),\n\t\t\t  SIG_DESC_SET(SCU510, 0));\nSIG_EXPR_LIST_DECL_SESG(E26, RMII3RXER, RMII3, SIG_DESC_SET(SCU410, 27),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 0));\nPIN_DECL_2(E26, GPIOD3, RGMII3RXD3, RMII3RXER);\n\nFUNC_GROUP_DECL(RGMII3, H24, J22, H22, H23, G22, F22, G23, G24, F23, F26, F25,\n\t\tE26);\nFUNC_GROUP_DECL(RMII3, H24, J22, H22, H23, G23, F23, F26, F25, E26);\n\n#define F24 28\nSIG_EXPR_LIST_DECL_SESG(F24, NCTS3, NCTS3, SIG_DESC_SET(SCU410, 28));\nSIG_EXPR_LIST_DECL_SESG(F24, RGMII4TXCK, RGMII4, SIG_DESC_SET(SCU4B0, 28),\n\t\t\t  SIG_DESC_SET(SCU510, 1));\nSIG_EXPR_LIST_DECL_SESG(F24, RMII4RCLKO, RMII4, SIG_DESC_SET(SCU4B0, 28),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 1));\nPIN_DECL_3(F24, GPIOD4, NCTS3, RGMII4TXCK, RMII4RCLKO);\nFUNC_GROUP_DECL(NCTS3, F24);\n\n#define E23 29\nSIG_EXPR_LIST_DECL_SESG(E23, NDCD3, NDCD3, SIG_DESC_SET(SCU410, 29));\nSIG_EXPR_LIST_DECL_SESG(E23, RGMII4TXCTL, RGMII4, SIG_DESC_SET(SCU4B0, 29),\n\t\t\t  SIG_DESC_SET(SCU510, 1));\nSIG_EXPR_LIST_DECL_SESG(E23, RMII4TXEN, RMII4, SIG_DESC_SET(SCU4B0, 29),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 1));\nPIN_DECL_3(E23, GPIOD5, NDCD3, RGMII4TXCTL, RMII4TXEN);\nFUNC_GROUP_DECL(NDCD3, E23);\n\n#define E24 30\nSIG_EXPR_LIST_DECL_SESG(E24, NDSR3, NDSR3, SIG_DESC_SET(SCU410, 30));\nSIG_EXPR_LIST_DECL_SESG(E24, RGMII4TXD0, RGMII4, SIG_DESC_SET(SCU4B0, 30),\n\t\t\t  SIG_DESC_SET(SCU510, 1));\nSIG_EXPR_LIST_DECL_SESG(E24, RMII4TXD0, RMII4, SIG_DESC_SET(SCU4B0, 30),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 1));\nPIN_DECL_3(E24, GPIOD6, NDSR3, RGMII4TXD0, RMII4TXD0);\nFUNC_GROUP_DECL(NDSR3, E24);\n\n#define E25 31\nSIG_EXPR_LIST_DECL_SESG(E25, NRI3, NRI3, SIG_DESC_SET(SCU410, 31));\nSIG_EXPR_LIST_DECL_SESG(E25, RGMII4TXD1, RGMII4, SIG_DESC_SET(SCU4B0, 31),\n\t\t\t  SIG_DESC_SET(SCU510, 1));\nSIG_EXPR_LIST_DECL_SESG(E25, RMII4TXD1, RMII4, SIG_DESC_SET(SCU4B0, 31),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 1));\nPIN_DECL_3(E25, GPIOD7, NRI3, RGMII4TXD1, RMII4TXD1);\nFUNC_GROUP_DECL(NRI3, E25);\n\n#define D26 32\nSIG_EXPR_LIST_DECL_SESG(D26, NDTR3, NDTR3, SIG_DESC_SET(SCU414, 0));\nSIG_EXPR_LIST_DECL_SESG(D26, RGMII4TXD2, RGMII4, SIG_DESC_SET(SCU4B4, 0),\n\t\t\t  SIG_DESC_SET(SCU510, 1));\nPIN_DECL_2(D26, GPIOE0, NDTR3, RGMII4TXD2);\nFUNC_GROUP_DECL(NDTR3, D26);\n\n#define D24 33\nSIG_EXPR_LIST_DECL_SESG(D24, NRTS3, NRTS3, SIG_DESC_SET(SCU414, 1));\nSIG_EXPR_LIST_DECL_SESG(D24, RGMII4TXD3, RGMII4, SIG_DESC_SET(SCU4B4, 1),\n\t\t\t  SIG_DESC_SET(SCU510, 1));\nPIN_DECL_2(D24, GPIOE1, NRTS3, RGMII4TXD3);\nFUNC_GROUP_DECL(NRTS3, D24);\n\n#define C25 34\nSIG_EXPR_LIST_DECL_SESG(C25, NCTS4, NCTS4, SIG_DESC_SET(SCU414, 2));\nSIG_EXPR_LIST_DECL_SESG(C25, RGMII4RXCK, RGMII4, SIG_DESC_SET(SCU4B4, 2),\n\t\t\t  SIG_DESC_SET(SCU510, 1));\nSIG_EXPR_LIST_DECL_SESG(C25, RMII4RCLKI, RMII4, SIG_DESC_SET(SCU4B4, 2),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 1));\nPIN_DECL_3(C25, GPIOE2, NCTS4, RGMII4RXCK, RMII4RCLKI);\nFUNC_GROUP_DECL(NCTS4, C25);\n\n#define C26 35\nSIG_EXPR_LIST_DECL_SESG(C26, NDCD4, NDCD4, SIG_DESC_SET(SCU414, 3));\nSIG_EXPR_LIST_DECL_SESG(C26, RGMII4RXCTL, RGMII4, SIG_DESC_SET(SCU4B4, 3),\n\t\t\t  SIG_DESC_SET(SCU510, 1));\nPIN_DECL_2(C26, GPIOE3, NDCD4, RGMII4RXCTL);\nFUNC_GROUP_DECL(NDCD4, C26);\n\n#define C24 36\nSIG_EXPR_LIST_DECL_SESG(C24, NDSR4, NDSR4, SIG_DESC_SET(SCU414, 4));\nSIG_EXPR_LIST_DECL_SESG(C24, RGMII4RXD0, RGMII4, SIG_DESC_SET(SCU4B4, 4),\n\t\t\t  SIG_DESC_SET(SCU510, 1));\nSIG_EXPR_LIST_DECL_SESG(C24, RMII4RXD0, RMII4, SIG_DESC_SET(SCU4B4, 4),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 1));\nPIN_DECL_3(C24, GPIOE4, NDSR4, RGMII4RXD0, RMII4RXD0);\nFUNC_GROUP_DECL(NDSR4, C24);\n\n#define B26 37\nSIG_EXPR_LIST_DECL_SESG(B26, NRI4, NRI4, SIG_DESC_SET(SCU414, 5));\nSIG_EXPR_LIST_DECL_SESG(B26, RGMII4RXD1, RGMII4, SIG_DESC_SET(SCU4B4, 5),\n\t\t\t  SIG_DESC_SET(SCU510, 1));\nSIG_EXPR_LIST_DECL_SESG(B26, RMII4RXD1, RMII4, SIG_DESC_SET(SCU4B4, 5),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 1));\nPIN_DECL_3(B26, GPIOE5, NRI4, RGMII4RXD1, RMII4RXD1);\nFUNC_GROUP_DECL(NRI4, B26);\n\n#define B25 38\nSIG_EXPR_LIST_DECL_SESG(B25, NDTR4, NDTR4, SIG_DESC_SET(SCU414, 6));\nSIG_EXPR_LIST_DECL_SESG(B25, RGMII4RXD2, RGMII4, SIG_DESC_SET(SCU4B4, 6),\n\t\t\t  SIG_DESC_SET(SCU510, 1));\nSIG_EXPR_LIST_DECL_SESG(B25, RMII4CRSDV, RMII4, SIG_DESC_SET(SCU4B4, 6),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 1));\nPIN_DECL_3(B25, GPIOE6, NDTR4, RGMII4RXD2, RMII4CRSDV);\nFUNC_GROUP_DECL(NDTR4, B25);\n\n#define B24 39\nSIG_EXPR_LIST_DECL_SESG(B24, NRTS4, NRTS4, SIG_DESC_SET(SCU414, 7));\nSIG_EXPR_LIST_DECL_SESG(B24, RGMII4RXD3, RGMII4, SIG_DESC_SET(SCU4B4, 7),\n\t\t\t  SIG_DESC_SET(SCU510, 1));\nSIG_EXPR_LIST_DECL_SESG(B24, RMII4RXER, RMII4, SIG_DESC_SET(SCU4B4, 7),\n\t\t\t  SIG_DESC_CLEAR(SCU510, 1));\nPIN_DECL_3(B24, GPIOE7, NRTS4, RGMII4RXD3, RMII4RXER);\nFUNC_GROUP_DECL(NRTS4, B24);\n\nFUNC_GROUP_DECL(RGMII4, F24, E23, E24, E25, D26, D24, C25, C26, C24, B26, B25,\n\t\tB24);\nFUNC_GROUP_DECL(RMII4, F24, E23, E24, E25, C25, C24, B26, B25, B24);\n\n#define D22 40\nSIG_EXPR_LIST_DECL_SESG(D22, SD1CLK, SD1, SIG_DESC_SET(SCU414, 8));\nSIG_EXPR_LIST_DECL_SEMG(D22, PWM8, PWM8G0, PWM8, SIG_DESC_SET(SCU4B4, 8));\nPIN_DECL_2(D22, GPIOF0, SD1CLK, PWM8);\nGROUP_DECL(PWM8G0, D22);\n\n#define E22 41\nSIG_EXPR_LIST_DECL_SESG(E22, SD1CMD, SD1, SIG_DESC_SET(SCU414, 9));\nSIG_EXPR_LIST_DECL_SEMG(E22, PWM9, PWM9G0, PWM9, SIG_DESC_SET(SCU4B4, 9));\nPIN_DECL_2(E22, GPIOF1, SD1CMD, PWM9);\nGROUP_DECL(PWM9G0, E22);\n\n#define D23 42\nSIG_EXPR_LIST_DECL_SESG(D23, SD1DAT0, SD1, SIG_DESC_SET(SCU414, 10));\nSIG_EXPR_LIST_DECL_SEMG(D23, PWM10, PWM10G0, PWM10, SIG_DESC_SET(SCU4B4, 10));\nPIN_DECL_2(D23, GPIOF2, SD1DAT0, PWM10);\nGROUP_DECL(PWM10G0, D23);\n\n#define C23 43\nSIG_EXPR_LIST_DECL_SESG(C23, SD1DAT1, SD1, SIG_DESC_SET(SCU414, 11));\nSIG_EXPR_LIST_DECL_SEMG(C23, PWM11, PWM11G0, PWM11, SIG_DESC_SET(SCU4B4, 11));\nPIN_DECL_2(C23, GPIOF3, SD1DAT1, PWM11);\nGROUP_DECL(PWM11G0, C23);\n\n#define C22 44\nSIG_EXPR_LIST_DECL_SESG(C22, SD1DAT2, SD1, SIG_DESC_SET(SCU414, 12));\nSIG_EXPR_LIST_DECL_SEMG(C22, PWM12, PWM12G0, PWM12, SIG_DESC_SET(SCU4B4, 12));\nPIN_DECL_2(C22, GPIOF4, SD1DAT2, PWM12);\nGROUP_DECL(PWM12G0, C22);\n\n#define A25 45\nSIG_EXPR_LIST_DECL_SESG(A25, SD1DAT3, SD1, SIG_DESC_SET(SCU414, 13));\nSIG_EXPR_LIST_DECL_SEMG(A25, PWM13, PWM13G0, PWM13, SIG_DESC_SET(SCU4B4, 13));\nPIN_DECL_2(A25, GPIOF5, SD1DAT3, PWM13);\nGROUP_DECL(PWM13G0, A25);\n\n#define A24 46\nSIG_EXPR_LIST_DECL_SESG(A24, SD1CD, SD1, SIG_DESC_SET(SCU414, 14));\nSIG_EXPR_LIST_DECL_SEMG(A24, PWM14, PWM14G0, PWM14, SIG_DESC_SET(SCU4B4, 14));\nPIN_DECL_2(A24, GPIOF6, SD1CD, PWM14);\nGROUP_DECL(PWM14G0, A24);\n\n#define A23 47\nSIG_EXPR_LIST_DECL_SESG(A23, SD1WP, SD1, SIG_DESC_SET(SCU414, 15));\nSIG_EXPR_LIST_DECL_SEMG(A23, PWM15, PWM15G0, PWM15, SIG_DESC_SET(SCU4B4, 15));\nPIN_DECL_2(A23, GPIOF7, SD1WP, PWM15);\nGROUP_DECL(PWM15G0, A23);\n\nFUNC_GROUP_DECL(SD1, D22, E22, D23, C23, C22, A25, A24, A23);\n\n#define E21 48\nSIG_EXPR_LIST_DECL_SESG(E21, TXD6, UART6, SIG_DESC_SET(SCU414, 16));\nSIG_EXPR_LIST_DECL_SESG(E21, SD2CLK, SD2, SIG_DESC_SET(SCU4B4, 16),\n\t\t\t  SIG_DESC_SET(SCU450, 1));\nSIG_EXPR_LIST_DECL_SEMG(E21, SALT9, SALT9G0, SALT9, SIG_DESC_SET(SCU694, 16));\nPIN_DECL_3(E21, GPIOG0, TXD6, SD2CLK, SALT9);\nGROUP_DECL(SALT9G0, E21);\n\n#define B22 49\nSIG_EXPR_LIST_DECL_SESG(B22, RXD6, UART6, SIG_DESC_SET(SCU414, 17));\nSIG_EXPR_LIST_DECL_SESG(B22, SD2CMD, SD2, SIG_DESC_SET(SCU4B4, 17),\n\t\t\t  SIG_DESC_SET(SCU450, 1));\nSIG_EXPR_LIST_DECL_SEMG(B22, SALT10, SALT10G0, SALT10,\n\t\t\tSIG_DESC_SET(SCU694, 17));\nPIN_DECL_3(B22, GPIOG1, RXD6, SD2CMD, SALT10);\nGROUP_DECL(SALT10G0, B22);\n\nFUNC_GROUP_DECL(UART6, E21, B22);\n\n#define C21 50\nSIG_EXPR_LIST_DECL_SESG(C21, TXD7, UART7, SIG_DESC_SET(SCU414, 18));\nSIG_EXPR_LIST_DECL_SESG(C21, SD2DAT0, SD2, SIG_DESC_SET(SCU4B4, 18),\n\t\t\t  SIG_DESC_SET(SCU450, 1));\nSIG_EXPR_LIST_DECL_SEMG(C21, SALT11, SALT11G0, SALT11,\n\t\t\tSIG_DESC_SET(SCU694, 18));\nPIN_DECL_3(C21, GPIOG2, TXD7, SD2DAT0, SALT11);\nGROUP_DECL(SALT11G0, C21);\n\n#define A22 51\nSIG_EXPR_LIST_DECL_SESG(A22, RXD7, UART7, SIG_DESC_SET(SCU414, 19));\nSIG_EXPR_LIST_DECL_SESG(A22, SD2DAT1, SD2, SIG_DESC_SET(SCU4B4, 19),\n\t\t\t  SIG_DESC_SET(SCU450, 1));\nSIG_EXPR_LIST_DECL_SEMG(A22, SALT12, SALT12G0, SALT12,\n\t\t\tSIG_DESC_SET(SCU694, 19));\nPIN_DECL_3(A22, GPIOG3, RXD7, SD2DAT1, SALT12);\nGROUP_DECL(SALT12G0, A22);\n\nFUNC_GROUP_DECL(UART7, C21, A22);\n\n#define A21 52\nSIG_EXPR_LIST_DECL_SESG(A21, TXD8, UART8, SIG_DESC_SET(SCU414, 20));\nSIG_EXPR_LIST_DECL_SESG(A21, SD2DAT2, SD2, SIG_DESC_SET(SCU4B4, 20),\n\t\t\t  SIG_DESC_SET(SCU450, 1));\nSIG_EXPR_LIST_DECL_SEMG(A21, SALT13, SALT13G0, SALT13,\n\t\t\tSIG_DESC_SET(SCU694, 20));\nPIN_DECL_3(A21, GPIOG4, TXD8, SD2DAT2, SALT13);\nGROUP_DECL(SALT13G0, A21);\n\n#define E20 53\nSIG_EXPR_LIST_DECL_SESG(E20, RXD8, UART8, SIG_DESC_SET(SCU414, 21));\nSIG_EXPR_LIST_DECL_SESG(E20, SD2DAT3, SD2, SIG_DESC_SET(SCU4B4, 21),\n\t\t\t  SIG_DESC_SET(SCU450, 1));\nSIG_EXPR_LIST_DECL_SEMG(E20, SALT14, SALT14G0, SALT14,\n\t\t\tSIG_DESC_SET(SCU694, 21));\nPIN_DECL_3(E20, GPIOG5, RXD8, SD2DAT3, SALT14);\nGROUP_DECL(SALT14G0, E20);\n\nFUNC_GROUP_DECL(UART8, A21, E20);\n\n#define D21 54\nSIG_EXPR_LIST_DECL_SESG(D21, TXD9, UART9, SIG_DESC_SET(SCU414, 22));\nSIG_EXPR_LIST_DECL_SESG(D21, SD2CD, SD2, SIG_DESC_SET(SCU4B4, 22),\n\t\t\t  SIG_DESC_SET(SCU450, 1));\nSIG_EXPR_LIST_DECL_SEMG(D21, SALT15, SALT15G0, SALT15,\n\t\t\tSIG_DESC_SET(SCU694, 22));\nPIN_DECL_3(D21, GPIOG6, TXD9, SD2CD, SALT15);\nGROUP_DECL(SALT15G0, D21);\n\n#define B21 55\nSIG_EXPR_LIST_DECL_SESG(B21, RXD9, UART9, SIG_DESC_SET(SCU414, 23));\nSIG_EXPR_LIST_DECL_SESG(B21, SD2WP, SD2, SIG_DESC_SET(SCU4B4, 23),\n\t\t\tSIG_DESC_SET(SCU450, 1));\nSIG_EXPR_LIST_DECL_SEMG(B21, SALT16, SALT16G0, SALT16,\n\t\t\tSIG_DESC_SET(SCU694, 23));\nPIN_DECL_3(B21, GPIOG7, RXD9, SD2WP, SALT16);\nGROUP_DECL(SALT16G0, B21);\n\nFUNC_GROUP_DECL(UART9, D21, B21);\n\nFUNC_GROUP_DECL(SD2, E21, B22, C21, A22, A21, E20, D21, B21);\n\n#define A18 56\nSIG_EXPR_LIST_DECL_SESG(A18, SGPM1CLK, SGPM1, SIG_DESC_SET(SCU414, 24));\nPIN_DECL_1(A18, GPIOH0, SGPM1CLK);\n\n#define B18 57\nSIG_EXPR_LIST_DECL_SESG(B18, SGPM1LD, SGPM1, SIG_DESC_SET(SCU414, 25));\nPIN_DECL_1(B18, GPIOH1, SGPM1LD);\n\n#define C18 58\nSIG_EXPR_LIST_DECL_SESG(C18, SGPM1O, SGPM1, SIG_DESC_SET(SCU414, 26));\nPIN_DECL_1(C18, GPIOH2, SGPM1O);\n\n#define A17 59\nSIG_EXPR_LIST_DECL_SESG(A17, SGPM1I, SGPM1, SIG_DESC_SET(SCU414, 27));\nPIN_DECL_1(A17, GPIOH3, SGPM1I);\n\nFUNC_GROUP_DECL(SGPM1, A18, B18, C18, A17);\n\n#define D18 60\nSIG_EXPR_LIST_DECL_SESG(D18, SGPS1CK, SGPS1, SIG_DESC_SET(SCU414, 28));\nSIG_EXPR_LIST_DECL_SESG(D18, SCL15, I2C15, SIG_DESC_SET(SCU4B4, 28));\nPIN_DECL_2(D18, GPIOH4, SGPS1CK, SCL15);\n\n#define B17 61\nSIG_EXPR_LIST_DECL_SESG(B17, SGPS1LD, SGPS1, SIG_DESC_SET(SCU414, 29));\nSIG_EXPR_LIST_DECL_SESG(B17, SDA15, I2C15, SIG_DESC_SET(SCU4B4, 29));\nPIN_DECL_2(B17, GPIOH5, SGPS1LD, SDA15);\n\nFUNC_GROUP_DECL(I2C15, D18, B17);\n\n#define C17 62\nSIG_EXPR_LIST_DECL_SESG(C17, SGPS1O, SGPS1, SIG_DESC_SET(SCU414, 30));\nSIG_EXPR_LIST_DECL_SESG(C17, SCL16, I2C16, SIG_DESC_SET(SCU4B4, 30));\nPIN_DECL_2(C17, GPIOH6, SGPS1O, SCL16);\n\n#define E18 63\nSIG_EXPR_LIST_DECL_SESG(E18, SGPS1I, SGPS1, SIG_DESC_SET(SCU414, 31));\nSIG_EXPR_LIST_DECL_SESG(E18, SDA16, I2C16, SIG_DESC_SET(SCU4B4, 31));\nPIN_DECL_2(E18, GPIOH7, SGPS1I, SDA16);\n\nFUNC_GROUP_DECL(I2C16, C17, E18);\nFUNC_GROUP_DECL(SGPS1, D18, B17, C17, E18);\n\n#define D17 64\nSIG_EXPR_LIST_DECL_SESG(D17, MTRSTN, JTAGM, SIG_DESC_SET(SCU418, 0));\nSIG_EXPR_LIST_DECL_SEMG(D17, TXD12, UART12G0, UART12, SIG_DESC_SET(SCU4B8, 0));\nPIN_DECL_2(D17, GPIOI0, MTRSTN, TXD12);\n\n#define A16 65\nSIG_EXPR_LIST_DECL_SESG(A16, MTDI, JTAGM, SIG_DESC_SET(SCU418, 1));\nSIG_EXPR_LIST_DECL_SEMG(A16, RXD12, UART12G0, UART12, SIG_DESC_SET(SCU4B8, 1));\nPIN_DECL_2(A16, GPIOI1, MTDI, RXD12);\n\nGROUP_DECL(UART12G0, D17, A16);\n\n#define E17 66\nSIG_EXPR_LIST_DECL_SESG(E17, MTCK, JTAGM, SIG_DESC_SET(SCU418, 2));\nSIG_EXPR_LIST_DECL_SEMG(E17, TXD13, UART13G0, UART13, SIG_DESC_SET(SCU4B8, 2));\nPIN_DECL_2(E17, GPIOI2, MTCK, TXD13);\n\n#define D16 67\nSIG_EXPR_LIST_DECL_SESG(D16, MTMS, JTAGM, SIG_DESC_SET(SCU418, 3));\nSIG_EXPR_LIST_DECL_SEMG(D16, RXD13, UART13G0, UART13, SIG_DESC_SET(SCU4B8, 3));\nPIN_DECL_2(D16, GPIOI3, MTMS, RXD13);\n\nGROUP_DECL(UART13G0, E17, D16);\n\n#define C16 68\nSIG_EXPR_LIST_DECL_SESG(C16, MTDO, JTAGM, SIG_DESC_SET(SCU418, 4));\nPIN_DECL_1(C16, GPIOI4, MTDO);\n\nFUNC_GROUP_DECL(JTAGM, D17, A16, E17, D16, C16);\n\n#define E16 69\nSIG_EXPR_LIST_DECL_SESG(E16, SIOPBO, SIOPBO, SIG_DESC_SET(SCU418, 5));\nPIN_DECL_1(E16, GPIOI5, SIOPBO);\nFUNC_GROUP_DECL(SIOPBO, E16);\n\n#define B16 70\nSIG_EXPR_LIST_DECL_SESG(B16, SIOPBI, SIOPBI, SIG_DESC_SET(SCU418, 6));\nPIN_DECL_1(B16, GPIOI6, SIOPBI);\nFUNC_GROUP_DECL(SIOPBI, B16);\n\n#define A15 71\nSIG_EXPR_LIST_DECL_SESG(A15, BMCINT, BMCINT, SIG_DESC_SET(SCU418, 7));\nSIG_EXPR_LIST_DECL_SESG(A15, SIOSCI, SIOSCI, SIG_DESC_SET(SCU4B8, 7));\nPIN_DECL_2(A15, GPIOI7, BMCINT, SIOSCI);\nFUNC_GROUP_DECL(BMCINT, A15);\nFUNC_GROUP_DECL(SIOSCI, A15);\n\n#define B20 72\nSIG_EXPR_LIST_DECL_SEMG(B20, I3C3SCL, HVI3C3, I3C3, SIG_DESC_SET(SCU418, 8));\nSIG_EXPR_LIST_DECL_SESG(B20, SCL1, I2C1, SIG_DESC_SET(SCU4B8, 8));\nPIN_DECL_2(B20, GPIOJ0, I3C3SCL, SCL1);\n\n#define A20 73\nSIG_EXPR_LIST_DECL_SEMG(A20, I3C3SDA, HVI3C3, I3C3, SIG_DESC_SET(SCU418, 9));\nSIG_EXPR_LIST_DECL_SESG(A20, SDA1, I2C1, SIG_DESC_SET(SCU4B8, 9));\nPIN_DECL_2(A20, GPIOJ1, I3C3SDA, SDA1);\n\nGROUP_DECL(HVI3C3, B20, A20);\nFUNC_GROUP_DECL(I2C1, B20, A20);\n\n#define E19 74\nSIG_EXPR_LIST_DECL_SEMG(E19, I3C4SCL, HVI3C4, I3C4, SIG_DESC_SET(SCU418, 10));\nSIG_EXPR_LIST_DECL_SESG(E19, SCL2, I2C2, SIG_DESC_SET(SCU4B8, 10));\nPIN_DECL_2(E19, GPIOJ2, I3C4SCL, SCL2);\n\n#define D20 75\nSIG_EXPR_LIST_DECL_SEMG(D20, I3C4SDA, HVI3C4, I3C4, SIG_DESC_SET(SCU418, 11));\nSIG_EXPR_LIST_DECL_SESG(D20, SDA2, I2C2, SIG_DESC_SET(SCU4B8, 11));\nPIN_DECL_2(D20, GPIOJ3, I3C4SDA, SDA2);\n\nGROUP_DECL(HVI3C4, E19, D20);\nFUNC_GROUP_DECL(I2C2, E19, D20);\n\n#define C19 76\nSIG_EXPR_LIST_DECL_SESG(C19, I3C5SCL, I3C5, SIG_DESC_SET(SCU418, 12));\nSIG_EXPR_LIST_DECL_SESG(C19, SCL3, I2C3, SIG_DESC_SET(SCU4B8, 12));\nPIN_DECL_2(C19, GPIOJ4, I3C5SCL, SCL3);\n\n#define A19 77\nSIG_EXPR_LIST_DECL_SESG(A19, I3C5SDA, I3C5, SIG_DESC_SET(SCU418, 13));\nSIG_EXPR_LIST_DECL_SESG(A19, SDA3, I2C3, SIG_DESC_SET(SCU4B8, 13));\nPIN_DECL_2(A19, GPIOJ5, I3C5SDA, SDA3);\n\nFUNC_GROUP_DECL(I3C5, C19, A19);\nFUNC_GROUP_DECL(I2C3, C19, A19);\n\n#define C20 78\nSIG_EXPR_LIST_DECL_SESG(C20, I3C6SCL, I3C6, SIG_DESC_SET(SCU418, 14));\nSIG_EXPR_LIST_DECL_SESG(C20, SCL4, I2C4, SIG_DESC_SET(SCU4B8, 14));\nPIN_DECL_2(C20, GPIOJ6, I3C6SCL, SCL4);\n\n#define D19 79\nSIG_EXPR_LIST_DECL_SESG(D19, I3C6SDA, I3C6, SIG_DESC_SET(SCU418, 15));\nSIG_EXPR_LIST_DECL_SESG(D19, SDA4, I2C4, SIG_DESC_SET(SCU4B8, 15));\nPIN_DECL_2(D19, GPIOJ7, I3C6SDA, SDA4);\n\nFUNC_GROUP_DECL(I3C6, C20, D19);\nFUNC_GROUP_DECL(I2C4, C20, D19);\n\n#define A11 80\nSIG_EXPR_LIST_DECL_SESG(A11, SCL5, I2C5, SIG_DESC_SET(SCU418, 16));\nPIN_DECL_1(A11, GPIOK0, SCL5);\n\n#define C11 81\nSIG_EXPR_LIST_DECL_SESG(C11, SDA5, I2C5, SIG_DESC_SET(SCU418, 17));\nPIN_DECL_1(C11, GPIOK1, SDA5);\n\nFUNC_GROUP_DECL(I2C5, A11, C11);\n\n#define D12 82\nSIG_EXPR_LIST_DECL_SESG(D12, SCL6, I2C6, SIG_DESC_SET(SCU418, 18));\nPIN_DECL_1(D12, GPIOK2, SCL6);\n\n#define E13 83\nSIG_EXPR_LIST_DECL_SESG(E13, SDA6, I2C6, SIG_DESC_SET(SCU418, 19));\nPIN_DECL_1(E13, GPIOK3, SDA6);\n\nFUNC_GROUP_DECL(I2C6, D12, E13);\n\n#define D11 84\nSIG_EXPR_LIST_DECL_SESG(D11, SCL7, I2C7, SIG_DESC_SET(SCU418, 20));\nPIN_DECL_1(D11, GPIOK4, SCL7);\n\n#define E11 85\nSIG_EXPR_LIST_DECL_SESG(E11, SDA7, I2C7, SIG_DESC_SET(SCU418, 21));\nPIN_DECL_1(E11, GPIOK5, SDA7);\n\nFUNC_GROUP_DECL(I2C7, D11, E11);\n\n#define F13 86\nSIG_EXPR_LIST_DECL_SESG(F13, SCL8, I2C8, SIG_DESC_SET(SCU418, 22));\nPIN_DECL_1(F13, GPIOK6, SCL8);\n\n#define E12 87\nSIG_EXPR_LIST_DECL_SESG(E12, SDA8, I2C8, SIG_DESC_SET(SCU418, 23));\nPIN_DECL_1(E12, GPIOK7, SDA8);\n\nFUNC_GROUP_DECL(I2C8, F13, E12);\n\n#define D15 88\nSIG_EXPR_LIST_DECL_SESG(D15, SCL9, I2C9, SIG_DESC_SET(SCU418, 24));\nPIN_DECL_1(D15, GPIOL0, SCL9);\n\n#define A14 89\nSIG_EXPR_LIST_DECL_SESG(A14, SDA9, I2C9, SIG_DESC_SET(SCU418, 25));\nPIN_DECL_1(A14, GPIOL1, SDA9);\n\nFUNC_GROUP_DECL(I2C9, D15, A14);\n\n#define E15 90\nSIG_EXPR_LIST_DECL_SESG(E15, SCL10, I2C10, SIG_DESC_SET(SCU418, 26));\nPIN_DECL_1(E15, GPIOL2, SCL10);\n\n#define A13 91\nSIG_EXPR_LIST_DECL_SESG(A13, SDA10, I2C10, SIG_DESC_SET(SCU418, 27));\nPIN_DECL_1(A13, GPIOL3, SDA10);\n\nFUNC_GROUP_DECL(I2C10, E15, A13);\n\n#define C15 92\nSSSF_PIN_DECL(C15, GPIOL4, TXD3, SIG_DESC_SET(SCU418, 28));\n\n#define F15 93\nSSSF_PIN_DECL(F15, GPIOL5, RXD3, SIG_DESC_SET(SCU418, 29));\n\n#define B14 94\nSSSF_PIN_DECL(B14, GPIOL6, VGAHS, SIG_DESC_SET(SCU418, 30));\n\n#define C14 95\nSSSF_PIN_DECL(C14, GPIOL7, VGAVS, SIG_DESC_SET(SCU418, 31));\n\n#define D14 96\nSSSF_PIN_DECL(D14, GPIOM0, NCTS1, SIG_DESC_SET(SCU41C, 0));\n\n#define B13 97\nSSSF_PIN_DECL(B13, GPIOM1, NDCD1, SIG_DESC_SET(SCU41C, 1));\n\n#define A12 98\nSSSF_PIN_DECL(A12, GPIOM2, NDSR1, SIG_DESC_SET(SCU41C, 2));\n\n#define E14 99\nSSSF_PIN_DECL(E14, GPIOM3, NRI1, SIG_DESC_SET(SCU41C, 3));\n\n#define B12 100\nSSSF_PIN_DECL(B12, GPIOM4, NDTR1, SIG_DESC_SET(SCU41C, 4));\n\n#define C12 101\nSSSF_PIN_DECL(C12, GPIOM5, NRTS1, SIG_DESC_SET(SCU41C, 5));\n\n#define C13 102\nSSSF_PIN_DECL(C13, GPIOM6, TXD1, SIG_DESC_SET(SCU41C, 6));\n\n#define D13 103\nSSSF_PIN_DECL(D13, GPIOM7, RXD1, SIG_DESC_SET(SCU41C, 7));\n\n#define P25 104\nSSSF_PIN_DECL(P25, GPION0, NCTS2, SIG_DESC_SET(SCU41C, 8));\n\n#define N23 105\nSSSF_PIN_DECL(N23, GPION1, NDCD2, SIG_DESC_SET(SCU41C, 9));\n\n#define N25 106\nSSSF_PIN_DECL(N25, GPION2, NDSR2, SIG_DESC_SET(SCU41C, 10));\n\n#define N24 107\nSSSF_PIN_DECL(N24, GPION3, NRI2, SIG_DESC_SET(SCU41C, 11));\n\n#define P26 108\nSSSF_PIN_DECL(P26, GPION4, NDTR2, SIG_DESC_SET(SCU41C, 12));\n\n#define M23 109\nSSSF_PIN_DECL(M23, GPION5, NRTS2, SIG_DESC_SET(SCU41C, 13));\n\n#define N26 110\nSSSF_PIN_DECL(N26, GPION6, TXD2, SIG_DESC_SET(SCU41C, 14));\n\n#define M26 111\nSSSF_PIN_DECL(M26, GPION7, RXD2, SIG_DESC_SET(SCU41C, 15));\n\n#define AD26 112\nSSSF_PIN_DECL(AD26, GPIOO0, PWM0, SIG_DESC_SET(SCU41C, 16));\n\n#define AD22 113\nSSSF_PIN_DECL(AD22, GPIOO1, PWM1, SIG_DESC_SET(SCU41C, 17));\n\n#define AD23 114\nSSSF_PIN_DECL(AD23, GPIOO2, PWM2, SIG_DESC_SET(SCU41C, 18));\n\n#define AD24 115\nSSSF_PIN_DECL(AD24, GPIOO3, PWM3, SIG_DESC_SET(SCU41C, 19));\n\n#define AD25 116\nSSSF_PIN_DECL(AD25, GPIOO4, PWM4, SIG_DESC_SET(SCU41C, 20));\n\n#define AC22 117\nSSSF_PIN_DECL(AC22, GPIOO5, PWM5, SIG_DESC_SET(SCU41C, 21));\n\n#define AC24 118\nSSSF_PIN_DECL(AC24, GPIOO6, PWM6, SIG_DESC_SET(SCU41C, 22));\n\n#define AC23 119\nSSSF_PIN_DECL(AC23, GPIOO7, PWM7, SIG_DESC_SET(SCU41C, 23));\n\n#define AB22 120\nSIG_EXPR_LIST_DECL_SEMG(AB22, PWM8, PWM8G1, PWM8, SIG_DESC_SET(SCU41C, 24));\nSIG_EXPR_LIST_DECL_SESG(AB22, THRUIN0, THRU0, SIG_DESC_SET(SCU4BC, 24));\nPIN_DECL_2(AB22, GPIOP0, PWM8, THRUIN0);\nGROUP_DECL(PWM8G1, AB22);\nFUNC_DECL_2(PWM8, PWM8G0, PWM8G1);\n\n#define W24 121\nSIG_EXPR_LIST_DECL_SEMG(W24, PWM9, PWM9G1, PWM9, SIG_DESC_SET(SCU41C, 25));\nSIG_EXPR_LIST_DECL_SESG(W24, THRUOUT0, THRU0, SIG_DESC_SET(SCU4BC, 25));\nPIN_DECL_2(W24, GPIOP1, PWM9, THRUOUT0);\n\nFUNC_GROUP_DECL(THRU0, AB22, W24);\n\nGROUP_DECL(PWM9G1, W24);\nFUNC_DECL_2(PWM9, PWM9G0, PWM9G1);\n\n#define AA23 122\nSIG_EXPR_LIST_DECL_SEMG(AA23, PWM10, PWM10G1, PWM10, SIG_DESC_SET(SCU41C, 26));\nSIG_EXPR_LIST_DECL_SESG(AA23, THRUIN1, THRU1, SIG_DESC_SET(SCU4BC, 26));\nPIN_DECL_2(AA23, GPIOP2, PWM10, THRUIN1);\nGROUP_DECL(PWM10G1, AA23);\nFUNC_DECL_2(PWM10, PWM10G0, PWM10G1);\n\n#define AA24 123\nSIG_EXPR_LIST_DECL_SEMG(AA24, PWM11, PWM11G1, PWM11, SIG_DESC_SET(SCU41C, 27));\nSIG_EXPR_LIST_DECL_SESG(AA24, THRUOUT1, THRU1, SIG_DESC_SET(SCU4BC, 27));\nPIN_DECL_2(AA24, GPIOP3, PWM11, THRUOUT1);\nGROUP_DECL(PWM11G1, AA24);\nFUNC_DECL_2(PWM11, PWM11G0, PWM11G1);\n\nFUNC_GROUP_DECL(THRU1, AA23, AA24);\n\n#define W23 124\nSIG_EXPR_LIST_DECL_SEMG(W23, PWM12, PWM12G1, PWM12, SIG_DESC_SET(SCU41C, 28));\nSIG_EXPR_LIST_DECL_SESG(W23, THRUIN2, THRU2, SIG_DESC_SET(SCU4BC, 28));\nPIN_DECL_2(W23, GPIOP4, PWM12, THRUIN2);\nGROUP_DECL(PWM12G1, W23);\nFUNC_DECL_2(PWM12, PWM12G0, PWM12G1);\n\n#define AB23 125\nSIG_EXPR_LIST_DECL_SEMG(AB23, PWM13, PWM13G1, PWM13, SIG_DESC_SET(SCU41C, 29));\nSIG_EXPR_LIST_DECL_SESG(AB23, THRUOUT2, THRU2, SIG_DESC_SET(SCU4BC, 29));\nPIN_DECL_2(AB23, GPIOP5, PWM13, THRUOUT2);\nGROUP_DECL(PWM13G1, AB23);\nFUNC_DECL_2(PWM13, PWM13G0, PWM13G1);\n\nFUNC_GROUP_DECL(THRU2, W23, AB23);\n\n#define AB24 126\nSIG_EXPR_LIST_DECL_SEMG(AB24, PWM14, PWM14G1, PWM14, SIG_DESC_SET(SCU41C, 30));\nSIG_EXPR_LIST_DECL_SESG(AB24, THRUIN3, THRU3, SIG_DESC_SET(SCU4BC, 30));\nPIN_DECL_2(AB24, GPIOP6, PWM14, THRUIN3);\nGROUP_DECL(PWM14G1, AB24);\nFUNC_DECL_2(PWM14, PWM14G0, PWM14G1);\n\n#define Y23 127\nSIG_EXPR_LIST_DECL_SEMG(Y23, PWM15, PWM15G1, PWM15, SIG_DESC_SET(SCU41C, 31));\nSIG_EXPR_LIST_DECL_SESG(Y23, THRUOUT3, THRU3, SIG_DESC_SET(SCU4BC, 31));\nSIG_EXPR_LIST_DECL_SESG(Y23, HEARTBEAT, HEARTBEAT, SIG_DESC_SET(SCU69C, 31));\nPIN_DECL_3(Y23, GPIOP7, PWM15, THRUOUT3, HEARTBEAT);\nGROUP_DECL(PWM15G1, Y23);\nFUNC_DECL_2(PWM15, PWM15G0, PWM15G1);\n\nFUNC_GROUP_DECL(THRU3, AB24, Y23);\nFUNC_GROUP_DECL(HEARTBEAT, Y23);\n\n#define AA25 128\nSSSF_PIN_DECL(AA25, GPIOQ0, TACH0, SIG_DESC_SET(SCU430, 0));\n\n#define AB25 129\nSSSF_PIN_DECL(AB25, GPIOQ1, TACH1, SIG_DESC_SET(SCU430, 1));\n\n#define Y24 130\nSSSF_PIN_DECL(Y24, GPIOQ2, TACH2, SIG_DESC_SET(SCU430, 2));\n\n#define AB26 131\nSSSF_PIN_DECL(AB26, GPIOQ3, TACH3, SIG_DESC_SET(SCU430, 3));\n\n#define Y26 132\nSSSF_PIN_DECL(Y26, GPIOQ4, TACH4, SIG_DESC_SET(SCU430, 4));\n\n#define AC26 133\nSSSF_PIN_DECL(AC26, GPIOQ5, TACH5, SIG_DESC_SET(SCU430, 5));\n\n#define Y25 134\nSSSF_PIN_DECL(Y25, GPIOQ6, TACH6, SIG_DESC_SET(SCU430, 6));\n\n#define AA26 135\nSSSF_PIN_DECL(AA26, GPIOQ7, TACH7, SIG_DESC_SET(SCU430, 7));\n\n#define V25 136\nSSSF_PIN_DECL(V25, GPIOR0, TACH8, SIG_DESC_SET(SCU430, 8));\n\n#define U24 137\nSSSF_PIN_DECL(U24, GPIOR1, TACH9, SIG_DESC_SET(SCU430, 9));\n\n#define V24 138\nSSSF_PIN_DECL(V24, GPIOR2, TACH10, SIG_DESC_SET(SCU430, 10));\n\n#define V26 139\nSSSF_PIN_DECL(V26, GPIOR3, TACH11, SIG_DESC_SET(SCU430, 11));\n\n#define U25 140\nSSSF_PIN_DECL(U25, GPIOR4, TACH12, SIG_DESC_SET(SCU430, 12));\n\n#define T23 141\nSSSF_PIN_DECL(T23, GPIOR5, TACH13, SIG_DESC_SET(SCU430, 13));\n\n#define W26 142\nSSSF_PIN_DECL(W26, GPIOR6, TACH14, SIG_DESC_SET(SCU430, 14));\n\n#define U26 143\nSSSF_PIN_DECL(U26, GPIOR7, TACH15, SIG_DESC_SET(SCU430, 15));\n\n#define R23 144\nSIG_EXPR_LIST_DECL_SESG(R23, MDC1, MDIO1, SIG_DESC_SET(SCU430, 16));\nPIN_DECL_1(R23, GPIOS0, MDC1);\n\n#define T25 145\nSIG_EXPR_LIST_DECL_SESG(T25, MDIO1, MDIO1, SIG_DESC_SET(SCU430, 17));\nPIN_DECL_1(T25, GPIOS1, MDIO1);\n\nFUNC_GROUP_DECL(MDIO1, R23, T25);\n\n#define T26 146\nSSSF_PIN_DECL(T26, GPIOS2, PEWAKE, SIG_DESC_SET(SCU430, 18));\n\n#define R24 147\nSSSF_PIN_DECL(R24, GPIOS3, OSCCLK, SIG_DESC_SET(SCU430, 19));\n\n#define R26 148\nSIG_EXPR_LIST_DECL_SESG(R26, TXD10, UART10, SIG_DESC_SET(SCU430, 20));\nPIN_DECL_1(R26, GPIOS4, TXD10);\n\n#define P24 149\nSIG_EXPR_LIST_DECL_SESG(P24, RXD10, UART10, SIG_DESC_SET(SCU430, 21));\nPIN_DECL_1(P24, GPIOS5, RXD10);\n\nFUNC_GROUP_DECL(UART10, R26, P24);\n\n#define P23 150\nSIG_EXPR_LIST_DECL_SESG(P23, TXD11, UART11, SIG_DESC_SET(SCU430, 22));\nPIN_DECL_1(P23, GPIOS6, TXD11);\n\n#define T24 151\nSIG_EXPR_LIST_DECL_SESG(T24, RXD11, UART11, SIG_DESC_SET(SCU430, 23));\nPIN_DECL_1(T24, GPIOS7, RXD11);\n\nFUNC_GROUP_DECL(UART11, P23, T24);\n\n#define AD20 152\nSIG_EXPR_LIST_DECL_SESG(AD20, GPIT0, GPIT0, SIG_DESC_SET(SCU430, 24));\nSIG_EXPR_LIST_DECL_SESG(AD20, ADC0, ADC0);\nPIN_DECL_(AD20, SIG_EXPR_LIST_PTR(AD20, GPIT0), SIG_EXPR_LIST_PTR(AD20, ADC0));\nFUNC_GROUP_DECL(GPIT0, AD20);\nFUNC_GROUP_DECL(ADC0, AD20);\n\n#define AC18 153\nSIG_EXPR_LIST_DECL_SESG(AC18, GPIT1, GPIT1, SIG_DESC_SET(SCU430, 25));\nSIG_EXPR_LIST_DECL_SESG(AC18, ADC1, ADC1);\nPIN_DECL_(AC18, SIG_EXPR_LIST_PTR(AC18, GPIT1), SIG_EXPR_LIST_PTR(AC18, ADC1));\nFUNC_GROUP_DECL(GPIT1, AC18);\nFUNC_GROUP_DECL(ADC1, AC18);\n\n#define AE19 154\nSIG_EXPR_LIST_DECL_SESG(AE19, GPIT2, GPIT2, SIG_DESC_SET(SCU430, 26));\nSIG_EXPR_LIST_DECL_SESG(AE19, ADC2, ADC2);\nPIN_DECL_(AE19, SIG_EXPR_LIST_PTR(AE19, GPIT2), SIG_EXPR_LIST_PTR(AE19, ADC2));\nFUNC_GROUP_DECL(GPIT2, AE19);\nFUNC_GROUP_DECL(ADC2, AE19);\n\n#define AD19 155\nSIG_EXPR_LIST_DECL_SESG(AD19, GPIT3, GPIT3, SIG_DESC_SET(SCU430, 27));\nSIG_EXPR_LIST_DECL_SESG(AD19, ADC3, ADC3);\nPIN_DECL_(AD19, SIG_EXPR_LIST_PTR(AD19, GPIT3), SIG_EXPR_LIST_PTR(AD19, ADC3));\nFUNC_GROUP_DECL(GPIT3, AD19);\nFUNC_GROUP_DECL(ADC3, AD19);\n\n#define AC19 156\nSIG_EXPR_LIST_DECL_SESG(AC19, GPIT4, GPIT4, SIG_DESC_SET(SCU430, 28));\nSIG_EXPR_LIST_DECL_SESG(AC19, ADC4, ADC4);\nPIN_DECL_(AC19, SIG_EXPR_LIST_PTR(AC19, GPIT4), SIG_EXPR_LIST_PTR(AC19, ADC4));\nFUNC_GROUP_DECL(GPIT4, AC19);\nFUNC_GROUP_DECL(ADC4, AC19);\n\n#define AB19 157\nSIG_EXPR_LIST_DECL_SESG(AB19, GPIT5, GPIT5, SIG_DESC_SET(SCU430, 29));\nSIG_EXPR_LIST_DECL_SESG(AB19, ADC5, ADC5);\nPIN_DECL_(AB19, SIG_EXPR_LIST_PTR(AB19, GPIT5), SIG_EXPR_LIST_PTR(AB19, ADC5));\nFUNC_GROUP_DECL(GPIT5, AB19);\nFUNC_GROUP_DECL(ADC5, AB19);\n\n#define AB18 158\nSIG_EXPR_LIST_DECL_SESG(AB18, GPIT6, GPIT6, SIG_DESC_SET(SCU430, 30));\nSIG_EXPR_LIST_DECL_SESG(AB18, ADC6, ADC6);\nPIN_DECL_(AB18, SIG_EXPR_LIST_PTR(AB18, GPIT6), SIG_EXPR_LIST_PTR(AB18, ADC6));\nFUNC_GROUP_DECL(GPIT6, AB18);\nFUNC_GROUP_DECL(ADC6, AB18);\n\n#define AE18 159\nSIG_EXPR_LIST_DECL_SESG(AE18, GPIT7, GPIT7, SIG_DESC_SET(SCU430, 31));\nSIG_EXPR_LIST_DECL_SESG(AE18, ADC7, ADC7);\nPIN_DECL_(AE18, SIG_EXPR_LIST_PTR(AE18, GPIT7), SIG_EXPR_LIST_PTR(AE18, ADC7));\nFUNC_GROUP_DECL(GPIT7, AE18);\nFUNC_GROUP_DECL(ADC7, AE18);\n\n#define AB16 160\nSIG_EXPR_LIST_DECL_SEMG(AB16, SALT9, SALT9G1, SALT9, SIG_DESC_SET(SCU434, 0),\n\t\t\tSIG_DESC_CLEAR(SCU694, 16));\nSIG_EXPR_LIST_DECL_SESG(AB16, GPIU0, GPIU0, SIG_DESC_SET(SCU434, 0),\n\t\t\tSIG_DESC_SET(SCU694, 16));\nSIG_EXPR_LIST_DECL_SESG(AB16, ADC8, ADC8);\nPIN_DECL_(AB16, SIG_EXPR_LIST_PTR(AB16, SALT9), SIG_EXPR_LIST_PTR(AB16, GPIU0),\n\t  SIG_EXPR_LIST_PTR(AB16, ADC8));\nGROUP_DECL(SALT9G1, AB16);\nFUNC_DECL_2(SALT9, SALT9G0, SALT9G1);\nFUNC_GROUP_DECL(GPIU0, AB16);\nFUNC_GROUP_DECL(ADC8, AB16);\n\n#define AA17 161\nSIG_EXPR_LIST_DECL_SEMG(AA17, SALT10, SALT10G1, SALT10, SIG_DESC_SET(SCU434, 1),\n\t\t\tSIG_DESC_CLEAR(SCU694, 17));\nSIG_EXPR_LIST_DECL_SESG(AA17, GPIU1, GPIU1, SIG_DESC_SET(SCU434, 1),\n\t\t\tSIG_DESC_SET(SCU694, 17));\nSIG_EXPR_LIST_DECL_SESG(AA17, ADC9, ADC9);\nPIN_DECL_(AA17, SIG_EXPR_LIST_PTR(AA17, SALT10), SIG_EXPR_LIST_PTR(AA17, GPIU1),\n\t  SIG_EXPR_LIST_PTR(AA17, ADC9));\nGROUP_DECL(SALT10G1, AA17);\nFUNC_DECL_2(SALT10, SALT10G0, SALT10G1);\nFUNC_GROUP_DECL(GPIU1, AA17);\nFUNC_GROUP_DECL(ADC9, AA17);\n\n#define AB17 162\nSIG_EXPR_LIST_DECL_SEMG(AB17, SALT11, SALT11G1, SALT11, SIG_DESC_SET(SCU434, 2),\n\t\t\tSIG_DESC_CLEAR(SCU694, 18));\nSIG_EXPR_LIST_DECL_SESG(AB17, GPIU2, GPIU2, SIG_DESC_SET(SCU434, 2),\n\t\t\tSIG_DESC_SET(SCU694, 18));\nSIG_EXPR_LIST_DECL_SESG(AB17, ADC10, ADC10);\nPIN_DECL_(AB17, SIG_EXPR_LIST_PTR(AB17, SALT11), SIG_EXPR_LIST_PTR(AB17, GPIU2),\n\t  SIG_EXPR_LIST_PTR(AB17, ADC10));\nGROUP_DECL(SALT11G1, AB17);\nFUNC_DECL_2(SALT11, SALT11G0, SALT11G1);\nFUNC_GROUP_DECL(GPIU2, AB17);\nFUNC_GROUP_DECL(ADC10, AB17);\n\n#define AE16 163\nSIG_EXPR_LIST_DECL_SEMG(AE16, SALT12, SALT12G1, SALT12, SIG_DESC_SET(SCU434, 3),\n\t\t\tSIG_DESC_CLEAR(SCU694, 19));\nSIG_EXPR_LIST_DECL_SESG(AE16, GPIU3, GPIU3, SIG_DESC_SET(SCU434, 3),\n\t\t\tSIG_DESC_SET(SCU694, 19));\nSIG_EXPR_LIST_DECL_SESG(AE16, ADC11, ADC11);\nPIN_DECL_(AE16, SIG_EXPR_LIST_PTR(AE16, SALT12), SIG_EXPR_LIST_PTR(AE16, GPIU3),\n\t  SIG_EXPR_LIST_PTR(AE16, ADC11));\nGROUP_DECL(SALT12G1, AE16);\nFUNC_DECL_2(SALT12, SALT12G0, SALT12G1);\nFUNC_GROUP_DECL(GPIU3, AE16);\nFUNC_GROUP_DECL(ADC11, AE16);\n\n#define AC16 164\nSIG_EXPR_LIST_DECL_SEMG(AC16, SALT13, SALT13G1, SALT13, SIG_DESC_SET(SCU434, 4),\n\t\t\tSIG_DESC_CLEAR(SCU694, 20));\nSIG_EXPR_LIST_DECL_SESG(AC16, GPIU4, GPIU4, SIG_DESC_SET(SCU434, 4),\n\t\t\tSIG_DESC_SET(SCU694, 20));\nSIG_EXPR_LIST_DECL_SESG(AC16, ADC12, ADC12);\nPIN_DECL_(AC16, SIG_EXPR_LIST_PTR(AC16, SALT13), SIG_EXPR_LIST_PTR(AC16, GPIU4),\n\t  SIG_EXPR_LIST_PTR(AC16, ADC12));\nGROUP_DECL(SALT13G1, AC16);\nFUNC_DECL_2(SALT13, SALT13G0, SALT13G1);\nFUNC_GROUP_DECL(GPIU4, AC16);\nFUNC_GROUP_DECL(ADC12, AC16);\n\n#define AA16 165\nSIG_EXPR_LIST_DECL_SEMG(AA16, SALT14, SALT14G1, SALT14, SIG_DESC_SET(SCU434, 5),\n\t\t\tSIG_DESC_CLEAR(SCU694, 21));\nSIG_EXPR_LIST_DECL_SESG(AA16, GPIU5, GPIU5, SIG_DESC_SET(SCU434, 5),\n\t\t\tSIG_DESC_SET(SCU694, 21));\nSIG_EXPR_LIST_DECL_SESG(AA16, ADC13, ADC13);\nPIN_DECL_(AA16, SIG_EXPR_LIST_PTR(AA16, SALT14), SIG_EXPR_LIST_PTR(AA16, GPIU5),\n\t  SIG_EXPR_LIST_PTR(AA16, ADC13));\nGROUP_DECL(SALT14G1, AA16);\nFUNC_DECL_2(SALT14, SALT14G0, SALT14G1);\nFUNC_GROUP_DECL(GPIU5, AA16);\nFUNC_GROUP_DECL(ADC13, AA16);\n\n#define AD16 166\nSIG_EXPR_LIST_DECL_SEMG(AD16, SALT15, SALT15G1, SALT15, SIG_DESC_SET(SCU434, 6),\n\t\t\tSIG_DESC_CLEAR(SCU694, 22));\nSIG_EXPR_LIST_DECL_SESG(AD16, GPIU6, GPIU6, SIG_DESC_SET(SCU434, 6),\n\t\t\tSIG_DESC_SET(SCU694, 22));\nSIG_EXPR_LIST_DECL_SESG(AD16, ADC14, ADC14);\nPIN_DECL_(AD16, SIG_EXPR_LIST_PTR(AD16, SALT15), SIG_EXPR_LIST_PTR(AD16, GPIU6),\n\t  SIG_EXPR_LIST_PTR(AD16, ADC14));\nGROUP_DECL(SALT15G1, AD16);\nFUNC_DECL_2(SALT15, SALT15G0, SALT15G1);\nFUNC_GROUP_DECL(GPIU6, AD16);\nFUNC_GROUP_DECL(ADC14, AD16);\n\n#define AC17 167\nSIG_EXPR_LIST_DECL_SEMG(AC17, SALT16, SALT16G1, SALT16, SIG_DESC_SET(SCU434, 7),\n\t\t\tSIG_DESC_CLEAR(SCU694, 23));\nSIG_EXPR_LIST_DECL_SESG(AC17, GPIU7, GPIU7, SIG_DESC_SET(SCU434, 7),\n\t\t\tSIG_DESC_SET(SCU694, 23));\nSIG_EXPR_LIST_DECL_SESG(AC17, ADC15, ADC15);\nPIN_DECL_(AC17, SIG_EXPR_LIST_PTR(AC17, SALT16), SIG_EXPR_LIST_PTR(AC17, GPIU7),\n\t  SIG_EXPR_LIST_PTR(AC17, ADC15));\nGROUP_DECL(SALT16G1, AC17);\nFUNC_DECL_2(SALT16, SALT16G0, SALT16G1);\nFUNC_GROUP_DECL(GPIU7, AC17);\nFUNC_GROUP_DECL(ADC15, AC17);\n\n#define AB15 168\nSSSF_PIN_DECL(AB15, GPIOV0, SIOS3, SIG_DESC_SET(SCU434, 8));\n\n#define AF14 169\nSSSF_PIN_DECL(AF14, GPIOV1, SIOS5, SIG_DESC_SET(SCU434, 9));\n\n#define AD14 170\nSSSF_PIN_DECL(AD14, GPIOV2, SIOPWREQ, SIG_DESC_SET(SCU434, 10));\n\n#define AC15 171\nSSSF_PIN_DECL(AC15, GPIOV3, SIOONCTRL, SIG_DESC_SET(SCU434, 11));\n\n#define AE15 172\nSSSF_PIN_DECL(AE15, GPIOV4, SIOPWRGD, SIG_DESC_SET(SCU434, 12));\n\n#define AE14 173\nSIG_EXPR_LIST_DECL_SESG(AE14, LPCPD, LPCPD, SIG_DESC_SET(SCU434, 13));\nSIG_EXPR_LIST_DECL_SESG(AE14, LHPD, LHPD, SIG_DESC_SET(SCU4D4, 13));\nPIN_DECL_2(AE14, GPIOV5, LPCPD, LHPD);\nFUNC_GROUP_DECL(LPCPD, AE14);\nFUNC_GROUP_DECL(LHPD, AE14);\n\n#define AD15 174\nSSSF_PIN_DECL(AD15, GPIOV6, LPCPME, SIG_DESC_SET(SCU434, 14));\n\n#define AF15 175\nSSSF_PIN_DECL(AF15, GPIOV7, LPCSMI, SIG_DESC_SET(SCU434, 15));\n\n#define AB7 176\nSIG_EXPR_LIST_DECL_SESG(AB7, LAD0, LPC, SIG_DESC_SET(SCU434, 16),\n\t\t\t  SIG_DESC_SET(SCU510, 6));\nSIG_EXPR_LIST_DECL_SESG(AB7, ESPID0, ESPI, SIG_DESC_SET(SCU434, 16));\nPIN_DECL_2(AB7, GPIOW0, LAD0, ESPID0);\n\n#define AB8 177\nSIG_EXPR_LIST_DECL_SESG(AB8, LAD1, LPC, SIG_DESC_SET(SCU434, 17),\n\t\t\t  SIG_DESC_SET(SCU510, 6));\nSIG_EXPR_LIST_DECL_SESG(AB8, ESPID1, ESPI, SIG_DESC_SET(SCU434, 17));\nPIN_DECL_2(AB8, GPIOW1, LAD1, ESPID1);\n\n#define AC8 178\nSIG_EXPR_LIST_DECL_SESG(AC8, LAD2, LPC, SIG_DESC_SET(SCU434, 18),\n\t\t\t  SIG_DESC_SET(SCU510, 6));\nSIG_EXPR_LIST_DECL_SESG(AC8, ESPID2, ESPI, SIG_DESC_SET(SCU434, 18));\nPIN_DECL_2(AC8, GPIOW2, LAD2, ESPID2);\n\n#define AC7 179\nSIG_EXPR_LIST_DECL_SESG(AC7, LAD3, LPC, SIG_DESC_SET(SCU434, 19),\n\t\t\t  SIG_DESC_SET(SCU510, 6));\nSIG_EXPR_LIST_DECL_SESG(AC7, ESPID3, ESPI, SIG_DESC_SET(SCU434, 19));\nPIN_DECL_2(AC7, GPIOW3, LAD3, ESPID3);\n\n#define AE7 180\nSIG_EXPR_LIST_DECL_SESG(AE7, LCLK, LPC, SIG_DESC_SET(SCU434, 20),\n\t\t\t  SIG_DESC_SET(SCU510, 6));\nSIG_EXPR_LIST_DECL_SESG(AE7, ESPICK, ESPI, SIG_DESC_SET(SCU434, 20));\nPIN_DECL_2(AE7, GPIOW4, LCLK, ESPICK);\n\n#define AF7 181\nSIG_EXPR_LIST_DECL_SESG(AF7, LFRAME, LPC, SIG_DESC_SET(SCU434, 21),\n\t\t\t  SIG_DESC_SET(SCU510, 6));\nSIG_EXPR_LIST_DECL_SESG(AF7, ESPICS, ESPI, SIG_DESC_SET(SCU434, 21));\nPIN_DECL_2(AF7, GPIOW5, LFRAME, ESPICS);\n\n#define AD7 182\nSIG_EXPR_LIST_DECL_SESG(AD7, LSIRQ, LSIRQ, SIG_DESC_SET(SCU434, 22),\n\t\t\t  SIG_DESC_SET(SCU510, 6));\nSIG_EXPR_LIST_DECL_SESG(AD7, ESPIALT, ESPIALT, SIG_DESC_SET(SCU434, 22));\nPIN_DECL_2(AD7, GPIOW6, LSIRQ, ESPIALT);\nFUNC_GROUP_DECL(LSIRQ, AD7);\nFUNC_GROUP_DECL(ESPIALT, AD7);\n\n#define AD8 183\nSIG_EXPR_LIST_DECL_SESG(AD8, LPCRST, LPC, SIG_DESC_SET(SCU434, 23),\n\t\t\t  SIG_DESC_SET(SCU510, 6));\nSIG_EXPR_LIST_DECL_SESG(AD8, ESPIRST, ESPI, SIG_DESC_SET(SCU434, 23));\nPIN_DECL_2(AD8, GPIOW7, LPCRST, ESPIRST);\n\nFUNC_GROUP_DECL(LPC, AB7, AB8, AC8, AC7, AE7, AF7, AD8);\nFUNC_GROUP_DECL(ESPI, AB7, AB8, AC8, AC7, AE7, AF7, AD8);\n\n#define AE8 184\nSIG_EXPR_LIST_DECL_SEMG(AE8, SPI2CS0, SPI2, SPI2, SIG_DESC_SET(SCU434, 24));\nPIN_DECL_1(AE8, GPIOX0, SPI2CS0);\n\n#define AA9 185\nSSSF_PIN_DECL(AA9, GPIOX1, SPI2CS1, SIG_DESC_SET(SCU434, 25));\n\n#define AC9 186\nSSSF_PIN_DECL(AC9, GPIOX2, SPI2CS2, SIG_DESC_SET(SCU434, 26));\n\n#define AF8 187\nSIG_EXPR_LIST_DECL_SEMG(AF8, SPI2CK, SPI2, SPI2, SIG_DESC_SET(SCU434, 27));\nPIN_DECL_1(AF8, GPIOX3, SPI2CK);\n\n#define AB9 188\nSIG_EXPR_LIST_DECL_SEMG(AB9, SPI2MOSI, SPI2, SPI2, SIG_DESC_SET(SCU434, 28));\nPIN_DECL_1(AB9, GPIOX4, SPI2MOSI);\n\n#define AD9 189\nSIG_EXPR_LIST_DECL_SEMG(AD9, SPI2MISO, SPI2, SPI2, SIG_DESC_SET(SCU434, 29));\nPIN_DECL_1(AD9, GPIOX5, SPI2MISO);\n\nGROUP_DECL(SPI2, AE8, AF8, AB9, AD9);\n\n#define AF9 190\nSIG_EXPR_LIST_DECL_SEMG(AF9, SPI2DQ2, QSPI2, SPI2, SIG_DESC_SET(SCU434, 30));\nSIG_EXPR_LIST_DECL_SEMG(AF9, TXD12, UART12G1, UART12, SIG_DESC_SET(SCU4D4, 30));\nPIN_DECL_2(AF9, GPIOX6, SPI2DQ2, TXD12);\n\n#define AB10 191\nSIG_EXPR_LIST_DECL_SEMG(AB10, SPI2DQ3, QSPI2, SPI2, SIG_DESC_SET(SCU434, 31));\nSIG_EXPR_LIST_DECL_SEMG(AB10, RXD12, UART12G1, UART12,\n\t\t\tSIG_DESC_SET(SCU4D4, 31));\nPIN_DECL_2(AB10, GPIOX7, SPI2DQ3, RXD12);\n\nGROUP_DECL(QSPI2, AE8, AF8, AB9, AD9, AF9, AB10);\nFUNC_DECL_2(SPI2, SPI2, QSPI2);\n\nGROUP_DECL(UART12G1, AF9, AB10);\nFUNC_DECL_2(UART12, UART12G0, UART12G1);\n\n#define AF11 192\nSIG_EXPR_LIST_DECL_SESG(AF11, SALT5, SALT5, SIG_DESC_SET(SCU438, 0));\nSIG_EXPR_LIST_DECL_SESG(AF11, WDTRST1, WDTRST1, SIG_DESC_SET(SCU4D8, 0));\nPIN_DECL_2(AF11, GPIOY0, SALT5, WDTRST1);\nFUNC_GROUP_DECL(SALT5, AF11);\nFUNC_GROUP_DECL(WDTRST1, AF11);\n\n#define AD12 193\nSIG_EXPR_LIST_DECL_SESG(AD12, SALT6, SALT6, SIG_DESC_SET(SCU438, 1));\nSIG_EXPR_LIST_DECL_SESG(AD12, WDTRST2, WDTRST2, SIG_DESC_SET(SCU4D8, 1));\nPIN_DECL_2(AD12, GPIOY1, SALT6, WDTRST2);\nFUNC_GROUP_DECL(SALT6, AD12);\nFUNC_GROUP_DECL(WDTRST2, AD12);\n\n#define AE11 194\nSIG_EXPR_LIST_DECL_SESG(AE11, SALT7, SALT7, SIG_DESC_SET(SCU438, 2));\nSIG_EXPR_LIST_DECL_SESG(AE11, WDTRST3, WDTRST3, SIG_DESC_SET(SCU4D8, 2));\nPIN_DECL_2(AE11, GPIOY2, SALT7, WDTRST3);\nFUNC_GROUP_DECL(SALT7, AE11);\nFUNC_GROUP_DECL(WDTRST3, AE11);\n\n#define AA12 195\nSIG_EXPR_LIST_DECL_SESG(AA12, SALT8, SALT8, SIG_DESC_SET(SCU438, 3));\nSIG_EXPR_LIST_DECL_SESG(AA12, WDTRST4, WDTRST4, SIG_DESC_SET(SCU4D8, 3));\nPIN_DECL_2(AA12, GPIOY3, SALT8, WDTRST4);\nFUNC_GROUP_DECL(SALT8, AA12);\nFUNC_GROUP_DECL(WDTRST4, AA12);\n\n#define AE12 196\nSIG_EXPR_LIST_DECL_SESG(AE12, FWSPIQ2, FWQSPI, SIG_DESC_SET(SCU438, 4));\nSIG_EXPR_LIST_DECL_SESG(AE12, GPIOY4, GPIOY4);\nPIN_DECL_(AE12, SIG_EXPR_LIST_PTR(AE12, FWSPIQ2),\n\t  SIG_EXPR_LIST_PTR(AE12, GPIOY4));\n\n#define AF12 197\nSIG_EXPR_LIST_DECL_SESG(AF12, FWSPIQ3, FWQSPI, SIG_DESC_SET(SCU438, 5));\nSIG_EXPR_LIST_DECL_SESG(AF12, GPIOY5, GPIOY5);\nPIN_DECL_(AF12, SIG_EXPR_LIST_PTR(AF12, FWSPIQ3),\n\t  SIG_EXPR_LIST_PTR(AF12, GPIOY5));\nFUNC_GROUP_DECL(FWQSPI, AE12, AF12);\n\n#define AC12 198\nSSSF_PIN_DECL(AC12, GPIOY6, FWSPIABR, SIG_DESC_SET(SCU438, 6));\n\n#define AB12 199\nSSSF_PIN_DECL(AB12, GPIOY7, FWSPIWP, SIG_DESC_SET(SCU438, 7));\n\n#define AC10 200\nSSSF_PIN_DECL(AC10, GPIOZ0, SPI1CS1, SIG_DESC_SET(SCU438, 8));\n\n#define AD10 201\nSSSF_PIN_DECL(AD10, GPIOZ1, SPI1ABR, SIG_DESC_SET(SCU438, 9));\n\n#define AE10 202\nSSSF_PIN_DECL(AE10, GPIOZ2, SPI1WP, SIG_DESC_SET(SCU438, 10));\n\n#define AB11 203\nSIG_EXPR_LIST_DECL_SEMG(AB11, SPI1CK, SPI1, SPI1, SIG_DESC_SET(SCU438, 11));\nPIN_DECL_1(AB11, GPIOZ3, SPI1CK);\n\n#define AC11 204\nSIG_EXPR_LIST_DECL_SEMG(AC11, SPI1MOSI, SPI1, SPI1, SIG_DESC_SET(SCU438, 12));\nPIN_DECL_1(AC11, GPIOZ4, SPI1MOSI);\n\n#define AA11 205\nSIG_EXPR_LIST_DECL_SEMG(AA11, SPI1MISO, SPI1, SPI1, SIG_DESC_SET(SCU438, 13));\nPIN_DECL_1(AA11, GPIOZ5, SPI1MISO);\n\nGROUP_DECL(SPI1, AB11, AC11, AA11);\n\n#define AD11 206\nSIG_EXPR_LIST_DECL_SEMG(AD11, SPI1DQ2, QSPI1, SPI1, SIG_DESC_SET(SCU438, 14));\nSIG_EXPR_LIST_DECL_SEMG(AD11, TXD13, UART13G1, UART13,\n\t\t\tSIG_DESC_CLEAR(SCU4B8, 2), SIG_DESC_SET(SCU4D8, 14));\nPIN_DECL_2(AD11, GPIOZ6, SPI1DQ2, TXD13);\n\n#define AF10 207\nSIG_EXPR_LIST_DECL_SEMG(AF10, SPI1DQ3, QSPI1, SPI1, SIG_DESC_SET(SCU438, 15));\nSIG_EXPR_LIST_DECL_SEMG(AF10, RXD13, UART13G1, UART13,\n\t\t\tSIG_DESC_CLEAR(SCU4B8, 3), SIG_DESC_SET(SCU4D8, 15));\nPIN_DECL_2(AF10, GPIOZ7, SPI1DQ3, RXD13);\n\nGROUP_DECL(QSPI1, AB11, AC11, AA11, AD11, AF10);\nFUNC_DECL_2(SPI1, SPI1, QSPI1);\n\nGROUP_DECL(UART13G1, AD11, AF10);\nFUNC_DECL_2(UART13, UART13G0, UART13G1);\n\n#define C6 208\nSIG_EXPR_LIST_DECL_SESG(C6, RGMII1TXCK, RGMII1, SIG_DESC_SET(SCU400, 0),\n\t\t\t  SIG_DESC_SET(SCU500, 6));\nSIG_EXPR_LIST_DECL_SESG(C6, RMII1RCLKO, RMII1, SIG_DESC_SET(SCU400, 0),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 6));\nPIN_DECL_2(C6, GPIO18A0, RGMII1TXCK, RMII1RCLKO);\n\n#define D6 209\nSIG_EXPR_LIST_DECL_SESG(D6, RGMII1TXCTL, RGMII1, SIG_DESC_SET(SCU400, 1),\n\t\t\t  SIG_DESC_SET(SCU500, 6));\nSIG_EXPR_LIST_DECL_SESG(D6, RMII1TXEN, RMII1, SIG_DESC_SET(SCU400, 1),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 6));\nPIN_DECL_2(D6, GPIO18A1, RGMII1TXCTL, RMII1TXEN);\n\n#define D5 210\nSIG_EXPR_LIST_DECL_SESG(D5, RGMII1TXD0, RGMII1, SIG_DESC_SET(SCU400, 2),\n\t\t\t  SIG_DESC_SET(SCU500, 6));\nSIG_EXPR_LIST_DECL_SESG(D5, RMII1TXD0, RMII1, SIG_DESC_SET(SCU400, 2),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 6));\nPIN_DECL_2(D5, GPIO18A2, RGMII1TXD0, RMII1TXD0);\n\n#define A3 211\nSIG_EXPR_LIST_DECL_SESG(A3, RGMII1TXD1, RGMII1, SIG_DESC_SET(SCU400, 3),\n\t\t\t  SIG_DESC_SET(SCU500, 6));\nSIG_EXPR_LIST_DECL_SESG(A3, RMII1TXD1, RMII1, SIG_DESC_SET(SCU400, 3),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 6));\nPIN_DECL_2(A3, GPIO18A3, RGMII1TXD1, RMII1TXD1);\n\n#define C5 212\nSIG_EXPR_LIST_DECL_SESG(C5, RGMII1TXD2, RGMII1, SIG_DESC_SET(SCU400, 4),\n\t\t\t  SIG_DESC_SET(SCU500, 6));\nPIN_DECL_1(C5, GPIO18A4, RGMII1TXD2);\n\n#define E6 213\nSIG_EXPR_LIST_DECL_SESG(E6, RGMII1TXD3, RGMII1, SIG_DESC_SET(SCU400, 5),\n\t\t\t  SIG_DESC_SET(SCU500, 6));\nPIN_DECL_1(E6, GPIO18A5, RGMII1TXD3);\n\n#define B3 214\nSIG_EXPR_LIST_DECL_SESG(B3, RGMII1RXCK, RGMII1, SIG_DESC_SET(SCU400, 6),\n\t\t\t  SIG_DESC_SET(SCU500, 6));\nSIG_EXPR_LIST_DECL_SESG(B3, RMII1RCLKI, RMII1, SIG_DESC_SET(SCU400, 6),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 6));\nPIN_DECL_2(B3, GPIO18A6, RGMII1RXCK, RMII1RCLKI);\n\n#define A2 215\nSIG_EXPR_LIST_DECL_SESG(A2, RGMII1RXCTL, RGMII1, SIG_DESC_SET(SCU400, 7),\n\t\t\t  SIG_DESC_SET(SCU500, 6));\nPIN_DECL_1(A2, GPIO18A7, RGMII1RXCTL);\n\n#define B2 216\nSIG_EXPR_LIST_DECL_SESG(B2, RGMII1RXD0, RGMII1, SIG_DESC_SET(SCU400, 8),\n\t\t\t  SIG_DESC_SET(SCU500, 6));\nSIG_EXPR_LIST_DECL_SESG(B2, RMII1RXD0, RMII1, SIG_DESC_SET(SCU400, 8),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 6));\nPIN_DECL_2(B2, GPIO18B0, RGMII1RXD0, RMII1RXD0);\n\n#define B1 217\nSIG_EXPR_LIST_DECL_SESG(B1, RGMII1RXD1, RGMII1, SIG_DESC_SET(SCU400, 9),\n\t\t\t  SIG_DESC_SET(SCU500, 6));\nSIG_EXPR_LIST_DECL_SESG(B1, RMII1RXD1, RMII1, SIG_DESC_SET(SCU400, 9),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 6));\nPIN_DECL_2(B1, GPIO18B1, RGMII1RXD1, RMII1RXD1);\n\n#define C4 218\nSIG_EXPR_LIST_DECL_SESG(C4, RGMII1RXD2, RGMII1, SIG_DESC_SET(SCU400, 10),\n\t\t\t  SIG_DESC_SET(SCU500, 6));\nSIG_EXPR_LIST_DECL_SESG(C4, RMII1CRSDV, RMII1, SIG_DESC_SET(SCU400, 10),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 6));\nPIN_DECL_2(C4, GPIO18B2, RGMII1RXD2, RMII1CRSDV);\n\n#define E5 219\nSIG_EXPR_LIST_DECL_SESG(E5, RGMII1RXD3, RGMII1, SIG_DESC_SET(SCU400, 11),\n\t\t\t  SIG_DESC_SET(SCU500, 6));\nSIG_EXPR_LIST_DECL_SESG(E5, RMII1RXER, RMII1, SIG_DESC_SET(SCU400, 11),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 6));\nPIN_DECL_2(E5, GPIO18B3, RGMII1RXD3, RMII1RXER);\n\nFUNC_GROUP_DECL(RGMII1, C6, D6, D5, A3, C5, E6, B3, A2, B2, B1, C4, E5);\nFUNC_GROUP_DECL(RMII1, C6, D6, D5, A3, B3, B2, B1, C4, E5);\n\n#define D4 220\nSIG_EXPR_LIST_DECL_SESG(D4, RGMII2TXCK, RGMII2, SIG_DESC_SET(SCU400, 12),\n\t\t\t  SIG_DESC_SET(SCU500, 7));\nSIG_EXPR_LIST_DECL_SESG(D4, RMII2RCLKO, RMII2, SIG_DESC_SET(SCU400, 12),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 7));\nPIN_DECL_2(D4, GPIO18B4, RGMII2TXCK, RMII2RCLKO);\n\n#define C2 221\nSIG_EXPR_LIST_DECL_SESG(C2, RGMII2TXCTL, RGMII2, SIG_DESC_SET(SCU400, 13),\n\t\t\t  SIG_DESC_SET(SCU500, 7));\nSIG_EXPR_LIST_DECL_SESG(C2, RMII2TXEN, RMII2, SIG_DESC_SET(SCU400, 13),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 7));\nPIN_DECL_2(C2, GPIO18B5, RGMII2TXCTL, RMII2TXEN);\n\n#define C1 222\nSIG_EXPR_LIST_DECL_SESG(C1, RGMII2TXD0, RGMII2, SIG_DESC_SET(SCU400, 14),\n\t\t\t  SIG_DESC_SET(SCU500, 7));\nSIG_EXPR_LIST_DECL_SESG(C1, RMII2TXD0, RMII2, SIG_DESC_SET(SCU400, 14),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 7));\nPIN_DECL_2(C1, GPIO18B6, RGMII2TXD0, RMII2TXD0);\n\n#define D3 223\nSIG_EXPR_LIST_DECL_SESG(D3, RGMII2TXD1, RGMII2, SIG_DESC_SET(SCU400, 15),\n\t\t\t  SIG_DESC_SET(SCU500, 7));\nSIG_EXPR_LIST_DECL_SESG(D3, RMII2TXD1, RMII2, SIG_DESC_SET(SCU400, 15),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 7));\nPIN_DECL_2(D3, GPIO18B7, RGMII2TXD1, RMII2TXD1);\n\n#define E4 224\nSIG_EXPR_LIST_DECL_SESG(E4, RGMII2TXD2, RGMII2, SIG_DESC_SET(SCU400, 16),\n\t\t\t  SIG_DESC_SET(SCU500, 7));\nPIN_DECL_1(E4, GPIO18C0, RGMII2TXD2);\n\n#define F5 225\nSIG_EXPR_LIST_DECL_SESG(F5, RGMII2TXD3, RGMII2, SIG_DESC_SET(SCU400, 17),\n\t\t\t  SIG_DESC_SET(SCU500, 7));\nPIN_DECL_1(F5, GPIO18C1, RGMII2TXD3);\n\n#define D2 226\nSIG_EXPR_LIST_DECL_SESG(D2, RGMII2RXCK, RGMII2, SIG_DESC_SET(SCU400, 18),\n\t\t\t  SIG_DESC_SET(SCU500, 7));\nSIG_EXPR_LIST_DECL_SESG(D2, RMII2RCLKI, RMII2, SIG_DESC_SET(SCU400, 18),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 7));\nPIN_DECL_2(D2, GPIO18C2, RGMII2RXCK, RMII2RCLKI);\n\n#define E3 227\nSIG_EXPR_LIST_DECL_SESG(E3, RGMII2RXCTL, RGMII2, SIG_DESC_SET(SCU400, 19),\n\t\t\t  SIG_DESC_SET(SCU500, 7));\nPIN_DECL_1(E3, GPIO18C3, RGMII2RXCTL);\n\n#define D1 228\nSIG_EXPR_LIST_DECL_SESG(D1, RGMII2RXD0, RGMII2, SIG_DESC_SET(SCU400, 20),\n\t\t\t  SIG_DESC_SET(SCU500, 7));\nSIG_EXPR_LIST_DECL_SESG(D1, RMII2RXD0, RMII2, SIG_DESC_SET(SCU400, 20),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 7));\nPIN_DECL_2(D1, GPIO18C4, RGMII2RXD0, RMII2RXD0);\n\n#define F4 229\nSIG_EXPR_LIST_DECL_SESG(F4, RGMII2RXD1, RGMII2, SIG_DESC_SET(SCU400, 21),\n\t\t\t  SIG_DESC_SET(SCU500, 7));\nSIG_EXPR_LIST_DECL_SESG(F4, RMII2RXD1, RMII2, SIG_DESC_SET(SCU400, 21),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 7));\nPIN_DECL_2(F4, GPIO18C5, RGMII2RXD1, RMII2RXD1);\n\n#define E2 230\nSIG_EXPR_LIST_DECL_SESG(E2, RGMII2RXD2, RGMII2, SIG_DESC_SET(SCU400, 22),\n\t\t\t  SIG_DESC_SET(SCU500, 7));\nSIG_EXPR_LIST_DECL_SESG(E2, RMII2CRSDV, RMII2, SIG_DESC_SET(SCU400, 22),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 7));\nPIN_DECL_2(E2, GPIO18C6, RGMII2RXD2, RMII2CRSDV);\n\n#define E1 231\nSIG_EXPR_LIST_DECL_SESG(E1, RGMII2RXD3, RGMII2, SIG_DESC_SET(SCU400, 23),\n\t\t\t  SIG_DESC_SET(SCU500, 7));\nSIG_EXPR_LIST_DECL_SESG(E1, RMII2RXER, RMII2, SIG_DESC_SET(SCU400, 23),\n\t\t\t  SIG_DESC_CLEAR(SCU500, 7));\nPIN_DECL_2(E1, GPIO18C7, RGMII2RXD3, RMII2RXER);\n\nFUNC_GROUP_DECL(RGMII2, D4, C2, C1, D3, E4, F5, D2, E3, D1, F4, E2, E1);\nFUNC_GROUP_DECL(RMII2, D4, C2, C1, D3, D2, D1, F4, E2, E1);\n\n#define AB4 232\nSIG_EXPR_LIST_DECL_SEMG(AB4, EMMCCLK, EMMCG1, EMMC, SIG_DESC_SET(SCU400, 24));\nPIN_DECL_1(AB4, GPIO18D0, EMMCCLK);\n\n#define AA4 233\nSIG_EXPR_LIST_DECL_SEMG(AA4, EMMCCMD, EMMCG1, EMMC, SIG_DESC_SET(SCU400, 25));\nPIN_DECL_1(AA4, GPIO18D1, EMMCCMD);\n\n#define AC4 234\nSIG_EXPR_LIST_DECL_SEMG(AC4, EMMCDAT0, EMMCG1, EMMC, SIG_DESC_SET(SCU400, 26));\nPIN_DECL_1(AC4, GPIO18D2, EMMCDAT0);\n\n#define AA5 235\nSIG_EXPR_LIST_DECL_SEMG(AA5, EMMCDAT1, EMMCG4, EMMC, SIG_DESC_SET(SCU400, 27));\nPIN_DECL_1(AA5, GPIO18D3, EMMCDAT1);\n\n#define Y5 236\nSIG_EXPR_LIST_DECL_SEMG(Y5, EMMCDAT2, EMMCG4, EMMC, SIG_DESC_SET(SCU400, 28));\nPIN_DECL_1(Y5, GPIO18D4, EMMCDAT2);\n\n#define AB5 237\nSIG_EXPR_LIST_DECL_SEMG(AB5, EMMCDAT3, EMMCG4, EMMC, SIG_DESC_SET(SCU400, 29));\nPIN_DECL_1(AB5, GPIO18D5, EMMCDAT3);\n\n#define AB6 238\nSIG_EXPR_LIST_DECL_SEMG(AB6, EMMCCD, EMMCG1, EMMC, SIG_DESC_SET(SCU400, 30));\nPIN_DECL_1(AB6, GPIO18D6, EMMCCD);\n\n#define AC5 239\nSIG_EXPR_LIST_DECL_SEMG(AC5, EMMCWP, EMMCG1, EMMC, SIG_DESC_SET(SCU400, 31));\nPIN_DECL_1(AC5, GPIO18D7, EMMCWP);\n\nGROUP_DECL(EMMCG1, AB4, AA4, AC4, AB6, AC5);\nGROUP_DECL(EMMCG4, AB4, AA4, AC4, AA5, Y5, AB5, AB6, AC5);\n\n#define Y1 240\nSIG_EXPR_LIST_DECL_SEMG(Y1, FWSPIDCS, FWSPID, FWSPID, SIG_DESC_SET(SCU500, 3));\nSIG_EXPR_LIST_DECL_SESG(Y1, VBCS, VB, SIG_DESC_SET(SCU500, 5));\nSIG_EXPR_LIST_DECL_SEMG(Y1, EMMCDAT4, EMMCG8, EMMC, SIG_DESC_SET(SCU404, 0));\nPIN_DECL_3(Y1, GPIO18E0, FWSPIDCS, VBCS, EMMCDAT4);\n\n#define Y2 241\nSIG_EXPR_LIST_DECL_SEMG(Y2, FWSPIDCK, FWSPID, FWSPID, SIG_DESC_SET(SCU500, 3));\nSIG_EXPR_LIST_DECL_SESG(Y2, VBCK, VB, SIG_DESC_SET(SCU500, 5));\nSIG_EXPR_LIST_DECL_SEMG(Y2, EMMCDAT5, EMMCG8, EMMC, SIG_DESC_SET(SCU404, 1));\nPIN_DECL_3(Y2, GPIO18E1, FWSPIDCK, VBCK, EMMCDAT5);\n\n#define Y3 242\nSIG_EXPR_LIST_DECL_SEMG(Y3, FWSPIDMOSI, FWSPID, FWSPID,\n\t\t\tSIG_DESC_SET(SCU500, 3));\nSIG_EXPR_LIST_DECL_SESG(Y3, VBMOSI, VB, SIG_DESC_SET(SCU500, 5));\nSIG_EXPR_LIST_DECL_SEMG(Y3, EMMCDAT6, EMMCG8, EMMC, SIG_DESC_SET(SCU404, 2));\nPIN_DECL_3(Y3, GPIO18E2, FWSPIDMOSI, VBMOSI, EMMCDAT6);\n\n#define Y4 243\nSIG_EXPR_LIST_DECL_SEMG(Y4, FWSPIDMISO, FWSPID, FWSPID,\n\t\t\tSIG_DESC_SET(SCU500, 3));\nSIG_EXPR_LIST_DECL_SESG(Y4, VBMISO, VB, SIG_DESC_SET(SCU500, 5));\nSIG_EXPR_LIST_DECL_SEMG(Y4, EMMCDAT7, EMMCG8, EMMC, SIG_DESC_SET(SCU404, 3));\nPIN_DECL_3(Y4, GPIO18E3, FWSPIDMISO, VBMISO, EMMCDAT7);\n\nGROUP_DECL(FWSPID, Y1, Y2, Y3, Y4);\nGROUP_DECL(EMMCG8, AB4, AA4, AC4, AA5, Y5, AB5, AB6, AC5, Y1, Y2, Y3, Y4);\nFUNC_DECL_1(FWSPID, FWSPID);\nFUNC_GROUP_DECL(VB, Y1, Y2, Y3, Y4);\nFUNC_DECL_3(EMMC, EMMCG1, EMMCG4, EMMCG8);\n \n#define AF25 244\nSIG_EXPR_LIST_DECL_SEMG(AF25, I3C3SCL, I3C3, I3C3, SIG_DESC_SET(SCU438, 20));\nSIG_EXPR_LIST_DECL_SESG(AF25, FSI1CLK, FSI1, SIG_DESC_SET(SCU4D8, 20));\nPIN_DECL_(AF25, SIG_EXPR_LIST_PTR(AF25, I3C3SCL),\n\t  SIG_EXPR_LIST_PTR(AF25, FSI1CLK));\n\n#define AE26 245\nSIG_EXPR_LIST_DECL_SEMG(AE26, I3C3SDA, I3C3, I3C3, SIG_DESC_SET(SCU438, 21));\nSIG_EXPR_LIST_DECL_SESG(AE26, FSI1DATA, FSI1, SIG_DESC_SET(SCU4D8, 21));\nPIN_DECL_(AE26, SIG_EXPR_LIST_PTR(AE26, I3C3SDA),\n\t  SIG_EXPR_LIST_PTR(AE26, FSI1DATA));\n\nGROUP_DECL(I3C3, AF25, AE26);\nFUNC_DECL_2(I3C3, HVI3C3, I3C3);\nFUNC_GROUP_DECL(FSI1, AF25, AE26);\n\n#define AE25 246\nSIG_EXPR_LIST_DECL_SEMG(AE25, I3C4SCL, I3C4, I3C4, SIG_DESC_SET(SCU438, 22));\nSIG_EXPR_LIST_DECL_SESG(AE25, FSI2CLK, FSI2, SIG_DESC_SET(SCU4D8, 22));\nPIN_DECL_(AE25, SIG_EXPR_LIST_PTR(AE25, I3C4SCL),\n\t  SIG_EXPR_LIST_PTR(AE25, FSI2CLK));\n\n#define AF24 247\nSIG_EXPR_LIST_DECL_SEMG(AF24, I3C4SDA, I3C4, I3C4, SIG_DESC_SET(SCU438, 23));\nSIG_EXPR_LIST_DECL_SESG(AF24, FSI2DATA, FSI2, SIG_DESC_SET(SCU4D8, 23));\nPIN_DECL_(AF24, SIG_EXPR_LIST_PTR(AF24, I3C4SDA),\n\t  SIG_EXPR_LIST_PTR(AF24, FSI2DATA));\n\nGROUP_DECL(I3C4, AE25, AF24);\nFUNC_DECL_2(I3C4, HVI3C4, I3C4);\nFUNC_GROUP_DECL(FSI2, AE25, AF24);\n\n#define AF23 248\nSIG_EXPR_LIST_DECL_SESG(AF23, I3C1SCL, I3C1, SIG_DESC_SET(SCU438, 16));\nPIN_DECL_(AF23, SIG_EXPR_LIST_PTR(AF23, I3C1SCL));\n\n#define AE24 249\nSIG_EXPR_LIST_DECL_SESG(AE24, I3C1SDA, I3C1, SIG_DESC_SET(SCU438, 17));\nPIN_DECL_(AE24, SIG_EXPR_LIST_PTR(AE24, I3C1SDA));\n\nFUNC_GROUP_DECL(I3C1, AF23, AE24);\n\n#define AF22 250\nSIG_EXPR_LIST_DECL_SESG(AF22, I3C2SCL, I3C2, SIG_DESC_SET(SCU438, 18));\nPIN_DECL_(AF22, SIG_EXPR_LIST_PTR(AF22, I3C2SCL));\n\n#define AE22 251\nSIG_EXPR_LIST_DECL_SESG(AE22, I3C2SDA, I3C2, SIG_DESC_SET(SCU438, 19));\nPIN_DECL_(AE22, SIG_EXPR_LIST_PTR(AE22, I3C2SDA));\n\nFUNC_GROUP_DECL(I3C2, AF22, AE22);\n\n#define USB2ADP_DESC   { ASPEED_IP_SCU, SCU440, GENMASK(25, 24), 0, 0 }\n#define USB2AD_DESC    { ASPEED_IP_SCU, SCU440, GENMASK(25, 24), 1, 0 }\n#define USB2AH_DESC    { ASPEED_IP_SCU, SCU440, GENMASK(25, 24), 2, 0 }\n#define USB2AHP_DESC   { ASPEED_IP_SCU, SCU440, GENMASK(25, 24), 3, 0 }\n#define USB11BHID_DESC { ASPEED_IP_SCU, SCU440, GENMASK(29, 28), 0, 0 }\n#define USB2BD_DESC    { ASPEED_IP_SCU, SCU440, GENMASK(29, 28), 1, 0 }\n#define USB2BH_DESC    { ASPEED_IP_SCU, SCU440, GENMASK(29, 28), 2, 0 }\n\n#define A4 252\nSIG_EXPR_LIST_DECL_SEMG(A4, USB2ADPDP, USBA, USB2ADP, USB2ADP_DESC,\n\t\t\tSIG_DESC_SET(SCUC20, 16));\nSIG_EXPR_LIST_DECL_SEMG(A4, USB2ADDP, USBA, USB2AD, USB2AD_DESC);\nSIG_EXPR_LIST_DECL_SEMG(A4, USB2AHDP, USBA, USB2AH, USB2AH_DESC);\nSIG_EXPR_LIST_DECL_SEMG(A4, USB2AHPDP, USBA, USB2AHP, USB2AHP_DESC);\nPIN_DECL_(A4, SIG_EXPR_LIST_PTR(A4, USB2ADPDP), SIG_EXPR_LIST_PTR(A4, USB2ADDP),\n\t  SIG_EXPR_LIST_PTR(A4, USB2AHDP));\n\n#define B4 253\nSIG_EXPR_LIST_DECL_SEMG(B4, USB2ADPDN, USBA, USB2ADP, USB2ADP_DESC);\nSIG_EXPR_LIST_DECL_SEMG(B4, USB2ADDN, USBA, USB2AD, USB2AD_DESC);\nSIG_EXPR_LIST_DECL_SEMG(B4, USB2AHDN, USBA, USB2AH, USB2AH_DESC);\nSIG_EXPR_LIST_DECL_SEMG(B4, USB2AHPDN, USBA, USB2AHP, USB2AHP_DESC);\nPIN_DECL_(B4, SIG_EXPR_LIST_PTR(B4, USB2ADPDN), SIG_EXPR_LIST_PTR(B4, USB2ADDN),\n\t  SIG_EXPR_LIST_PTR(B4, USB2AHDN));\n\nGROUP_DECL(USBA, A4, B4);\n\nFUNC_DECL_1(USB2ADP, USBA);\nFUNC_DECL_1(USB2AD, USBA);\nFUNC_DECL_1(USB2AH, USBA);\nFUNC_DECL_1(USB2AHP, USBA);\n\n#define A6 254\nSIG_EXPR_LIST_DECL_SEMG(A6, USB11BDP, USBB, USB11BHID, USB11BHID_DESC);\nSIG_EXPR_LIST_DECL_SEMG(A6, USB2BDDP, USBB, USB2BD, USB2BD_DESC);\nSIG_EXPR_LIST_DECL_SEMG(A6, USB2BHDP, USBB, USB2BH, USB2BH_DESC);\nPIN_DECL_(A6, SIG_EXPR_LIST_PTR(A6, USB11BDP), SIG_EXPR_LIST_PTR(A6, USB2BDDP),\n\t  SIG_EXPR_LIST_PTR(A6, USB2BHDP));\n\n#define B6 255\nSIG_EXPR_LIST_DECL_SEMG(B6, USB11BDN, USBB, USB11BHID, USB11BHID_DESC);\nSIG_EXPR_LIST_DECL_SEMG(B6, USB2BDDN, USBB, USB2BD, USB2BD_DESC);\nSIG_EXPR_LIST_DECL_SEMG(B6, USB2BHDN, USBB, USB2BH, USB2BH_DESC);\nPIN_DECL_(B6, SIG_EXPR_LIST_PTR(B6, USB11BDN), SIG_EXPR_LIST_PTR(B6, USB2BDDN),\n\t  SIG_EXPR_LIST_PTR(B6, USB2BHDN));\n\nGROUP_DECL(USBB, A6, B6);\n\nFUNC_DECL_1(USB11BHID, USBB);\nFUNC_DECL_1(USB2BD, USBB);\nFUNC_DECL_1(USB2BH, USBB);\n\n \n\nstatic struct pinctrl_pin_desc aspeed_g6_pins[ASPEED_G6_NR_PINS] = {\n\tASPEED_PINCTRL_PIN(A11),\n\tASPEED_PINCTRL_PIN(A12),\n\tASPEED_PINCTRL_PIN(A13),\n\tASPEED_PINCTRL_PIN(A14),\n\tASPEED_PINCTRL_PIN(A15),\n\tASPEED_PINCTRL_PIN(A16),\n\tASPEED_PINCTRL_PIN(A17),\n\tASPEED_PINCTRL_PIN(A18),\n\tASPEED_PINCTRL_PIN(A19),\n\tASPEED_PINCTRL_PIN(A2),\n\tASPEED_PINCTRL_PIN(A20),\n\tASPEED_PINCTRL_PIN(A21),\n\tASPEED_PINCTRL_PIN(A22),\n\tASPEED_PINCTRL_PIN(A23),\n\tASPEED_PINCTRL_PIN(A24),\n\tASPEED_PINCTRL_PIN(A25),\n\tASPEED_PINCTRL_PIN(A3),\n\tASPEED_PINCTRL_PIN(A4),\n\tASPEED_PINCTRL_PIN(A6),\n\tASPEED_PINCTRL_PIN(AA11),\n\tASPEED_PINCTRL_PIN(AA12),\n\tASPEED_PINCTRL_PIN(AA16),\n\tASPEED_PINCTRL_PIN(AA17),\n\tASPEED_PINCTRL_PIN(AA23),\n\tASPEED_PINCTRL_PIN(AA24),\n\tASPEED_PINCTRL_PIN(AA25),\n\tASPEED_PINCTRL_PIN(AA26),\n\tASPEED_PINCTRL_PIN(AA4),\n\tASPEED_PINCTRL_PIN(AA5),\n\tASPEED_PINCTRL_PIN(AA9),\n\tASPEED_PINCTRL_PIN(AB10),\n\tASPEED_PINCTRL_PIN(AB11),\n\tASPEED_PINCTRL_PIN(AB12),\n\tASPEED_PINCTRL_PIN(AB15),\n\tASPEED_PINCTRL_PIN(AB16),\n\tASPEED_PINCTRL_PIN(AB17),\n\tASPEED_PINCTRL_PIN(AB18),\n\tASPEED_PINCTRL_PIN(AB19),\n\tASPEED_PINCTRL_PIN(AB22),\n\tASPEED_PINCTRL_PIN(AB23),\n\tASPEED_PINCTRL_PIN(AB24),\n\tASPEED_PINCTRL_PIN(AB25),\n\tASPEED_PINCTRL_PIN(AB26),\n\tASPEED_PINCTRL_PIN(AB4),\n\tASPEED_PINCTRL_PIN(AB5),\n\tASPEED_PINCTRL_PIN(AB6),\n\tASPEED_PINCTRL_PIN(AB7),\n\tASPEED_PINCTRL_PIN(AB8),\n\tASPEED_PINCTRL_PIN(AB9),\n\tASPEED_PINCTRL_PIN(AC10),\n\tASPEED_PINCTRL_PIN(AC11),\n\tASPEED_PINCTRL_PIN(AC12),\n\tASPEED_PINCTRL_PIN(AC15),\n\tASPEED_PINCTRL_PIN(AC16),\n\tASPEED_PINCTRL_PIN(AC17),\n\tASPEED_PINCTRL_PIN(AC18),\n\tASPEED_PINCTRL_PIN(AC19),\n\tASPEED_PINCTRL_PIN(AC22),\n\tASPEED_PINCTRL_PIN(AC23),\n\tASPEED_PINCTRL_PIN(AC24),\n\tASPEED_PINCTRL_PIN(AC26),\n\tASPEED_PINCTRL_PIN(AC4),\n\tASPEED_PINCTRL_PIN(AC5),\n\tASPEED_PINCTRL_PIN(AC7),\n\tASPEED_PINCTRL_PIN(AC8),\n\tASPEED_PINCTRL_PIN(AC9),\n\tASPEED_PINCTRL_PIN(AD10),\n\tASPEED_PINCTRL_PIN(AD11),\n\tASPEED_PINCTRL_PIN(AD12),\n\tASPEED_PINCTRL_PIN(AD14),\n\tASPEED_PINCTRL_PIN(AD15),\n\tASPEED_PINCTRL_PIN(AD16),\n\tASPEED_PINCTRL_PIN(AD19),\n\tASPEED_PINCTRL_PIN(AD20),\n\tASPEED_PINCTRL_PIN(AD22),\n\tASPEED_PINCTRL_PIN(AD23),\n\tASPEED_PINCTRL_PIN(AD24),\n\tASPEED_PINCTRL_PIN(AD25),\n\tASPEED_PINCTRL_PIN(AD26),\n\tASPEED_PINCTRL_PIN(AD7),\n\tASPEED_PINCTRL_PIN(AD8),\n\tASPEED_PINCTRL_PIN(AD9),\n\tASPEED_PINCTRL_PIN(AE10),\n\tASPEED_PINCTRL_PIN(AE11),\n\tASPEED_PINCTRL_PIN(AE12),\n\tASPEED_PINCTRL_PIN(AE14),\n\tASPEED_PINCTRL_PIN(AE15),\n\tASPEED_PINCTRL_PIN(AE16),\n\tASPEED_PINCTRL_PIN(AE18),\n\tASPEED_PINCTRL_PIN(AE19),\n\tASPEED_PINCTRL_PIN(AE22),\n\tASPEED_PINCTRL_PIN(AE24),\n\tASPEED_PINCTRL_PIN(AE25),\n\tASPEED_PINCTRL_PIN(AE26),\n\tASPEED_PINCTRL_PIN(AE7),\n\tASPEED_PINCTRL_PIN(AE8),\n\tASPEED_PINCTRL_PIN(AF10),\n\tASPEED_PINCTRL_PIN(AF11),\n\tASPEED_PINCTRL_PIN(AF12),\n\tASPEED_PINCTRL_PIN(AF14),\n\tASPEED_PINCTRL_PIN(AF15),\n\tASPEED_PINCTRL_PIN(AF22),\n\tASPEED_PINCTRL_PIN(AF23),\n\tASPEED_PINCTRL_PIN(AF24),\n\tASPEED_PINCTRL_PIN(AF25),\n\tASPEED_PINCTRL_PIN(AF7),\n\tASPEED_PINCTRL_PIN(AF8),\n\tASPEED_PINCTRL_PIN(AF9),\n\tASPEED_PINCTRL_PIN(B1),\n\tASPEED_PINCTRL_PIN(B12),\n\tASPEED_PINCTRL_PIN(B13),\n\tASPEED_PINCTRL_PIN(B14),\n\tASPEED_PINCTRL_PIN(B16),\n\tASPEED_PINCTRL_PIN(B17),\n\tASPEED_PINCTRL_PIN(B18),\n\tASPEED_PINCTRL_PIN(B2),\n\tASPEED_PINCTRL_PIN(B20),\n\tASPEED_PINCTRL_PIN(B21),\n\tASPEED_PINCTRL_PIN(B22),\n\tASPEED_PINCTRL_PIN(B24),\n\tASPEED_PINCTRL_PIN(B25),\n\tASPEED_PINCTRL_PIN(B26),\n\tASPEED_PINCTRL_PIN(B3),\n\tASPEED_PINCTRL_PIN(B4),\n\tASPEED_PINCTRL_PIN(B6),\n\tASPEED_PINCTRL_PIN(C1),\n\tASPEED_PINCTRL_PIN(C11),\n\tASPEED_PINCTRL_PIN(C12),\n\tASPEED_PINCTRL_PIN(C13),\n\tASPEED_PINCTRL_PIN(C14),\n\tASPEED_PINCTRL_PIN(C15),\n\tASPEED_PINCTRL_PIN(C16),\n\tASPEED_PINCTRL_PIN(C17),\n\tASPEED_PINCTRL_PIN(C18),\n\tASPEED_PINCTRL_PIN(C19),\n\tASPEED_PINCTRL_PIN(C2),\n\tASPEED_PINCTRL_PIN(C20),\n\tASPEED_PINCTRL_PIN(C21),\n\tASPEED_PINCTRL_PIN(C22),\n\tASPEED_PINCTRL_PIN(C23),\n\tASPEED_PINCTRL_PIN(C24),\n\tASPEED_PINCTRL_PIN(C25),\n\tASPEED_PINCTRL_PIN(C26),\n\tASPEED_PINCTRL_PIN(C4),\n\tASPEED_PINCTRL_PIN(C5),\n\tASPEED_PINCTRL_PIN(C6),\n\tASPEED_PINCTRL_PIN(D1),\n\tASPEED_PINCTRL_PIN(D11),\n\tASPEED_PINCTRL_PIN(D12),\n\tASPEED_PINCTRL_PIN(D13),\n\tASPEED_PINCTRL_PIN(D14),\n\tASPEED_PINCTRL_PIN(D15),\n\tASPEED_PINCTRL_PIN(D16),\n\tASPEED_PINCTRL_PIN(D17),\n\tASPEED_PINCTRL_PIN(D18),\n\tASPEED_PINCTRL_PIN(D19),\n\tASPEED_PINCTRL_PIN(D2),\n\tASPEED_PINCTRL_PIN(D20),\n\tASPEED_PINCTRL_PIN(D21),\n\tASPEED_PINCTRL_PIN(D22),\n\tASPEED_PINCTRL_PIN(D23),\n\tASPEED_PINCTRL_PIN(D24),\n\tASPEED_PINCTRL_PIN(D26),\n\tASPEED_PINCTRL_PIN(D3),\n\tASPEED_PINCTRL_PIN(D4),\n\tASPEED_PINCTRL_PIN(D5),\n\tASPEED_PINCTRL_PIN(D6),\n\tASPEED_PINCTRL_PIN(E1),\n\tASPEED_PINCTRL_PIN(E11),\n\tASPEED_PINCTRL_PIN(E12),\n\tASPEED_PINCTRL_PIN(E13),\n\tASPEED_PINCTRL_PIN(E14),\n\tASPEED_PINCTRL_PIN(E15),\n\tASPEED_PINCTRL_PIN(E16),\n\tASPEED_PINCTRL_PIN(E17),\n\tASPEED_PINCTRL_PIN(E18),\n\tASPEED_PINCTRL_PIN(E19),\n\tASPEED_PINCTRL_PIN(E2),\n\tASPEED_PINCTRL_PIN(E20),\n\tASPEED_PINCTRL_PIN(E21),\n\tASPEED_PINCTRL_PIN(E22),\n\tASPEED_PINCTRL_PIN(E23),\n\tASPEED_PINCTRL_PIN(E24),\n\tASPEED_PINCTRL_PIN(E25),\n\tASPEED_PINCTRL_PIN(E26),\n\tASPEED_PINCTRL_PIN(E3),\n\tASPEED_PINCTRL_PIN(E4),\n\tASPEED_PINCTRL_PIN(E5),\n\tASPEED_PINCTRL_PIN(E6),\n\tASPEED_PINCTRL_PIN(F13),\n\tASPEED_PINCTRL_PIN(F15),\n\tASPEED_PINCTRL_PIN(F22),\n\tASPEED_PINCTRL_PIN(F23),\n\tASPEED_PINCTRL_PIN(F24),\n\tASPEED_PINCTRL_PIN(F25),\n\tASPEED_PINCTRL_PIN(F26),\n\tASPEED_PINCTRL_PIN(F4),\n\tASPEED_PINCTRL_PIN(F5),\n\tASPEED_PINCTRL_PIN(G22),\n\tASPEED_PINCTRL_PIN(G23),\n\tASPEED_PINCTRL_PIN(G24),\n\tASPEED_PINCTRL_PIN(G26),\n\tASPEED_PINCTRL_PIN(H22),\n\tASPEED_PINCTRL_PIN(H23),\n\tASPEED_PINCTRL_PIN(H24),\n\tASPEED_PINCTRL_PIN(H25),\n\tASPEED_PINCTRL_PIN(H26),\n\tASPEED_PINCTRL_PIN(J22),\n\tASPEED_PINCTRL_PIN(J23),\n\tASPEED_PINCTRL_PIN(J24),\n\tASPEED_PINCTRL_PIN(J25),\n\tASPEED_PINCTRL_PIN(J26),\n\tASPEED_PINCTRL_PIN(K23),\n\tASPEED_PINCTRL_PIN(K24),\n\tASPEED_PINCTRL_PIN(K25),\n\tASPEED_PINCTRL_PIN(K26),\n\tASPEED_PINCTRL_PIN(L23),\n\tASPEED_PINCTRL_PIN(L24),\n\tASPEED_PINCTRL_PIN(L26),\n\tASPEED_PINCTRL_PIN(M23),\n\tASPEED_PINCTRL_PIN(M24),\n\tASPEED_PINCTRL_PIN(M25),\n\tASPEED_PINCTRL_PIN(M26),\n\tASPEED_PINCTRL_PIN(N23),\n\tASPEED_PINCTRL_PIN(N24),\n\tASPEED_PINCTRL_PIN(N25),\n\tASPEED_PINCTRL_PIN(N26),\n\tASPEED_PINCTRL_PIN(P23),\n\tASPEED_PINCTRL_PIN(P24),\n\tASPEED_PINCTRL_PIN(P25),\n\tASPEED_PINCTRL_PIN(P26),\n\tASPEED_PINCTRL_PIN(R23),\n\tASPEED_PINCTRL_PIN(R24),\n\tASPEED_PINCTRL_PIN(R26),\n\tASPEED_PINCTRL_PIN(T23),\n\tASPEED_PINCTRL_PIN(T24),\n\tASPEED_PINCTRL_PIN(T25),\n\tASPEED_PINCTRL_PIN(T26),\n\tASPEED_PINCTRL_PIN(U24),\n\tASPEED_PINCTRL_PIN(U25),\n\tASPEED_PINCTRL_PIN(U26),\n\tASPEED_PINCTRL_PIN(V24),\n\tASPEED_PINCTRL_PIN(V25),\n\tASPEED_PINCTRL_PIN(V26),\n\tASPEED_PINCTRL_PIN(W23),\n\tASPEED_PINCTRL_PIN(W24),\n\tASPEED_PINCTRL_PIN(W26),\n\tASPEED_PINCTRL_PIN(Y1),\n\tASPEED_PINCTRL_PIN(Y2),\n\tASPEED_PINCTRL_PIN(Y23),\n\tASPEED_PINCTRL_PIN(Y24),\n\tASPEED_PINCTRL_PIN(Y25),\n\tASPEED_PINCTRL_PIN(Y26),\n\tASPEED_PINCTRL_PIN(Y3),\n\tASPEED_PINCTRL_PIN(Y4),\n\tASPEED_PINCTRL_PIN(Y5),\n};\n\nstatic const struct aspeed_pin_group aspeed_g6_groups[] = {\n\tASPEED_PINCTRL_GROUP(ADC0),\n\tASPEED_PINCTRL_GROUP(ADC1),\n\tASPEED_PINCTRL_GROUP(ADC10),\n\tASPEED_PINCTRL_GROUP(ADC11),\n\tASPEED_PINCTRL_GROUP(ADC12),\n\tASPEED_PINCTRL_GROUP(ADC13),\n\tASPEED_PINCTRL_GROUP(ADC14),\n\tASPEED_PINCTRL_GROUP(ADC15),\n\tASPEED_PINCTRL_GROUP(ADC2),\n\tASPEED_PINCTRL_GROUP(ADC3),\n\tASPEED_PINCTRL_GROUP(ADC4),\n\tASPEED_PINCTRL_GROUP(ADC5),\n\tASPEED_PINCTRL_GROUP(ADC6),\n\tASPEED_PINCTRL_GROUP(ADC7),\n\tASPEED_PINCTRL_GROUP(ADC8),\n\tASPEED_PINCTRL_GROUP(ADC9),\n\tASPEED_PINCTRL_GROUP(BMCINT),\n\tASPEED_PINCTRL_GROUP(ESPI),\n\tASPEED_PINCTRL_GROUP(ESPIALT),\n\tASPEED_PINCTRL_GROUP(FSI1),\n\tASPEED_PINCTRL_GROUP(FSI2),\n\tASPEED_PINCTRL_GROUP(FWSPIABR),\n\tASPEED_PINCTRL_GROUP(FWSPID),\n\tASPEED_PINCTRL_GROUP(FWQSPI),\n\tASPEED_PINCTRL_GROUP(FWSPIWP),\n\tASPEED_PINCTRL_GROUP(GPIT0),\n\tASPEED_PINCTRL_GROUP(GPIT1),\n\tASPEED_PINCTRL_GROUP(GPIT2),\n\tASPEED_PINCTRL_GROUP(GPIT3),\n\tASPEED_PINCTRL_GROUP(GPIT4),\n\tASPEED_PINCTRL_GROUP(GPIT5),\n\tASPEED_PINCTRL_GROUP(GPIT6),\n\tASPEED_PINCTRL_GROUP(GPIT7),\n\tASPEED_PINCTRL_GROUP(GPIU0),\n\tASPEED_PINCTRL_GROUP(GPIU1),\n\tASPEED_PINCTRL_GROUP(GPIU2),\n\tASPEED_PINCTRL_GROUP(GPIU3),\n\tASPEED_PINCTRL_GROUP(GPIU4),\n\tASPEED_PINCTRL_GROUP(GPIU5),\n\tASPEED_PINCTRL_GROUP(GPIU6),\n\tASPEED_PINCTRL_GROUP(GPIU7),\n\tASPEED_PINCTRL_GROUP(HEARTBEAT),\n\tASPEED_PINCTRL_GROUP(HVI3C3),\n\tASPEED_PINCTRL_GROUP(HVI3C4),\n\tASPEED_PINCTRL_GROUP(I2C1),\n\tASPEED_PINCTRL_GROUP(I2C10),\n\tASPEED_PINCTRL_GROUP(I2C11),\n\tASPEED_PINCTRL_GROUP(I2C12),\n\tASPEED_PINCTRL_GROUP(I2C13),\n\tASPEED_PINCTRL_GROUP(I2C14),\n\tASPEED_PINCTRL_GROUP(I2C15),\n\tASPEED_PINCTRL_GROUP(I2C16),\n\tASPEED_PINCTRL_GROUP(I2C2),\n\tASPEED_PINCTRL_GROUP(I2C3),\n\tASPEED_PINCTRL_GROUP(I2C4),\n\tASPEED_PINCTRL_GROUP(I2C5),\n\tASPEED_PINCTRL_GROUP(I2C6),\n\tASPEED_PINCTRL_GROUP(I2C7),\n\tASPEED_PINCTRL_GROUP(I2C8),\n\tASPEED_PINCTRL_GROUP(I2C9),\n\tASPEED_PINCTRL_GROUP(I3C1),\n\tASPEED_PINCTRL_GROUP(I3C2),\n\tASPEED_PINCTRL_GROUP(I3C3),\n\tASPEED_PINCTRL_GROUP(I3C4),\n\tASPEED_PINCTRL_GROUP(I3C5),\n\tASPEED_PINCTRL_GROUP(I3C6),\n\tASPEED_PINCTRL_GROUP(JTAGM),\n\tASPEED_PINCTRL_GROUP(LHPD),\n\tASPEED_PINCTRL_GROUP(LHSIRQ),\n\tASPEED_PINCTRL_GROUP(LPC),\n\tASPEED_PINCTRL_GROUP(LPCHC),\n\tASPEED_PINCTRL_GROUP(LPCPD),\n\tASPEED_PINCTRL_GROUP(LPCPME),\n\tASPEED_PINCTRL_GROUP(LPCSMI),\n\tASPEED_PINCTRL_GROUP(LSIRQ),\n\tASPEED_PINCTRL_GROUP(MACLINK1),\n\tASPEED_PINCTRL_GROUP(MACLINK2),\n\tASPEED_PINCTRL_GROUP(MACLINK3),\n\tASPEED_PINCTRL_GROUP(MACLINK4),\n\tASPEED_PINCTRL_GROUP(MDIO1),\n\tASPEED_PINCTRL_GROUP(MDIO2),\n\tASPEED_PINCTRL_GROUP(MDIO3),\n\tASPEED_PINCTRL_GROUP(MDIO4),\n\tASPEED_PINCTRL_GROUP(NCTS1),\n\tASPEED_PINCTRL_GROUP(NCTS2),\n\tASPEED_PINCTRL_GROUP(NCTS3),\n\tASPEED_PINCTRL_GROUP(NCTS4),\n\tASPEED_PINCTRL_GROUP(NDCD1),\n\tASPEED_PINCTRL_GROUP(NDCD2),\n\tASPEED_PINCTRL_GROUP(NDCD3),\n\tASPEED_PINCTRL_GROUP(NDCD4),\n\tASPEED_PINCTRL_GROUP(NDSR1),\n\tASPEED_PINCTRL_GROUP(NDSR2),\n\tASPEED_PINCTRL_GROUP(NDSR3),\n\tASPEED_PINCTRL_GROUP(NDSR4),\n\tASPEED_PINCTRL_GROUP(NDTR1),\n\tASPEED_PINCTRL_GROUP(NDTR2),\n\tASPEED_PINCTRL_GROUP(NDTR3),\n\tASPEED_PINCTRL_GROUP(NDTR4),\n\tASPEED_PINCTRL_GROUP(NRI1),\n\tASPEED_PINCTRL_GROUP(NRI2),\n\tASPEED_PINCTRL_GROUP(NRI3),\n\tASPEED_PINCTRL_GROUP(NRI4),\n\tASPEED_PINCTRL_GROUP(NRTS1),\n\tASPEED_PINCTRL_GROUP(NRTS2),\n\tASPEED_PINCTRL_GROUP(NRTS3),\n\tASPEED_PINCTRL_GROUP(NRTS4),\n\tASPEED_PINCTRL_GROUP(OSCCLK),\n\tASPEED_PINCTRL_GROUP(PEWAKE),\n\tASPEED_PINCTRL_GROUP(PWM0),\n\tASPEED_PINCTRL_GROUP(PWM1),\n\tASPEED_PINCTRL_GROUP(PWM10G0),\n\tASPEED_PINCTRL_GROUP(PWM10G1),\n\tASPEED_PINCTRL_GROUP(PWM11G0),\n\tASPEED_PINCTRL_GROUP(PWM11G1),\n\tASPEED_PINCTRL_GROUP(PWM12G0),\n\tASPEED_PINCTRL_GROUP(PWM12G1),\n\tASPEED_PINCTRL_GROUP(PWM13G0),\n\tASPEED_PINCTRL_GROUP(PWM13G1),\n\tASPEED_PINCTRL_GROUP(PWM14G0),\n\tASPEED_PINCTRL_GROUP(PWM14G1),\n\tASPEED_PINCTRL_GROUP(PWM15G0),\n\tASPEED_PINCTRL_GROUP(PWM15G1),\n\tASPEED_PINCTRL_GROUP(PWM2),\n\tASPEED_PINCTRL_GROUP(PWM3),\n\tASPEED_PINCTRL_GROUP(PWM4),\n\tASPEED_PINCTRL_GROUP(PWM5),\n\tASPEED_PINCTRL_GROUP(PWM6),\n\tASPEED_PINCTRL_GROUP(PWM7),\n\tASPEED_PINCTRL_GROUP(PWM8G0),\n\tASPEED_PINCTRL_GROUP(PWM8G1),\n\tASPEED_PINCTRL_GROUP(PWM9G0),\n\tASPEED_PINCTRL_GROUP(PWM9G1),\n\tASPEED_PINCTRL_GROUP(QSPI1),\n\tASPEED_PINCTRL_GROUP(QSPI2),\n\tASPEED_PINCTRL_GROUP(RGMII1),\n\tASPEED_PINCTRL_GROUP(RGMII2),\n\tASPEED_PINCTRL_GROUP(RGMII3),\n\tASPEED_PINCTRL_GROUP(RGMII4),\n\tASPEED_PINCTRL_GROUP(RMII1),\n\tASPEED_PINCTRL_GROUP(RMII2),\n\tASPEED_PINCTRL_GROUP(RMII3),\n\tASPEED_PINCTRL_GROUP(RMII4),\n\tASPEED_PINCTRL_GROUP(RXD1),\n\tASPEED_PINCTRL_GROUP(RXD2),\n\tASPEED_PINCTRL_GROUP(RXD3),\n\tASPEED_PINCTRL_GROUP(RXD4),\n\tASPEED_PINCTRL_GROUP(SALT1),\n\tASPEED_PINCTRL_GROUP(SALT10G0),\n\tASPEED_PINCTRL_GROUP(SALT10G1),\n\tASPEED_PINCTRL_GROUP(SALT11G0),\n\tASPEED_PINCTRL_GROUP(SALT11G1),\n\tASPEED_PINCTRL_GROUP(SALT12G0),\n\tASPEED_PINCTRL_GROUP(SALT12G1),\n\tASPEED_PINCTRL_GROUP(SALT13G0),\n\tASPEED_PINCTRL_GROUP(SALT13G1),\n\tASPEED_PINCTRL_GROUP(SALT14G0),\n\tASPEED_PINCTRL_GROUP(SALT14G1),\n\tASPEED_PINCTRL_GROUP(SALT15G0),\n\tASPEED_PINCTRL_GROUP(SALT15G1),\n\tASPEED_PINCTRL_GROUP(SALT16G0),\n\tASPEED_PINCTRL_GROUP(SALT16G1),\n\tASPEED_PINCTRL_GROUP(SALT2),\n\tASPEED_PINCTRL_GROUP(SALT3),\n\tASPEED_PINCTRL_GROUP(SALT4),\n\tASPEED_PINCTRL_GROUP(SALT5),\n\tASPEED_PINCTRL_GROUP(SALT6),\n\tASPEED_PINCTRL_GROUP(SALT7),\n\tASPEED_PINCTRL_GROUP(SALT8),\n\tASPEED_PINCTRL_GROUP(SALT9G0),\n\tASPEED_PINCTRL_GROUP(SALT9G1),\n\tASPEED_PINCTRL_GROUP(SD1),\n\tASPEED_PINCTRL_GROUP(SD2),\n\tASPEED_PINCTRL_GROUP(EMMCG1),\n\tASPEED_PINCTRL_GROUP(EMMCG4),\n\tASPEED_PINCTRL_GROUP(EMMCG8),\n\tASPEED_PINCTRL_GROUP(SGPM1),\n\tASPEED_PINCTRL_GROUP(SGPM2),\n\tASPEED_PINCTRL_GROUP(SGPS1),\n\tASPEED_PINCTRL_GROUP(SGPS2),\n\tASPEED_PINCTRL_GROUP(SIOONCTRL),\n\tASPEED_PINCTRL_GROUP(SIOPBI),\n\tASPEED_PINCTRL_GROUP(SIOPBO),\n\tASPEED_PINCTRL_GROUP(SIOPWREQ),\n\tASPEED_PINCTRL_GROUP(SIOPWRGD),\n\tASPEED_PINCTRL_GROUP(SIOS3),\n\tASPEED_PINCTRL_GROUP(SIOS5),\n\tASPEED_PINCTRL_GROUP(SIOSCI),\n\tASPEED_PINCTRL_GROUP(SPI1),\n\tASPEED_PINCTRL_GROUP(SPI1ABR),\n\tASPEED_PINCTRL_GROUP(SPI1CS1),\n\tASPEED_PINCTRL_GROUP(SPI1WP),\n\tASPEED_PINCTRL_GROUP(SPI2),\n\tASPEED_PINCTRL_GROUP(SPI2CS1),\n\tASPEED_PINCTRL_GROUP(SPI2CS2),\n\tASPEED_PINCTRL_GROUP(TACH0),\n\tASPEED_PINCTRL_GROUP(TACH1),\n\tASPEED_PINCTRL_GROUP(TACH10),\n\tASPEED_PINCTRL_GROUP(TACH11),\n\tASPEED_PINCTRL_GROUP(TACH12),\n\tASPEED_PINCTRL_GROUP(TACH13),\n\tASPEED_PINCTRL_GROUP(TACH14),\n\tASPEED_PINCTRL_GROUP(TACH15),\n\tASPEED_PINCTRL_GROUP(TACH2),\n\tASPEED_PINCTRL_GROUP(TACH3),\n\tASPEED_PINCTRL_GROUP(TACH4),\n\tASPEED_PINCTRL_GROUP(TACH5),\n\tASPEED_PINCTRL_GROUP(TACH6),\n\tASPEED_PINCTRL_GROUP(TACH7),\n\tASPEED_PINCTRL_GROUP(TACH8),\n\tASPEED_PINCTRL_GROUP(TACH9),\n\tASPEED_PINCTRL_GROUP(THRU0),\n\tASPEED_PINCTRL_GROUP(THRU1),\n\tASPEED_PINCTRL_GROUP(THRU2),\n\tASPEED_PINCTRL_GROUP(THRU3),\n\tASPEED_PINCTRL_GROUP(TXD1),\n\tASPEED_PINCTRL_GROUP(TXD2),\n\tASPEED_PINCTRL_GROUP(TXD3),\n\tASPEED_PINCTRL_GROUP(TXD4),\n\tASPEED_PINCTRL_GROUP(UART10),\n\tASPEED_PINCTRL_GROUP(UART11),\n\tASPEED_PINCTRL_GROUP(UART12G0),\n\tASPEED_PINCTRL_GROUP(UART12G1),\n\tASPEED_PINCTRL_GROUP(UART13G0),\n\tASPEED_PINCTRL_GROUP(UART13G1),\n\tASPEED_PINCTRL_GROUP(UART6),\n\tASPEED_PINCTRL_GROUP(UART7),\n\tASPEED_PINCTRL_GROUP(UART8),\n\tASPEED_PINCTRL_GROUP(UART9),\n\tASPEED_PINCTRL_GROUP(USBA),\n\tASPEED_PINCTRL_GROUP(USBB),\n\tASPEED_PINCTRL_GROUP(VB),\n\tASPEED_PINCTRL_GROUP(VGAHS),\n\tASPEED_PINCTRL_GROUP(VGAVS),\n\tASPEED_PINCTRL_GROUP(WDTRST1),\n\tASPEED_PINCTRL_GROUP(WDTRST2),\n\tASPEED_PINCTRL_GROUP(WDTRST3),\n\tASPEED_PINCTRL_GROUP(WDTRST4),\n};\n\nstatic const struct aspeed_pin_function aspeed_g6_functions[] = {\n\tASPEED_PINCTRL_FUNC(ADC0),\n\tASPEED_PINCTRL_FUNC(ADC1),\n\tASPEED_PINCTRL_FUNC(ADC10),\n\tASPEED_PINCTRL_FUNC(ADC11),\n\tASPEED_PINCTRL_FUNC(ADC12),\n\tASPEED_PINCTRL_FUNC(ADC13),\n\tASPEED_PINCTRL_FUNC(ADC14),\n\tASPEED_PINCTRL_FUNC(ADC15),\n\tASPEED_PINCTRL_FUNC(ADC2),\n\tASPEED_PINCTRL_FUNC(ADC3),\n\tASPEED_PINCTRL_FUNC(ADC4),\n\tASPEED_PINCTRL_FUNC(ADC5),\n\tASPEED_PINCTRL_FUNC(ADC6),\n\tASPEED_PINCTRL_FUNC(ADC7),\n\tASPEED_PINCTRL_FUNC(ADC8),\n\tASPEED_PINCTRL_FUNC(ADC9),\n\tASPEED_PINCTRL_FUNC(BMCINT),\n\tASPEED_PINCTRL_FUNC(EMMC),\n\tASPEED_PINCTRL_FUNC(ESPI),\n\tASPEED_PINCTRL_FUNC(ESPIALT),\n\tASPEED_PINCTRL_FUNC(FSI1),\n\tASPEED_PINCTRL_FUNC(FSI2),\n\tASPEED_PINCTRL_FUNC(FWSPIABR),\n\tASPEED_PINCTRL_FUNC(FWSPID),\n\tASPEED_PINCTRL_FUNC(FWQSPI),\n\tASPEED_PINCTRL_FUNC(FWSPIWP),\n\tASPEED_PINCTRL_FUNC(GPIT0),\n\tASPEED_PINCTRL_FUNC(GPIT1),\n\tASPEED_PINCTRL_FUNC(GPIT2),\n\tASPEED_PINCTRL_FUNC(GPIT3),\n\tASPEED_PINCTRL_FUNC(GPIT4),\n\tASPEED_PINCTRL_FUNC(GPIT5),\n\tASPEED_PINCTRL_FUNC(GPIT6),\n\tASPEED_PINCTRL_FUNC(GPIT7),\n\tASPEED_PINCTRL_FUNC(GPIU0),\n\tASPEED_PINCTRL_FUNC(GPIU1),\n\tASPEED_PINCTRL_FUNC(GPIU2),\n\tASPEED_PINCTRL_FUNC(GPIU3),\n\tASPEED_PINCTRL_FUNC(GPIU4),\n\tASPEED_PINCTRL_FUNC(GPIU5),\n\tASPEED_PINCTRL_FUNC(GPIU6),\n\tASPEED_PINCTRL_FUNC(GPIU7),\n\tASPEED_PINCTRL_FUNC(HEARTBEAT),\n\tASPEED_PINCTRL_FUNC(I2C1),\n\tASPEED_PINCTRL_FUNC(I2C10),\n\tASPEED_PINCTRL_FUNC(I2C11),\n\tASPEED_PINCTRL_FUNC(I2C12),\n\tASPEED_PINCTRL_FUNC(I2C13),\n\tASPEED_PINCTRL_FUNC(I2C14),\n\tASPEED_PINCTRL_FUNC(I2C15),\n\tASPEED_PINCTRL_FUNC(I2C16),\n\tASPEED_PINCTRL_FUNC(I2C2),\n\tASPEED_PINCTRL_FUNC(I2C3),\n\tASPEED_PINCTRL_FUNC(I2C4),\n\tASPEED_PINCTRL_FUNC(I2C5),\n\tASPEED_PINCTRL_FUNC(I2C6),\n\tASPEED_PINCTRL_FUNC(I2C7),\n\tASPEED_PINCTRL_FUNC(I2C8),\n\tASPEED_PINCTRL_FUNC(I2C9),\n\tASPEED_PINCTRL_FUNC(I3C1),\n\tASPEED_PINCTRL_FUNC(I3C2),\n\tASPEED_PINCTRL_FUNC(I3C3),\n\tASPEED_PINCTRL_FUNC(I3C4),\n\tASPEED_PINCTRL_FUNC(I3C5),\n\tASPEED_PINCTRL_FUNC(I3C6),\n\tASPEED_PINCTRL_FUNC(JTAGM),\n\tASPEED_PINCTRL_FUNC(LHPD),\n\tASPEED_PINCTRL_FUNC(LHSIRQ),\n\tASPEED_PINCTRL_FUNC(LPC),\n\tASPEED_PINCTRL_FUNC(LPCHC),\n\tASPEED_PINCTRL_FUNC(LPCPD),\n\tASPEED_PINCTRL_FUNC(LPCPME),\n\tASPEED_PINCTRL_FUNC(LPCSMI),\n\tASPEED_PINCTRL_FUNC(LSIRQ),\n\tASPEED_PINCTRL_FUNC(MACLINK1),\n\tASPEED_PINCTRL_FUNC(MACLINK2),\n\tASPEED_PINCTRL_FUNC(MACLINK3),\n\tASPEED_PINCTRL_FUNC(MACLINK4),\n\tASPEED_PINCTRL_FUNC(MDIO1),\n\tASPEED_PINCTRL_FUNC(MDIO2),\n\tASPEED_PINCTRL_FUNC(MDIO3),\n\tASPEED_PINCTRL_FUNC(MDIO4),\n\tASPEED_PINCTRL_FUNC(NCTS1),\n\tASPEED_PINCTRL_FUNC(NCTS2),\n\tASPEED_PINCTRL_FUNC(NCTS3),\n\tASPEED_PINCTRL_FUNC(NCTS4),\n\tASPEED_PINCTRL_FUNC(NDCD1),\n\tASPEED_PINCTRL_FUNC(NDCD2),\n\tASPEED_PINCTRL_FUNC(NDCD3),\n\tASPEED_PINCTRL_FUNC(NDCD4),\n\tASPEED_PINCTRL_FUNC(NDSR1),\n\tASPEED_PINCTRL_FUNC(NDSR2),\n\tASPEED_PINCTRL_FUNC(NDSR3),\n\tASPEED_PINCTRL_FUNC(NDSR4),\n\tASPEED_PINCTRL_FUNC(NDTR1),\n\tASPEED_PINCTRL_FUNC(NDTR2),\n\tASPEED_PINCTRL_FUNC(NDTR3),\n\tASPEED_PINCTRL_FUNC(NDTR4),\n\tASPEED_PINCTRL_FUNC(NRI1),\n\tASPEED_PINCTRL_FUNC(NRI2),\n\tASPEED_PINCTRL_FUNC(NRI3),\n\tASPEED_PINCTRL_FUNC(NRI4),\n\tASPEED_PINCTRL_FUNC(NRTS1),\n\tASPEED_PINCTRL_FUNC(NRTS2),\n\tASPEED_PINCTRL_FUNC(NRTS3),\n\tASPEED_PINCTRL_FUNC(NRTS4),\n\tASPEED_PINCTRL_FUNC(OSCCLK),\n\tASPEED_PINCTRL_FUNC(PEWAKE),\n\tASPEED_PINCTRL_FUNC(PWM0),\n\tASPEED_PINCTRL_FUNC(PWM1),\n\tASPEED_PINCTRL_FUNC(PWM10),\n\tASPEED_PINCTRL_FUNC(PWM11),\n\tASPEED_PINCTRL_FUNC(PWM12),\n\tASPEED_PINCTRL_FUNC(PWM13),\n\tASPEED_PINCTRL_FUNC(PWM14),\n\tASPEED_PINCTRL_FUNC(PWM15),\n\tASPEED_PINCTRL_FUNC(PWM2),\n\tASPEED_PINCTRL_FUNC(PWM3),\n\tASPEED_PINCTRL_FUNC(PWM4),\n\tASPEED_PINCTRL_FUNC(PWM5),\n\tASPEED_PINCTRL_FUNC(PWM6),\n\tASPEED_PINCTRL_FUNC(PWM7),\n\tASPEED_PINCTRL_FUNC(PWM8),\n\tASPEED_PINCTRL_FUNC(PWM9),\n\tASPEED_PINCTRL_FUNC(RGMII1),\n\tASPEED_PINCTRL_FUNC(RGMII2),\n\tASPEED_PINCTRL_FUNC(RGMII3),\n\tASPEED_PINCTRL_FUNC(RGMII4),\n\tASPEED_PINCTRL_FUNC(RMII1),\n\tASPEED_PINCTRL_FUNC(RMII2),\n\tASPEED_PINCTRL_FUNC(RMII3),\n\tASPEED_PINCTRL_FUNC(RMII4),\n\tASPEED_PINCTRL_FUNC(RXD1),\n\tASPEED_PINCTRL_FUNC(RXD2),\n\tASPEED_PINCTRL_FUNC(RXD3),\n\tASPEED_PINCTRL_FUNC(RXD4),\n\tASPEED_PINCTRL_FUNC(SALT1),\n\tASPEED_PINCTRL_FUNC(SALT10),\n\tASPEED_PINCTRL_FUNC(SALT11),\n\tASPEED_PINCTRL_FUNC(SALT12),\n\tASPEED_PINCTRL_FUNC(SALT13),\n\tASPEED_PINCTRL_FUNC(SALT14),\n\tASPEED_PINCTRL_FUNC(SALT15),\n\tASPEED_PINCTRL_FUNC(SALT16),\n\tASPEED_PINCTRL_FUNC(SALT2),\n\tASPEED_PINCTRL_FUNC(SALT3),\n\tASPEED_PINCTRL_FUNC(SALT4),\n\tASPEED_PINCTRL_FUNC(SALT5),\n\tASPEED_PINCTRL_FUNC(SALT6),\n\tASPEED_PINCTRL_FUNC(SALT7),\n\tASPEED_PINCTRL_FUNC(SALT8),\n\tASPEED_PINCTRL_FUNC(SALT9),\n\tASPEED_PINCTRL_FUNC(SD1),\n\tASPEED_PINCTRL_FUNC(SD2),\n\tASPEED_PINCTRL_FUNC(SGPM1),\n\tASPEED_PINCTRL_FUNC(SGPM2),\n\tASPEED_PINCTRL_FUNC(SGPS1),\n\tASPEED_PINCTRL_FUNC(SGPS2),\n\tASPEED_PINCTRL_FUNC(SIOONCTRL),\n\tASPEED_PINCTRL_FUNC(SIOPBI),\n\tASPEED_PINCTRL_FUNC(SIOPBO),\n\tASPEED_PINCTRL_FUNC(SIOPWREQ),\n\tASPEED_PINCTRL_FUNC(SIOPWRGD),\n\tASPEED_PINCTRL_FUNC(SIOS3),\n\tASPEED_PINCTRL_FUNC(SIOS5),\n\tASPEED_PINCTRL_FUNC(SIOSCI),\n\tASPEED_PINCTRL_FUNC(SPI1),\n\tASPEED_PINCTRL_FUNC(SPI1ABR),\n\tASPEED_PINCTRL_FUNC(SPI1CS1),\n\tASPEED_PINCTRL_FUNC(SPI1WP),\n\tASPEED_PINCTRL_FUNC(SPI2),\n\tASPEED_PINCTRL_FUNC(SPI2CS1),\n\tASPEED_PINCTRL_FUNC(SPI2CS2),\n\tASPEED_PINCTRL_FUNC(TACH0),\n\tASPEED_PINCTRL_FUNC(TACH1),\n\tASPEED_PINCTRL_FUNC(TACH10),\n\tASPEED_PINCTRL_FUNC(TACH11),\n\tASPEED_PINCTRL_FUNC(TACH12),\n\tASPEED_PINCTRL_FUNC(TACH13),\n\tASPEED_PINCTRL_FUNC(TACH14),\n\tASPEED_PINCTRL_FUNC(TACH15),\n\tASPEED_PINCTRL_FUNC(TACH2),\n\tASPEED_PINCTRL_FUNC(TACH3),\n\tASPEED_PINCTRL_FUNC(TACH4),\n\tASPEED_PINCTRL_FUNC(TACH5),\n\tASPEED_PINCTRL_FUNC(TACH6),\n\tASPEED_PINCTRL_FUNC(TACH7),\n\tASPEED_PINCTRL_FUNC(TACH8),\n\tASPEED_PINCTRL_FUNC(TACH9),\n\tASPEED_PINCTRL_FUNC(THRU0),\n\tASPEED_PINCTRL_FUNC(THRU1),\n\tASPEED_PINCTRL_FUNC(THRU2),\n\tASPEED_PINCTRL_FUNC(THRU3),\n\tASPEED_PINCTRL_FUNC(TXD1),\n\tASPEED_PINCTRL_FUNC(TXD2),\n\tASPEED_PINCTRL_FUNC(TXD3),\n\tASPEED_PINCTRL_FUNC(TXD4),\n\tASPEED_PINCTRL_FUNC(UART10),\n\tASPEED_PINCTRL_FUNC(UART11),\n\tASPEED_PINCTRL_FUNC(UART12),\n\tASPEED_PINCTRL_FUNC(UART13),\n\tASPEED_PINCTRL_FUNC(UART6),\n\tASPEED_PINCTRL_FUNC(UART7),\n\tASPEED_PINCTRL_FUNC(UART8),\n\tASPEED_PINCTRL_FUNC(UART9),\n\tASPEED_PINCTRL_FUNC(USB11BHID),\n\tASPEED_PINCTRL_FUNC(USB2AD),\n\tASPEED_PINCTRL_FUNC(USB2ADP),\n\tASPEED_PINCTRL_FUNC(USB2AH),\n\tASPEED_PINCTRL_FUNC(USB2AHP),\n\tASPEED_PINCTRL_FUNC(USB2BD),\n\tASPEED_PINCTRL_FUNC(USB2BH),\n\tASPEED_PINCTRL_FUNC(VB),\n\tASPEED_PINCTRL_FUNC(VGAHS),\n\tASPEED_PINCTRL_FUNC(VGAVS),\n\tASPEED_PINCTRL_FUNC(WDTRST1),\n\tASPEED_PINCTRL_FUNC(WDTRST2),\n\tASPEED_PINCTRL_FUNC(WDTRST3),\n\tASPEED_PINCTRL_FUNC(WDTRST4),\n};\n\nstatic struct aspeed_pin_config aspeed_g6_configs[] = {\n\t \n\tASPEED_PULL_DOWN_PINCONF(J24, SCU610, 15),\n\t \n\tASPEED_PULL_DOWN_PINCONF(H25, SCU610, 14),\n\t \n\tASPEED_PULL_DOWN_PINCONF(G26, SCU610, 13),\n\t \n\tASPEED_PULL_DOWN_PINCONF(J23, SCU610, 12),\n\t \n\tASPEED_PULL_DOWN_PINCONF(J25, SCU610, 11),\n\t \n\tASPEED_PULL_DOWN_PINCONF(H26, SCU610, 10),\n\t \n\tASPEED_PULL_DOWN_PINCONF(K23, SCU610, 9),\n\t \n\tASPEED_PULL_DOWN_PINCONF(J26, SCU610, 8),\n\n\t \n\tASPEED_PULL_DOWN_PINCONF(A17, SCU614, 27),\n\t \n\tASPEED_PULL_DOWN_PINCONF(C18, SCU614, 26),\n\t \n\tASPEED_PULL_DOWN_PINCONF(B18, SCU614, 25),\n\t \n\tASPEED_PULL_DOWN_PINCONF(A18, SCU614, 24),\n\n\t \n\tASPEED_PULL_DOWN_PINCONF(C14, SCU618, 31),\n\t \n\tASPEED_PULL_DOWN_PINCONF(B14, SCU618, 30),\n\t \n\tASPEED_PULL_DOWN_PINCONF(F15, SCU618, 29),\n\t \n\tASPEED_PULL_DOWN_PINCONF(C15, SCU618, 28),\n\n\t \n\tASPEED_PULL_UP_PINCONF(D19, SCU618, 15),\n\t \n\tASPEED_PULL_UP_PINCONF(C20, SCU618, 14),\n\t \n\tASPEED_PULL_UP_PINCONF(A19, SCU618, 13),\n\t \n\tASPEED_PULL_UP_PINCONF(C19, SCU618, 12),\n\t \n\tASPEED_PULL_UP_PINCONF(D20, SCU618, 11),\n\t \n\tASPEED_PULL_UP_PINCONF(E19, SCU618, 10),\n\t \n\tASPEED_PULL_UP_PINCONF(A20, SCU618, 9),\n\t \n\tASPEED_PULL_UP_PINCONF(B20, SCU618, 8),\n\n\t \n\tASPEED_PULL_DOWN_PINCONF(A15, SCU618, 7),\n\t \n\tASPEED_PULL_DOWN_PINCONF(B16, SCU618, 6),\n\t \n\tASPEED_PULL_DOWN_PINCONF(E16, SCU618, 5),\n\t \n\tASPEED_PULL_DOWN_PINCONF(C16, SCU618, 4),\n\t \n\tASPEED_PULL_DOWN_PINCONF(D16, SCU618, 3),\n\t \n\tASPEED_PULL_DOWN_PINCONF(E17, SCU618, 2),\n\t \n\tASPEED_PULL_DOWN_PINCONF(A16, SCU618, 1),\n\t \n\tASPEED_PULL_DOWN_PINCONF(D17, SCU618, 0),\n\n\t \n\tASPEED_PULL_DOWN_PINCONF(Y23, SCU61C, 31),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AB24, SCU61C, 30),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AB23, SCU61C, 29),\n\t \n\tASPEED_PULL_DOWN_PINCONF(W23, SCU61C, 28),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AA24, SCU61C, 27),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AA23, SCU61C, 26),\n\t \n\tASPEED_PULL_DOWN_PINCONF(W24, SCU61C, 25),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AB22, SCU61C, 24),\n\n\t \n\tASPEED_PULL_DOWN_PINCONF(AC23, SCU61C, 23),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AC24, SCU61C, 22),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AC22, SCU61C, 21),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AD25, SCU61C, 20),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AD24, SCU61C, 19),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AD23, SCU61C, 18),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AD22, SCU61C, 17),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AD26, SCU61C, 16),\n\n\t \n\tASPEED_PULL_DOWN_PINCONF(M26, SCU61C, 15),\n\t \n\tASPEED_PULL_DOWN_PINCONF(N26, SCU61C, 14),\n\t \n\tASPEED_PULL_DOWN_PINCONF(M23, SCU61C, 13),\n\t \n\tASPEED_PULL_DOWN_PINCONF(P26, SCU61C, 12),\n\t \n\tASPEED_PULL_DOWN_PINCONF(N24, SCU61C, 11),\n\t \n\tASPEED_PULL_DOWN_PINCONF(N25, SCU61C, 10),\n\t \n\tASPEED_PULL_DOWN_PINCONF(N23, SCU61C, 9),\n\t \n\tASPEED_PULL_DOWN_PINCONF(P25, SCU61C, 8),\n\n\t \n\tASPEED_PULL_DOWN_PINCONF(D13, SCU61C, 7),\n\t \n\tASPEED_PULL_DOWN_PINCONF(C13, SCU61C, 6),\n\t \n\tASPEED_PULL_DOWN_PINCONF(C12, SCU61C, 5),\n\t \n\tASPEED_PULL_DOWN_PINCONF(B12, SCU61C, 4),\n\t \n\tASPEED_PULL_DOWN_PINCONF(E14, SCU61C, 3),\n\t \n\tASPEED_PULL_DOWN_PINCONF(A12, SCU61C, 2),\n\t \n\tASPEED_PULL_DOWN_PINCONF(B13, SCU61C, 1),\n\t \n\tASPEED_PULL_DOWN_PINCONF(D14, SCU61C, 0),\n\n\t \n\tASPEED_PULL_DOWN_PINCONF(T24, SCU620, 23),\n\t \n\tASPEED_PULL_DOWN_PINCONF(P23, SCU620, 22),\n\t \n\tASPEED_PULL_DOWN_PINCONF(P24, SCU620, 21),\n\t \n\tASPEED_PULL_DOWN_PINCONF(R26, SCU620, 20),\n\t \n\tASPEED_PULL_DOWN_PINCONF(R24, SCU620, 19),\n\t \n\tASPEED_PULL_DOWN_PINCONF(T26, SCU620, 18),\n\t \n\tASPEED_PULL_DOWN_PINCONF(T25, SCU620, 17),\n\t \n\tASPEED_PULL_DOWN_PINCONF(R23, SCU620, 16),\n\n\t \n\tASPEED_PULL_DOWN_PINCONF(U26, SCU620, 15),\n\t \n\tASPEED_PULL_DOWN_PINCONF(W26, SCU620, 14),\n\t \n\tASPEED_PULL_DOWN_PINCONF(T23, SCU620, 13),\n\t \n\tASPEED_PULL_DOWN_PINCONF(U25, SCU620, 12),\n\t \n\tASPEED_PULL_DOWN_PINCONF(V26, SCU620, 11),\n\t \n\tASPEED_PULL_DOWN_PINCONF(V24, SCU620, 10),\n\t \n\tASPEED_PULL_DOWN_PINCONF(U24, SCU620, 9),\n\t \n\tASPEED_PULL_DOWN_PINCONF(V25, SCU620, 8),\n\n\t \n\tASPEED_PULL_DOWN_PINCONF(AB10, SCU634, 31),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AF9, SCU634, 30),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AD9, SCU634, 29),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AB9, SCU634, 28),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AF8, SCU634, 27),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AC9, SCU634, 26),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AA9, SCU634, 25),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AE8, SCU634, 24),\n\n\t \n\tASPEED_PULL_DOWN_PINCONF(AF15, SCU634, 15),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AD15, SCU634, 14),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AE14, SCU634, 13),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AE15, SCU634, 12),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AC15, SCU634, 11),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AD14, SCU634, 10),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AF14, SCU634, 9),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AB15, SCU634, 8),\n\n\t \n\tASPEED_PULL_DOWN_PINCONF(AF10, SCU638, 15),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AD11, SCU638, 14),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AA11, SCU638, 13),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AC11, SCU638, 12),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AB11, SCU638, 11),\n\n\t \n\tASPEED_PULL_DOWN_PINCONF(AD10, SCU638, 9),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AC10, SCU638, 8),\n\n\t \n\tASPEED_PULL_DOWN_PINCONF(AC12, SCU638, 6),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AF12, SCU638, 5),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AE12, SCU638, 4),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AA12, SCU638, 3),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AE11, SCU638, 2),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AD12, SCU638, 1),\n\t \n\tASPEED_PULL_DOWN_PINCONF(AF11, SCU638, 0),\n\n\t \n\t{ PIN_CONFIG_DRIVE_STRENGTH, { AC7, AC7 }, SCU454, GENMASK(31, 30)},\n\t \n\t{ PIN_CONFIG_DRIVE_STRENGTH, { AC8, AC8 }, SCU454, GENMASK(29, 28)},\n\t \n\t{ PIN_CONFIG_DRIVE_STRENGTH, { AB8, AB8 }, SCU454, GENMASK(27, 26)},\n\t \n\t{ PIN_CONFIG_DRIVE_STRENGTH, { AB7, AB7 }, SCU454, GENMASK(25, 24)},\n\n\t \n\t{ PIN_CONFIG_POWER_SOURCE,   { H24, E26 }, SCU458, BIT_MASK(4)},\n\t{ PIN_CONFIG_DRIVE_STRENGTH, { H24, E26 }, SCU458, GENMASK(1, 0)},\n\t \n\t{ PIN_CONFIG_POWER_SOURCE,   { F24, B24 }, SCU458, BIT_MASK(5)},\n\t{ PIN_CONFIG_DRIVE_STRENGTH, { F24, B24 }, SCU458, GENMASK(3, 2)},\n\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, Y1, Y4, SCU40C, 4),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   Y1, Y4, SCU40C, 4),\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, AB4, AC5, SCU40C, 3),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   AB4, AC5, SCU40C, 3),\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, E4, E1, SCU40C, 2),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   E4, E1, SCU40C, 2),\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, B2, D3, SCU40C, 1),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   B2, D3, SCU40C, 1),\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, C6, A2, SCU40C, 0),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   C6, A2, SCU40C, 0),\n};\n\n \nstatic int aspeed_g6_sig_expr_set(struct aspeed_pinmux_data *ctx,\n\t\t\t\t  const struct aspeed_sig_expr *expr,\n\t\t\t\t  bool enable)\n{\n\tint ret;\n\tint i;\n\n\tfor (i = 0; i < expr->ndescs; i++) {\n\t\tconst struct aspeed_sig_desc *desc = &expr->descs[i];\n\t\tu32 pattern = enable ? desc->enable : desc->disable;\n\t\tu32 val = (pattern << __ffs(desc->mask));\n\t\tbool is_strap;\n\n\t\tif (!ctx->maps[desc->ip])\n\t\t\treturn -ENODEV;\n\n\t\tWARN_ON(desc->ip != ASPEED_IP_SCU);\n\t\tis_strap = desc->reg == SCU500 || desc->reg == SCU510;\n\n\t\tif (is_strap) {\n\t\t\t \n\t\t\tu32 clear = ~val & desc->mask;\n\t\t\tu32 w1c = desc->reg + 4;\n\n\t\t\tif (clear)\n\t\t\t\tret = regmap_update_bits(ctx->maps[desc->ip],\n\t\t\t\t\t\t\t w1c, desc->mask,\n\t\t\t\t\t\t\t clear);\n\t\t}\n\n\t\tret = regmap_update_bits(ctx->maps[desc->ip], desc->reg,\n\t\t\t\t\t desc->mask, val);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tret = aspeed_sig_expr_eval(ctx, expr, enable);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tif (!ret)\n\t\treturn -EPERM;\n\treturn 0;\n}\n\nstatic const struct aspeed_pin_config_map aspeed_g6_pin_config_map[] = {\n\t{ PIN_CONFIG_BIAS_PULL_DOWN,  0,   1, BIT_MASK(0)},\n\t{ PIN_CONFIG_BIAS_PULL_DOWN, -1,   0, BIT_MASK(0)},\n\t{ PIN_CONFIG_BIAS_PULL_UP,    0,   1, BIT_MASK(0)},\n\t{ PIN_CONFIG_BIAS_PULL_UP,   -1,   0, BIT_MASK(0)},\n\t{ PIN_CONFIG_BIAS_DISABLE,   -1,   1, BIT_MASK(0)},\n\t{ PIN_CONFIG_DRIVE_STRENGTH,  4,   0, GENMASK(1, 0)},\n\t{ PIN_CONFIG_DRIVE_STRENGTH,  8,   1, GENMASK(1, 0)},\n\t{ PIN_CONFIG_DRIVE_STRENGTH, 12,   2, GENMASK(1, 0)},\n\t{ PIN_CONFIG_DRIVE_STRENGTH, 16,   3, GENMASK(1, 0)},\n\t{ PIN_CONFIG_POWER_SOURCE,   3300, 0, BIT_MASK(0)},\n\t{ PIN_CONFIG_POWER_SOURCE,   1800, 1, BIT_MASK(0)},\n};\n\nstatic const struct aspeed_pinmux_ops aspeed_g5_ops = {\n\t.set = aspeed_g6_sig_expr_set,\n};\n\nstatic struct aspeed_pinctrl_data aspeed_g6_pinctrl_data = {\n\t.pins = aspeed_g6_pins,\n\t.npins = ARRAY_SIZE(aspeed_g6_pins),\n\t.pinmux = {\n\t\t.ops = &aspeed_g5_ops,\n\t\t.groups = aspeed_g6_groups,\n\t\t.ngroups = ARRAY_SIZE(aspeed_g6_groups),\n\t\t.functions = aspeed_g6_functions,\n\t\t.nfunctions = ARRAY_SIZE(aspeed_g6_functions),\n\t},\n\t.configs = aspeed_g6_configs,\n\t.nconfigs = ARRAY_SIZE(aspeed_g6_configs),\n\t.confmaps = aspeed_g6_pin_config_map,\n\t.nconfmaps = ARRAY_SIZE(aspeed_g6_pin_config_map),\n};\n\nstatic const struct pinmux_ops aspeed_g6_pinmux_ops = {\n\t.get_functions_count = aspeed_pinmux_get_fn_count,\n\t.get_function_name = aspeed_pinmux_get_fn_name,\n\t.get_function_groups = aspeed_pinmux_get_fn_groups,\n\t.set_mux = aspeed_pinmux_set_mux,\n\t.gpio_request_enable = aspeed_gpio_request_enable,\n\t.strict = true,\n};\n\nstatic const struct pinctrl_ops aspeed_g6_pinctrl_ops = {\n\t.get_groups_count = aspeed_pinctrl_get_groups_count,\n\t.get_group_name = aspeed_pinctrl_get_group_name,\n\t.get_group_pins = aspeed_pinctrl_get_group_pins,\n\t.pin_dbg_show = aspeed_pinctrl_pin_dbg_show,\n\t.dt_node_to_map = pinconf_generic_dt_node_to_map_all,\n\t.dt_free_map = pinctrl_utils_free_map,\n};\n\nstatic const struct pinconf_ops aspeed_g6_conf_ops = {\n\t.is_generic = true,\n\t.pin_config_get = aspeed_pin_config_get,\n\t.pin_config_set = aspeed_pin_config_set,\n\t.pin_config_group_get = aspeed_pin_config_group_get,\n\t.pin_config_group_set = aspeed_pin_config_group_set,\n};\n\nstatic struct pinctrl_desc aspeed_g6_pinctrl_desc = {\n\t.name = \"aspeed-g6-pinctrl\",\n\t.pins = aspeed_g6_pins,\n\t.npins = ARRAY_SIZE(aspeed_g6_pins),\n\t.pctlops = &aspeed_g6_pinctrl_ops,\n\t.pmxops = &aspeed_g6_pinmux_ops,\n\t.confops = &aspeed_g6_conf_ops,\n};\n\nstatic int aspeed_g6_pinctrl_probe(struct platform_device *pdev)\n{\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(aspeed_g6_pins); i++)\n\t\taspeed_g6_pins[i].number = i;\n\n\treturn aspeed_pinctrl_probe(pdev, &aspeed_g6_pinctrl_desc,\n\t\t\t&aspeed_g6_pinctrl_data);\n}\n\nstatic const struct of_device_id aspeed_g6_pinctrl_of_match[] = {\n\t{ .compatible = \"aspeed,ast2600-pinctrl\", },\n\t{ },\n};\n\nstatic struct platform_driver aspeed_g6_pinctrl_driver = {\n\t.probe = aspeed_g6_pinctrl_probe,\n\t.driver = {\n\t\t.name = \"aspeed-g6-pinctrl\",\n\t\t.of_match_table = aspeed_g6_pinctrl_of_match,\n\t},\n};\n\nstatic int aspeed_g6_pinctrl_init(void)\n{\n\treturn platform_driver_register(&aspeed_g6_pinctrl_driver);\n}\n\narch_initcall(aspeed_g6_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}