<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML>
 <HEAD>
  <TITLE> New Document </TITLE>
 </HEAD>

 <BODY>
  <h3 align="center">VLSI DESIGN LAB</h3>
  
  <p>
  1.        Switch level modeling usingVerilog<br>
a) Logic gatesb)AOland OAI gates<br>
c) Transmission gate d) Complex logic gates using CMOS<br>

2.        Structural Gate-levelModeling[With and Without delays]—Digital circuits using gate primitives—usingVerilog.<br>
a)AOlgate b) Half adder and full adders<br>
c) MVX using buffers d) S-R latch etc.<br>

3.        Mixed gate —level and Switch-level modeling usingVerilog-usage.ofprimitives, modules and instancing and understanding the hierarchical design.<br>
a) Constructing a 4-input AND gate using CMOS 2-input NAND and NOR gates.<br>
b)constructinga decoder using CMOS 2-input AND gates and NOT gates etc.<br>

4.        RTL Modeling of general VLSI system components.<br>
a)MUXesb) Decoders c) Priority encodes d) Flip-flops e) Registers.<br>

5.        Synthesis of Digital Circuitsv
a) Ripple carry adder and carry look-ahead adder<br>
b) array multiplier<br>

6.        Verilogcode for finite state machine<br>

7.        Modeling of MOSFET<br>

8.        Stick diagram representations.Simple layouts of Inverter.Understanding the concepts of Design Rule checking.<br>

9.        Fault Modeling for Stuck-at-O and Stuck-at-I faults.<br>

10.      Clock generation circuits (study)
  </p>
  

  
 </BODY>
</HTML>
