INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../../../../OneDrive/Desktop/vitis/bram_A_tb.cpp in debug mode
   Compiling ../../../../../../../../OneDrive/Desktop/vitis/bram_A.cpp in debug mode
   Generating csim.exe
0
1
2
3
4
5
6
7
0
8
16
24
32
40
48
56
WARNING [HLS SIM]: hls::stream 'hls::stream<ap_uint<8>, 0>0' contains leftover data, which may result in RTL simulation hanging.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 241
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
