Analysis & Synthesis report for lab6
Thu Oct 13 17:47:13 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_next
 11. State Machine - |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_state
 12. State Machine - |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_next
 13. State Machine - |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_state
 14. State Machine - |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 22. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 23. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 24. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 25. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 26. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 27. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 28. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 29. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_17g1:auto_generated
 30. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram
 31. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll
 32. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll|lab61_soc_sdram_pll_stdsync_sv6:stdsync2|lab61_soc_sdram_pll_dffpipe_l2c:dffpipe3
 33. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux
 34. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux_001
 35. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux
 36. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 37. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 38. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 39. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_004
 40. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 41. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 42. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 43. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 44. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 45. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 46. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 47. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 48. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 49. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 50. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 51. Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 52. Source assignments for lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 53. Source assignments for lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 54. Source assignments for lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001
 55. Source assignments for lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 56. Source assignments for lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 57. Source assignments for lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 58. Source assignments for lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 59. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a
 60. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b
 62. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 63. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 64. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram
 65. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 67. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 68. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 69. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 70. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy
 71. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0
 72. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 73. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 74. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 75. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 76. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 77. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
 78. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 79. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
 80. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 81. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator
 82. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
 83. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator
 84. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 85. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 86. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 87. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 90. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
 93. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 96. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 97. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 98. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
 99. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
100. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
101. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
102. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
103. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
104. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
105. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key0_s1_agent
106. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
109. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key1_s1_agent
112. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router:router|lab61_soc_mm_interconnect_0_router_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router:router_001|lab61_soc_mm_interconnect_0_router_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_002|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_003|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_004|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_005|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_006|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_007:router_007|lab61_soc_mm_interconnect_0_router_007_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_008|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
123. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_009|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
124. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_010|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
125. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
126. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
127. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
128. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
129. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
130. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
131. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
132. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
133. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
134. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
135. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
136. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
137. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
138. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
139. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
140. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
141. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
142. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
143. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
144. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
145. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
146. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
147. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
148. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
149. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
150. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
151. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
152. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
153. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
154. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
155. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
156. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
157. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
158. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
159. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
160. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
161. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
162. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
163. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
164. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
165. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
166. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
167. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
168. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
169. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
170. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
171. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
172. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
173. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
174. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
175. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
176. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
177. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller
178. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
179. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
180. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001
181. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
182. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
183. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002
184. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
185. Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
186. altsyncram Parameter Settings by Entity Instance
187. Port Connectivity Checks: "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
188. Port Connectivity Checks: "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002"
189. Port Connectivity Checks: "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
190. Port Connectivity Checks: "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001"
191. Port Connectivity Checks: "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
192. Port Connectivity Checks: "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller"
193. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
194. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
195. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
196. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
197. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
198. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
199. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
200. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
201. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
202. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_007:router_007|lab61_soc_mm_interconnect_0_router_007_default_decode:the_default_decode"
203. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_002|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
204. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router:router|lab61_soc_mm_interconnect_0_router_default_decode:the_default_decode"
205. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo"
206. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key1_s1_agent"
207. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
208. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
209. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo"
210. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key0_s1_agent"
211. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
212. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
213. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
214. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
215. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
216. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
217. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
218. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
219. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
220. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
221. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
222. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
223. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
224. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
225. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
226. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator"
227. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
228. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator"
229. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
230. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
231. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
232. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
233. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
234. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
235. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
236. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
237. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll|lab61_soc_sdram_pll_altpll_vg92:sd1"
238. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll"
239. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|lab61_soc_sdram_input_efifo_module:the_lab61_soc_sdram_input_efifo_module"
240. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0"
241. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy"
242. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
243. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
244. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib"
245. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
246. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab61_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
247. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
248. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
249. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
250. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug"
251. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci"
252. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_test_bench:the_lab61_soc_nios2_gen2_0_cpu_test_bench"
253. Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0"
254. Post-Synthesis Netlist Statistics for Top Partition
255. Elapsed Time Per Partition
256. Analysis & Synthesis Messages
257. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 13 17:47:13 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lab6                                        ;
; Top-level Entity Name              ; lab61                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,993                                       ;
;     Total combinational functions  ; 2,280                                       ;
;     Dedicated logic registers      ; 1,793                                       ;
; Total registers                    ; 1793                                        ;
; Total pins                         ; 58                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 10,368                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; lab61              ; lab6               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                           ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; lab61.sv                                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61.sv                                                                                            ;             ;
; lab61_soc/synthesis/lab61_soc.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v                                                                     ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_reset_controller.v                                            ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v                                            ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_synchronizer.v                                          ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv                                              ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v                                        ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v                  ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v                      ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                           ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                     ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                     ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                      ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                      ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv                               ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv                             ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv                               ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv                             ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv                            ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv                            ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv                                ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv                                        ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; lab61_soc   ;
; lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv                                   ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v                                             ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_sw.v                                                       ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sw.v                                                       ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v                                                ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v                                                ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v                                                    ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.hex                                       ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v                                         ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v                                             ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v                                         ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v                              ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_led.v                                                      ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_led.v                                                      ; lab61_soc   ;
; lab61_soc/synthesis/submodules/lab61_soc_key0.v                                                     ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_key0.v                                                     ; lab61_soc   ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; aglobal181.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                  ;             ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; db/altsyncram_s0c1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/ece385/lab6/db/altsyncram_s0c1.tdf                                                                              ;             ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                       ;             ;
; db/altsyncram_0n61.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/ece385/lab6/db/altsyncram_0n61.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; db/altsyncram_17g1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/ece385/lab6/db/altsyncram_17g1.tdf                                                                              ;             ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/sld2dead247/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 2,993               ;
;                                             ;                     ;
; Total combinational functions               ; 2280                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 1219                ;
;     -- 3 input functions                    ; 681                 ;
;     -- <=2 input functions                  ; 380                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 2188                ;
;     -- arithmetic mode                      ; 92                  ;
;                                             ;                     ;
; Total registers                             ; 1793                ;
;     -- Dedicated logic registers            ; 1793                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 58                  ;
; Total memory bits                           ; 10368               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 1048                ;
; Total fan-out                               ; 15358               ;
; Average fan-out                             ; 3.54                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |lab61                                                                                                                                  ; 2280 (0)            ; 1793 (0)                  ; 10368       ; 0          ; 0            ; 0       ; 0         ; 58   ; 0            ; 0          ; |lab61                                                                                                                                                                                                                                                                                                                                                                                                                               ; lab61                                             ; work         ;
;    |lab61_soc:m_lab61_soc|                                                                                                              ; 2158 (0)            ; 1716 (0)                  ; 10368       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc                                                                                                                                                                                                                                                                                                                                                                                                         ; lab61_soc                                         ; lab61_soc    ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; lab61_soc    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; lab61_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; lab61_soc    ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; lab61_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; lab61_soc    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; lab61_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; lab61_soc    ;
;       |lab61_soc_key0:key0|                                                                                                             ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_key0:key0                                                                                                                                                                                                                                                                                                                                                                                     ; lab61_soc_key0                                    ; lab61_soc    ;
;       |lab61_soc_key0:key1|                                                                                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_key0:key1                                                                                                                                                                                                                                                                                                                                                                                     ; lab61_soc_key0                                    ; lab61_soc    ;
;       |lab61_soc_led:led|                                                                                                               ; 12 (12)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_led:led                                                                                                                                                                                                                                                                                                                                                                                       ; lab61_soc_led                                     ; lab61_soc    ;
;       |lab61_soc_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 835 (0)             ; 839 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                           ; lab61_soc_mm_interconnect_0                       ; lab61_soc    ;
;          |altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|                                                                                 ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; lab61_soc    ;
;          |altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|                                                                                 ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; lab61_soc    ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; lab61_soc    ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; lab61_soc    ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; lab61_soc    ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; lab61_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab61_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 82 (82)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; lab61_soc    ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; lab61_soc    ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab61_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)               ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; lab61_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 74 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; lab61_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab61_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab61_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; lab61_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; lab61_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab61_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab61_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; lab61_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; lab61_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab61_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab61_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 140 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser          ; lab61_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 140 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                    ; lab61_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; lab61_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; lab61_soc    ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                        ; lab61_soc    ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                        ; lab61_soc    ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                   ; lab61_soc    ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 16 (16)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                   ; lab61_soc    ;
;          |altera_merlin_slave_agent:key0_s1_agent|                                                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key0_s1_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; lab61_soc    ;
;          |altera_merlin_slave_agent:key1_s1_agent|                                                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key1_s1_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; lab61_soc    ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; lab61_soc    ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; lab61_soc    ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 17 (7)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; lab61_soc    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10 (10)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; lab61_soc    ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; lab61_soc    ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab61_soc    ;
;          |altera_merlin_slave_translator:key0_s1_translator|                                                                            ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; lab61_soc    ;
;          |altera_merlin_slave_translator:key1_s1_translator|                                                                            ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; lab61_soc    ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 5 (5)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; lab61_soc    ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; lab61_soc    ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; lab61_soc    ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; lab61_soc    ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 7 (7)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; lab61_soc    ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab61_soc    ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 48 (48)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                       ; lab61_soc    ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 54 (54)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                       ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                       ; lab61_soc_mm_interconnect_0_cmd_demux             ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                           ; lab61_soc_mm_interconnect_0_cmd_demux             ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                              ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                           ; lab61_soc_mm_interconnect_0_cmd_mux               ; lab61_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                              ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                           ; lab61_soc_mm_interconnect_0_cmd_mux               ; lab61_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                              ; 48 (44)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                           ; lab61_soc_mm_interconnect_0_cmd_mux               ; lab61_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                              ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                           ; lab61_soc_mm_interconnect_0_cmd_mux               ; lab61_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                              ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                           ; lab61_soc_mm_interconnect_0_cmd_mux               ; lab61_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                              ; 13 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                           ; lab61_soc_mm_interconnect_0_cmd_mux               ; lab61_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                              ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                           ; lab61_soc_mm_interconnect_0_cmd_mux               ; lab61_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                              ; 14 (10)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                           ; lab61_soc_mm_interconnect_0_cmd_mux               ; lab61_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                  ; 14 (10)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                               ; lab61_soc_mm_interconnect_0_cmd_mux               ; lab61_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_router:router_001|                                                                                ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                             ; lab61_soc_mm_interconnect_0_router                ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_router:router|                                                                                    ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                 ; lab61_soc_mm_interconnect_0_router                ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                       ; lab61_soc_mm_interconnect_0_rsp_demux             ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                       ; lab61_soc_mm_interconnect_0_rsp_demux             ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                       ; lab61_soc_mm_interconnect_0_rsp_demux             ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                       ; lab61_soc_mm_interconnect_0_rsp_demux             ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                       ; lab61_soc_mm_interconnect_0_rsp_demux             ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                       ; lab61_soc_mm_interconnect_0_rsp_demux             ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                                       ; lab61_soc_mm_interconnect_0_rsp_demux             ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                           ; lab61_soc_mm_interconnect_0_rsp_demux             ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                           ; lab61_soc_mm_interconnect_0_rsp_mux               ; lab61_soc    ;
;          |lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 41 (41)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                               ; lab61_soc_mm_interconnect_0_rsp_mux               ; lab61_soc    ;
;       |lab61_soc_nios2_gen2_0:nios2_gen2_0|                                                                                             ; 1011 (0)            ; 582 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                     ; lab61_soc_nios2_gen2_0                            ; lab61_soc    ;
;          |lab61_soc_nios2_gen2_0_cpu:cpu|                                                                                               ; 1011 (721)          ; 582 (314)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; lab61_soc_nios2_gen2_0_cpu                        ; lab61_soc    ;
;             |lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|                                             ; 290 (37)            ; 268 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                        ; lab61_soc_nios2_gen2_0_cpu_nios2_oci              ; lab61_soc    ;
;                |lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                      ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                      ; lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab61_soc    ;
;                   |lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                     ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab61_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work         ;
;                   |lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|                           ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab61_soc_nios2_gen2_0_cpu_debug_slave_tck        ; lab61_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work         ;
;                   |sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                    ; sld_virtual_jtag_basic                            ; work         ;
;                |lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                            ; 7 (7)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                            ; lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab61_soc    ;
;                |lab61_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break|                              ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                              ; lab61_soc_nios2_gen2_0_cpu_nios2_oci_break        ; lab61_soc    ;
;                |lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug|                              ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                              ; lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; lab61_soc    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; altera_std_synchronizer                           ; work         ;
;                |lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|                                    ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                    ; lab61_soc_nios2_gen2_0_cpu_nios2_ocimem           ; lab61_soc    ;
;                   |lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab61_soc    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                        ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                   ; work         ;
;             |lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a|                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                         ; lab61_soc_nios2_gen2_0_cpu_register_bank_a_module ; lab61_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                ; altsyncram_s0c1                                   ; work         ;
;             |lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b|                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                         ; lab61_soc_nios2_gen2_0_cpu_register_bank_b_module ; lab61_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                ; altsyncram_s0c1                                   ; work         ;
;       |lab61_soc_onchip_memory2_0:onchip_memory2_0|                                                                                     ; 1 (1)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                             ; lab61_soc_onchip_memory2_0                        ; lab61_soc    ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;             |altsyncram_17g1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_17g1:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_17g1                                   ; work         ;
;       |lab61_soc_sdram:sdram|                                                                                                           ; 269 (216)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                   ; lab61_soc_sdram                                   ; lab61_soc    ;
;          |lab61_soc_sdram_input_efifo_module:the_lab61_soc_sdram_input_efifo_module|                                                    ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|lab61_soc_sdram_input_efifo_module:the_lab61_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                         ; lab61_soc_sdram_input_efifo_module                ; lab61_soc    ;
;       |lab61_soc_sdram_pll:sdram_pll|                                                                                                   ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                           ; lab61_soc_sdram_pll                               ; lab61_soc    ;
;          |lab61_soc_sdram_pll_altpll_vg92:sd1|                                                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll|lab61_soc_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                                       ; lab61_soc_sdram_pll_altpll_vg92                   ; lab61_soc    ;
;          |lab61_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll|lab61_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                  ; lab61_soc_sdram_pll_stdsync_sv6                   ; lab61_soc    ;
;             |lab61_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll|lab61_soc_sdram_pll_stdsync_sv6:stdsync2|lab61_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                         ; lab61_soc_sdram_pll_dffpipe_l2c                   ; lab61_soc    ;
;       |lab61_soc_sw:sw|                                                                                                                 ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sw:sw                                                                                                                                                                                                                                                                                                                                                                                         ; lab61_soc_sw                                      ; lab61_soc    ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)             ; 77 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)             ; 77 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)             ; 77 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                           ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)             ; 77 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)             ; 72 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (81)            ; 72 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                              ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                      ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab61|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                    ; sld_shadow_jsm                                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------+
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                           ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                           ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                           ;
; lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_17g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128  ; lab61_soc_onchip_memory2_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab61|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab61|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab61|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab61|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab61|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc                                                                                                                                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_irq_mapper:irq_mapper                                                                                                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_key0:key0                                                                                                                                                                                                                           ; lab61_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_key0:key1                                                                                                                                                                                                                           ; lab61_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_led:led                                                                                                                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab61_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; lab61_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; lab61_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; lab61_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; lab61_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                         ; lab61_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                                       ; lab61_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; lab61_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; lab61_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; lab61_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                     ; lab61_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                ; lab61_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                            ; lab61_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                            ; lab61_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                            ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key0_s1_agent                                                                                                                                                         ; lab61_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo                                                                                                                                                    ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator                                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key1_s1_agent                                                                                                                                                         ; lab61_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo                                                                                                                                                    ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator                                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                          ; lab61_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                     ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                ; lab61_soc.qsys  ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                       ; lab61_soc.qsys  ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                    ; lab61_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                          ; lab61_soc.qsys  ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                ; lab61_soc.qsys  ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                      ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                        ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                   ; lab61_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router:router                                                                                                                                                       ; lab61_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router:router_001                                                                                                                                                   ; lab61_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_002                                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_003                                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_004                                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_005                                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_006                                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_007:router_007                                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_008                                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_009                                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_010                                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                     ; lab61_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                             ; lab61_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                        ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                   ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                        ; lab61_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                   ; lab61_soc.qsys  ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                              ; lab61_soc.qsys  ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                          ; lab61_soc.qsys  ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                          ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                              ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                           ; lab61_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                      ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                      ; lab61_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                            ; lab61_soc.qsys  ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                           ; lab61_soc.qsys  ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                            ; lab61_soc.qsys  ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                   ; lab61_soc.qsys  ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller                                                                                                                                                                                                        ; lab61_soc.qsys  ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                    ; lab61_soc.qsys  ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002                                                                                                                                                                                                    ; lab61_soc.qsys  ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram                                                                                                                                                                                                                         ; lab61_soc.qsys  ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                 ; lab61_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sw:sw                                                                                                                                                                                                                               ; lab61_soc.qsys  ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                           ; lab61_soc.qsys  ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_next                    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_state                                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+-----------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000            ;
+------------+------------+------------+------------+-----------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                     ;
+------------+------------+------------+------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_state                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                  ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                  ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                  ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                  ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                  ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 39                                                                                                                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2..4,7,10..14,16..18,20,21,23,26..28,31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[8..31]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..31]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..31]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[1..31]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[1..31]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                             ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                             ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                             ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                             ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                             ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                             ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                             ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                             ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                      ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                      ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                     ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                     ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                     ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                     ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                    ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                    ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                    ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                    ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                    ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                              ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                              ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                              ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,5,6,8,9,15,19,22,24,25,29]                                                                                                                                                                                         ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                ; Merged with lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                         ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                               ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                              ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                              ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                              ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                              ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                              ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                              ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                              ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                              ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                    ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                    ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                    ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                    ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                    ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                     ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                     ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                     ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                     ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                     ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                   ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                  ; Merged with lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 1173                                                                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                              ; Lost Fanouts                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                    ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                     ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                            ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[1],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                            ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                            ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0]                                                                                                                                                                                                                                                 ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                         ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                         ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                         ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                         ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                         ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                         ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                         ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                         ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                         ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                         ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                           ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                           ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                            ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                            ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                            ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                            ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                            ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                            ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                            ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                            ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                            ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[31]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[30]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[29]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[28]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[27]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[26]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[25]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[24]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[23]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[22]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[21]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[20]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[19]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[18]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[17]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[16]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[15]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[14]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[13]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[12]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[11]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[10]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[9]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_sw:sw|readdata[8]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[31]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[30]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[29]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[28]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[27]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[26]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[25]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[24]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[23]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[22]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[21]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[20]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[19]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[18]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[17]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[16]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[15]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[14]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[13]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[12]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[11]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[10]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[9]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[8]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[7]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[6]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[5]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[4]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[3]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[2]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key1|readdata[1]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[31]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[30]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[29]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[28]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[27]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[26]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[25]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[23]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[22]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[21]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[20]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[19]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[18]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[17]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[16]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[15]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[14]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[13]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[12]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[11]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[10]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[9]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[8]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[7]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[6]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[5]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[4]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[3]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[2]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[1]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                        ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                           ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; lab61_soc:m_lab61_soc|lab61_soc_key0:key0|readdata[24]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1793  ;
; Number of registers using Synchronous Clear  ; 79    ;
; Number of registers using Synchronous Load   ; 175   ;
; Number of registers using Asynchronous Clear ; 1181  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 947   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                            ; 1       ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                  ; 18      ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                 ; 9       ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                               ; 3       ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                          ; 11      ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                             ; 472     ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                            ; 1       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|waitrequest_reset_override                                                                                                                                                                                ; 12      ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; 1       ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                 ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                 ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                  ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                  ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                  ; 2       ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                         ; 1       ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                         ; 4       ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                 ; 63      ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; 1       ;
; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                         ; 8       ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                         ; 1       ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                            ; 1       ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                  ; 1       ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                         ; 1       ;
; lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                  ; 2       ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                  ; 1       ;
; lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                       ; 2       ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                             ; 1       ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; 1       ;
; lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 48                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[11]                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|lab61_soc_sdram_input_efifo_module:the_lab61_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|active_addr[4]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|E_logic_result[13]                                                                                                                                                                                                                                                               ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router:router_001|src_channel[5]                                                                                                                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lab61|lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_17g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram ;
+-----------------------------+-------+------+-----------------------+
; Assignment                  ; Value ; From ; To                    ;
+-----------------------------+-------+------+-----------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0       ;
+-----------------------------+-------+------+-----------------------+


+----------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+--------------------------------------------+
; Assignment     ; Value ; From ; To                                         ;
+----------------+-------+------+--------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                 ;
+----------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll|lab61_soc_sdram_pll_stdsync_sv6:stdsync2|lab61_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                   ;
+-------------------+-------+------+------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]               ;
+-------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                               ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------------+--------------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                         ;
+----------------+--------------------------------+--------------------------------------------------------------+
; INIT_FILE      ; lab61_soc_onchip_memory2_0.hex ; String                                                       ;
+----------------+--------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                               ;
+------------------------------------+--------------------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                            ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 2                              ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 4                              ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                            ;
; WIDTH_B                            ; 1                              ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 4                              ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                      ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                            ;
; INIT_FILE                          ; lab61_soc_onchip_memory2_0.hex ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 4                              ; Signed Integer                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                            ;
; DEVICE_FAMILY                      ; MAX 10                         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_17g1                ; Untyped                                                            ;
+------------------------------------+--------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                        ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                                ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key1_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router:router|lab61_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router:router_001|lab61_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_002|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_003|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_004|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_005|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_006|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_007:router_007|lab61_soc_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_008|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_009|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_010|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                  ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                       ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                       ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                       ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                                       ;
; ST_CHANNEL_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                                  ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                  ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                                  ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                  ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                                          ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                          ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                          ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                                          ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                          ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                          ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                                          ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                          ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                          ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                               ;
+---------------------------+----------+--------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                     ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                     ;
+---------------------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+---------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                 ;
+----------------+--------+----------+---------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                            ;
+----------------+--------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                  ;
+----------------+-------+----------+----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                             ;
+----------------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                   ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                             ;
+----------------+--------+----------+-----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                              ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                        ;
+----------------+--------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                      ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                   ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                      ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_007:router_007|lab61_soc_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_002|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router:router|lab61_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key1_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                              ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll|lab61_soc_sdram_pll_altpll_vg92:sd1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                               ;
+----------+-------+----------+---------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                          ;
+----------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+----------------------------------------+
; Port               ; Type   ; Severity ; Details                                ;
+--------------------+--------+----------+----------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected                 ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                 ;
; c2                 ; Output ; Info     ; Explicitly unconnected                 ;
; c3                 ; Output ; Info     ; Explicitly unconnected                 ;
; c4                 ; Output ; Info     ; Explicitly unconnected                 ;
; areset             ; Input  ; Info     ; Stuck at GND                           ;
; locked             ; Output ; Info     ; Explicitly unconnected                 ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                 ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                           ;
; phasestep          ; Input  ; Info     ; Stuck at GND                           ;
; scanclk            ; Input  ; Info     ; Stuck at GND                           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                           ;
; scandata           ; Input  ; Info     ; Stuck at GND                           ;
; configupdate       ; Input  ; Info     ; Stuck at GND                           ;
+--------------------+--------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|lab61_soc_sdram_input_efifo_module:the_lab61_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+-------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                           ;
+--------+-------+----------+-------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                      ;
+--------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab61_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                          ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_test_bench:the_lab61_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                        ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+---------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                           ;
+---------------+--------+----------+---------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                            ;
+---------------+--------+----------+---------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 85                          ;
; cycloneiii_ff         ; 1716                        ;
;     CLR               ; 545                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 80                          ;
;     ENA               ; 404                         ;
;     ENA CLR           ; 447                         ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SLD           ; 11                          ;
;     SLD               ; 10                          ;
;     plain             ; 134                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 2163                        ;
;     arith             ; 84                          ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 33                          ;
;     normal            ; 2079                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 264                         ;
;         3 data inputs ; 620                         ;
;         4 data inputs ; 1162                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 3.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 13 17:46:46 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab61.sv
    Info (12023): Found entity 1: lab61 File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/lab61_soc.v
    Info (12023): Found entity 1: lab61_soc File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv
    Info (12023): Found entity 1: lab61_soc_irq_mapper File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab61_soc_mm_interconnect_0 File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter_005 File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab61_soc_mm_interconnect_0_rsp_mux File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab61_soc_mm_interconnect_0_rsp_demux File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab61_soc_mm_interconnect_0_cmd_mux File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab61_soc_mm_interconnect_0_cmd_demux File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: lab61_soc_mm_interconnect_0_router_007_default_decode File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: lab61_soc_mm_interconnect_0_router_007 File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab61_soc_mm_interconnect_0_router_002_default_decode File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab61_soc_mm_interconnect_0_router_002 File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab61_soc_mm_interconnect_0_router_default_decode File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab61_soc_mm_interconnect_0_router File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab61_soc_sysid_qsys_0 File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sw.v
    Info (12023): Found entity 1: lab61_soc_sw File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sw.v Line: 21
Info (12021): Found 4 design units, including 4 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v
    Info (12023): Found entity 1: lab61_soc_sdram_pll_dffpipe_l2c File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab61_soc_sdram_pll_stdsync_sv6 File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab61_soc_sdram_pll_altpll_vg92 File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab61_soc_sdram_pll File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sdram.v
    Info (12023): Found entity 1: lab61_soc_sdram_input_efifo_module File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab61_soc_sdram File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab61_soc_onchip_memory2_0 File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab61_soc_nios2_gen2_0 File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab61_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab61_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab61_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab61_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab61_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab61_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab61_soc_nios2_gen2_0_cpu_nios2_oci File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab61_soc_nios2_gen2_0_cpu File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab61_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab61_soc_nios2_gen2_0_cpu_test_bench File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_led.v
    Info (12023): Found entity 1: lab61_soc_led File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_key0.v
    Info (12023): Found entity 1: lab61_soc_key0 File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_key0.v Line: 21
Info (12127): Elaborating entity "lab61" for the top level hierarchy
Info (12128): Elaborating entity "lab61_soc" for hierarchy "lab61_soc:m_lab61_soc" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61.sv Line: 48
Info (12128): Elaborating entity "lab61_soc_key0" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_key0:key0" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v Line: 93
Info (12128): Elaborating entity "lab61_soc_led" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_led:led" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v Line: 112
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v Line: 141
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_test_bench:the_lab61_soc_nios2_gen2_0_cpu_test_bench" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/intelFPGA_lite/18.1/ece385/lab6/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab61_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/intelFPGA_lite/18.1/ece385/lab6/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_nios2_gen2_0:nios2_gen2_0|lab61_soc_nios2_gen2_0_cpu:cpu|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab61_soc_onchip_memory2_0" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v Line: 155
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab61_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_17g1.tdf
    Info (12023): Found entity 1: altsyncram_17g1 File: C:/intelFPGA_lite/18.1/ece385/lab6/db/altsyncram_17g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_17g1" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_17g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab61_soc_sdram" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v Line: 178
Info (12128): Elaborating entity "lab61_soc_sdram_input_efifo_module" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_sdram:sdram|lab61_soc_sdram_input_efifo_module:the_lab61_soc_sdram_input_efifo_module" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v Line: 298
Info (12128): Elaborating entity "lab61_soc_sdram_pll" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v Line: 205
Info (12128): Elaborating entity "lab61_soc_sdram_pll_stdsync_sv6" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll|lab61_soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "lab61_soc_sdram_pll_dffpipe_l2c" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll|lab61_soc_sdram_pll_stdsync_sv6:stdsync2|lab61_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "lab61_soc_sdram_pll_altpll_vg92" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_sdram_pll:sdram_pll|lab61_soc_sdram_pll_altpll_vg92:sd1" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v Line: 294
Info (12128): Elaborating entity "lab61_soc_sw" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_sw:sw" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v Line: 213
Info (12128): Elaborating entity "lab61_soc_sysid_qsys_0" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_sysid_qsys_0:sysid_qsys_0" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v Line: 220
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v Line: 282
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 852
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 912
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 976
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 1040
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 1104
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 1168
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 1232
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 1296
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 1569
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 1650
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 1734
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 1775
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 2359
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 2400
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 2441
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0_router" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router:router" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 2832
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0_router_default_decode" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router:router|lab61_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv Line: 192
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0_router_002" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_002" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 2864
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_002:router_002|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0_router_007" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_007:router_007" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 2944
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0_router_007_default_decode" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_router_007:router_007|lab61_soc_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 3042
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0_cmd_demux" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 3107
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0_cmd_mux" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 3195
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0_rsp_demux" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 3402
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0_rsp_mux" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 3651
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 3782
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 3848
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 3882
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 4013
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v Line: 4158
Info (12128): Elaborating entity "lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "lab61_soc_irq_mapper" for hierarchy "lab61_soc:m_lab61_soc|lab61_soc_irq_mapper:irq_mapper" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v Line: 288
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v Line: 351
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_001" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v Line: 414
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab61_soc:m_lab61_soc|altera_reset_controller:rst_controller_002" File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v Line: 477
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.10.13.17:47:00 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61.sv Line: 18
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 304 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/lab6/output_files/lab6.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3402 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3210 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4969 megabytes
    Info: Processing ended: Thu Oct 13 17:47:13 2022
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:54


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/ece385/lab6/output_files/lab6.map.smsg.


