{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 00:37:27 2024 " "Info: Processing started: Mon Jun 17 00:37:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WVRFX_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SixDigit_Electronic_Lock_Controller.v(138) " "Warning (10268): Verilog HDL information at SixDigit_Electronic_Lock_Controller.v(138): Always Construct contains both blocking and non-blocking assignments" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 138 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SixDigit_Electronic_Lock_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SixDigit_Electronic_Lock_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SixDigit_Electronic_Lock_Controller " "Info: Found entity 1: SixDigit_Electronic_Lock_Controller" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "passwd_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file passwd_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 passwd_register " "Info: Found entity 1: passwd_register" {  } { { "passwd_register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/passwd_register.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v " "Warning: Can't analyze file -- file C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/4to1.v " "Warning: Can't analyze file -- file C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/4to1.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/2to4.v " "Warning: Can't analyze file -- file C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/2to4.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yima2to4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file yima2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 yima2to4 " "Info: Found entity 1: yima2to4" {  } { { "yima2to4.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/mux4to1.v " "Warning: Can't analyze file -- file C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/mux4to1.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file error_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_counter " "Info: Found entity 1: error_counter" {  } { { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_flasher.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led_flasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_flasher " "Info: Found entity 1: led_flasher" {  } { { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/forbid_mode.v " "Warning: Can't analyze file -- file C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/forbid_mode.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_switch_checker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mode_switch_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_switch_checker " "Info: Found entity 1: mode_switch_checker" {  } { { "mode_switch_checker.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/mode_switch_checker.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "SixDigit_Electronic_Lock_Controller " "Info: Elaborating entity \"SixDigit_Electronic_Lock_Controller\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SixDigit_Electronic_Lock_Controller.v(153) " "Info (10264): Verilog HDL Case Statement information at SixDigit_Electronic_Lock_Controller.v(153): all case item expressions in this case statement are onehot" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 153 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yima2to4 yima2to4:yima_mode " "Info: Elaborating entity \"yima2to4\" for hierarchy \"yima2to4:yima_mode\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "yima_mode" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 81 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "passwd_register passwd_register:set_password1 " "Info: Elaborating entity \"passwd_register\" for hierarchy \"passwd_register:set_password1\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "set_password1" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 91 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register passwd_register:set_password1\|register:r1 " "Info: Elaborating entity \"register\" for hierarchy \"passwd_register:set_password1\|register:r1\"" {  } { { "passwd_register.v" "r1" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/passwd_register.v" 16 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "judge.v 1 1 " "Warning: Using design file judge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 judge " "Info: Found entity 1: judge" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge judge:jg1 " "Info: Elaborating entity \"judge\" for hierarchy \"judge:jg1\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "jg1" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 120 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a1 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"a1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a2 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"a2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b2 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a3 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"a3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b3 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"b3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a4 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"a4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b4 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a5 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"a5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b5 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a6 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"a6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b6 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_counter error_counter:error_cnt " "Info: Elaborating entity \"error_counter\" for hierarchy \"error_counter:error_cnt\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "error_cnt" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 126 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 error_counter.v(11) " "Warning (10230): Verilog HDL assignment warning at error_counter.v(11): truncated value with size 32 to match size of target (2)" {  } { { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:tm " "Info: Elaborating entity \"timer\" for hierarchy \"timer:tm\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "tm" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 129 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 timer.v(8) " "Warning (10230): Verilog HDL assignment warning at timer.v(8): truncated value with size 32 to match size of target (24)" {  } { { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_flasher led_flasher:led_fls " "Info: Elaborating entity \"led_flasher\" for hierarchy \"led_flasher:led_fls\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "led_fls" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 132 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_flasher.v(24) " "Warning (10230): Verilog HDL assignment warning at led_flasher.v(24): truncated value with size 32 to match size of target (4)" {  } { { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_switch_checker mode_switch_checker:mode_chk " "Info: Elaborating entity \"mode_switch_checker\" for hierarchy \"mode_switch_checker:mode_chk\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "mode_chk" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 135 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#2 yima_passwd 32 1 " "Warning: Port \"#2\" on the entity instantiation of \"yima_passwd\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  Extra bits will be driven by GND." {  } { { "SixDigit_Electronic_Lock_Controller.v" "yima_passwd" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 84 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#2 yima_mode 32 1 " "Warning: Port \"#2\" on the entity instantiation of \"yima_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  Extra bits will be driven by GND." {  } { { "SixDigit_Electronic_Lock_Controller.v" "yima_mode" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 81 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|SixDigit_Electronic_Lock_Controller\|led_flasher:led_fls\|state 3 " "Info: State machine \"\|SixDigit_Electronic_Lock_Controller\|led_flasher:led_fls\|state\" contains 3 states" {  } { { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 8 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|SixDigit_Electronic_Lock_Controller\|led_flasher:led_fls\|state " "Info: Selected Auto state machine encoding method for state machine \"\|SixDigit_Electronic_Lock_Controller\|led_flasher:led_fls\|state\"" {  } { { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 8 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|SixDigit_Electronic_Lock_Controller\|led_flasher:led_fls\|state " "Info: Encoding result for state machine \"\|SixDigit_Electronic_Lock_Controller\|led_flasher:led_fls\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "led_flasher:led_fls\|state.IDLE " "Info: Encoded state bit \"led_flasher:led_fls\|state.IDLE\"" {  } { { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "led_flasher:led_fls\|state.DONE " "Info: Encoded state bit \"led_flasher:led_fls\|state.DONE\"" {  } { { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "led_flasher:led_fls\|state.FLASH " "Info: Encoded state bit \"led_flasher:led_fls\|state.FLASH\"" {  } { { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SixDigit_Electronic_Lock_Controller\|led_flasher:led_fls\|state.IDLE 000 " "Info: State \"\|SixDigit_Electronic_Lock_Controller\|led_flasher:led_fls\|state.IDLE\" uses code string \"000\"" {  } { { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SixDigit_Electronic_Lock_Controller\|led_flasher:led_fls\|state.DONE 110 " "Info: State \"\|SixDigit_Electronic_Lock_Controller\|led_flasher:led_fls\|state.DONE\" uses code string \"110\"" {  } { { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SixDigit_Electronic_Lock_Controller\|led_flasher:led_fls\|state.FLASH 101 " "Info: State \"\|SixDigit_Electronic_Lock_Controller\|led_flasher:led_fls\|state.FLASH\" uses code string \"101\"" {  } { { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 8 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "466 " "Info: Implemented 466 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "146 " "Info: Implemented 146 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "304 " "Info: Implemented 304 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 00:37:27 2024 " "Info: Processing ended: Mon Jun 17 00:37:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.map.smsg " "Info: Generated suppressed messages file C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
