
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -0.41

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns -0.12

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack -0.12

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: state$_DFF_PP0_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.43    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input2/A (CLKBUF_X3)
     1   22.64    0.02    0.04    0.24 v input2/Z (CLKBUF_X3)
                                         net3 (net)
                  0.02    0.01    0.25 v _505_/A (INV_X8)
    19   55.94    0.02    0.03    0.28 ^ _505_/ZN (INV_X8)
                                         _001_ (net)
                  0.02    0.01    0.28 ^ state$_DFF_PP0_/RN (DFFR_X1)
                                  0.28   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state$_DFF_PP0_/CK (DFFR_X1)
                          0.20    0.20   library removal time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: done$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ done$_DFFE_PP0P_/CK (DFFR_X2)
     1    2.04    0.01    0.07    0.07 ^ done$_DFFE_PP0P_/QN (DFFR_X2)
                                         _000_ (net)
                  0.01    0.00    0.07 ^ _428_/B1 (AOI21_X1)
     1    1.72    0.01    0.01    0.09 v _428_/ZN (AOI21_X1)
                                         _023_ (net)
                  0.01    0.00    0.09 v _429_/A (INV_X1)
     1    1.23    0.01    0.01    0.10 ^ _429_/ZN (INV_X1)
                                         _423_ (net)
                  0.01    0.00    0.10 ^ state$_DFF_PP0_/D (DFFR_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state$_DFF_PP0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: start_r$_DFF_PP0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.43    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input2/A (CLKBUF_X3)
     1   22.64    0.02    0.04    0.24 v input2/Z (CLKBUF_X3)
                                         net3 (net)
                  0.02    0.01    0.25 v _505_/A (INV_X8)
    19   55.94    0.02    0.03    0.28 ^ _505_/ZN (INV_X8)
                                         _001_ (net)
                  0.02    0.01    0.28 ^ start_r$_DFF_PP0_/RN (DFFR_X1)
                                  0.28   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ start_r$_DFF_PP0_/CK (DFFR_X1)
                          0.05    1.05   library recovery time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: multiplicand[7] (input port clocked by core_clock)
Endpoint: product[15]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1   15.82    0.00    0.00    0.20 v multiplicand[7] (in)
                                         multiplicand[7] (net)
                  0.00    0.00    0.20 v _480_/A (BUF_X4)
     9   13.75    0.01    0.03    0.23 v _480_/Z (BUF_X4)
                                         _038_ (net)
                  0.01    0.00    0.23 v _500_/A2 (AND2_X1)
     1    3.46    0.01    0.03    0.26 v _500_/ZN (AND2_X1)
                                         _290_ (net)
                  0.01    0.00    0.26 v _701_/B (FA_X1)
     1    2.54    0.01    0.12    0.38 ^ _701_/S (FA_X1)
                                         _292_ (net)
                  0.01    0.00    0.38 ^ _520_/A (INV_X1)
     1    3.67    0.01    0.01    0.39 v _520_/ZN (INV_X1)
                                         _293_ (net)
                  0.01    0.00    0.39 v _702_/B (FA_X1)
     4   12.46    0.03    0.14    0.54 ^ _702_/S (FA_X1)
                                         _295_ (net)
                  0.03    0.00    0.54 ^ _704_/CI (FA_X1)
     1    2.75    0.02    0.10    0.64 v _704_/S (FA_X1)
                                         _302_ (net)
                  0.02    0.00    0.64 v _705_/CI (FA_X1)
     1    3.64    0.01    0.12    0.75 ^ _705_/S (FA_X1)
                                         _305_ (net)
                  0.01    0.00    0.75 ^ _543_/A (INV_X2)
     1    3.50    0.01    0.01    0.76 v _543_/ZN (INV_X2)
                                         _401_ (net)
                  0.01    0.00    0.76 v _737_/B (HA_X1)
     1    3.28    0.01    0.06    0.82 v _737_/S (HA_X1)
                                         _404_ (net)
                  0.01    0.00    0.82 v _603_/A (BUF_X4)
     6   11.54    0.01    0.03    0.85 v _603_/Z (BUF_X4)
                                         _068_ (net)
                  0.01    0.00    0.85 v _615_/B2 (AOI21_X1)
     2    3.84    0.03    0.04    0.89 ^ _615_/ZN (AOI21_X1)
                                         _079_ (net)
                  0.03    0.00    0.89 ^ _641_/A2 (NOR2_X1)
     1    1.64    0.01    0.01    0.90 v _641_/ZN (NOR2_X1)
                                         _103_ (net)
                  0.01    0.00    0.90 v _642_/A1 (NOR3_X1)
     1    3.37    0.04    0.05    0.95 ^ _642_/ZN (NOR3_X1)
                                         _104_ (net)
                  0.04    0.00    0.95 ^ _644_/B2 (AOI221_X2)
     1    2.28    0.02    0.03    0.98 v _644_/ZN (AOI221_X2)
                                         _106_ (net)
                  0.02    0.00    0.98 v _645_/A (XNOR2_X1)
     1    1.21    0.01    0.04    1.02 v _645_/ZN (XNOR2_X1)
                                         _107_ (net)
                  0.01    0.00    1.02 v _646_/B (MUX2_X1)
     1    1.09    0.01    0.06    1.08 v _646_/Z (MUX2_X1)
                                         _009_ (net)
                  0.01    0.00    1.08 v product[15]$_DFFE_PP0P_/D (DFFR_X2)
                                  1.08   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ product[15]$_DFFE_PP0P_/CK (DFFR_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                 -0.12   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: start_r$_DFF_PP0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.43    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input2/A (CLKBUF_X3)
     1   22.64    0.02    0.04    0.24 v input2/Z (CLKBUF_X3)
                                         net3 (net)
                  0.02    0.01    0.25 v _505_/A (INV_X8)
    19   55.94    0.02    0.03    0.28 ^ _505_/ZN (INV_X8)
                                         _001_ (net)
                  0.02    0.01    0.28 ^ start_r$_DFF_PP0_/RN (DFFR_X1)
                                  0.28   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ start_r$_DFF_PP0_/CK (DFFR_X1)
                          0.05    1.05   library recovery time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: multiplicand[7] (input port clocked by core_clock)
Endpoint: product[15]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1   15.82    0.00    0.00    0.20 v multiplicand[7] (in)
                                         multiplicand[7] (net)
                  0.00    0.00    0.20 v _480_/A (BUF_X4)
     9   13.75    0.01    0.03    0.23 v _480_/Z (BUF_X4)
                                         _038_ (net)
                  0.01    0.00    0.23 v _500_/A2 (AND2_X1)
     1    3.46    0.01    0.03    0.26 v _500_/ZN (AND2_X1)
                                         _290_ (net)
                  0.01    0.00    0.26 v _701_/B (FA_X1)
     1    2.54    0.01    0.12    0.38 ^ _701_/S (FA_X1)
                                         _292_ (net)
                  0.01    0.00    0.38 ^ _520_/A (INV_X1)
     1    3.67    0.01    0.01    0.39 v _520_/ZN (INV_X1)
                                         _293_ (net)
                  0.01    0.00    0.39 v _702_/B (FA_X1)
     4   12.46    0.03    0.14    0.54 ^ _702_/S (FA_X1)
                                         _295_ (net)
                  0.03    0.00    0.54 ^ _704_/CI (FA_X1)
     1    2.75    0.02    0.10    0.64 v _704_/S (FA_X1)
                                         _302_ (net)
                  0.02    0.00    0.64 v _705_/CI (FA_X1)
     1    3.64    0.01    0.12    0.75 ^ _705_/S (FA_X1)
                                         _305_ (net)
                  0.01    0.00    0.75 ^ _543_/A (INV_X2)
     1    3.50    0.01    0.01    0.76 v _543_/ZN (INV_X2)
                                         _401_ (net)
                  0.01    0.00    0.76 v _737_/B (HA_X1)
     1    3.28    0.01    0.06    0.82 v _737_/S (HA_X1)
                                         _404_ (net)
                  0.01    0.00    0.82 v _603_/A (BUF_X4)
     6   11.54    0.01    0.03    0.85 v _603_/Z (BUF_X4)
                                         _068_ (net)
                  0.01    0.00    0.85 v _615_/B2 (AOI21_X1)
     2    3.84    0.03    0.04    0.89 ^ _615_/ZN (AOI21_X1)
                                         _079_ (net)
                  0.03    0.00    0.89 ^ _641_/A2 (NOR2_X1)
     1    1.64    0.01    0.01    0.90 v _641_/ZN (NOR2_X1)
                                         _103_ (net)
                  0.01    0.00    0.90 v _642_/A1 (NOR3_X1)
     1    3.37    0.04    0.05    0.95 ^ _642_/ZN (NOR3_X1)
                                         _104_ (net)
                  0.04    0.00    0.95 ^ _644_/B2 (AOI221_X2)
     1    2.28    0.02    0.03    0.98 v _644_/ZN (AOI221_X2)
                                         _106_ (net)
                  0.02    0.00    0.98 v _645_/A (XNOR2_X1)
     1    1.21    0.01    0.04    1.02 v _645_/ZN (XNOR2_X1)
                                         _107_ (net)
                  0.01    0.00    1.02 v _646_/B (MUX2_X1)
     1    1.09    0.01    0.06    1.08 v _646_/Z (MUX2_X1)
                                         _009_ (net)
                  0.01    0.00    1.08 v product[15]$_DFFE_PP0P_/D (DFFR_X2)
                                  1.08   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ product[15]$_DFFE_PP0P_/CK (DFFR_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                 -0.12   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.1372956484556198

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6915

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
12.030928611755371

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8712

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 7

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[13]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ state$_DFF_PP0_/CK (DFFR_X1)
   0.09    0.09 v state$_DFF_PP0_/Q (DFFR_X1)
   0.03    0.11 ^ _424_/ZN (INV_X1)
   0.05    0.16 ^ _425_/ZN (AND2_X1)
   0.03    0.20 ^ _426_/Z (BUF_X4)
   0.04    0.23 ^ _427_/Z (BUF_X4)
   0.06    0.29 v _619_/Z (MUX2_X1)
   0.00    0.29 v product[13]$_DFFE_PP0P_/D (DFFR_X2)
           0.29   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ product[13]$_DFFE_PP0P_/CK (DFFR_X2)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.29   data arrival time
---------------------------------------------------------
           0.67   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: done$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ done$_DFFE_PP0P_/CK (DFFR_X2)
   0.07    0.07 ^ done$_DFFE_PP0P_/QN (DFFR_X2)
   0.01    0.09 v _428_/ZN (AOI21_X1)
   0.01    0.10 ^ _429_/ZN (INV_X1)
   0.00    0.10 ^ state$_DFF_PP0_/D (DFFR_X1)
           0.10   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ state$_DFF_PP0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.09   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.0783

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-0.1202

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-11.147176

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.55e-04   1.62e-04   2.30e-06   5.19e-04  24.2%
Combinational          9.10e-04   7.02e-04   1.33e-05   1.63e-03  75.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.27e-03   8.64e-04   1.56e-05   2.14e-03 100.0%
                          59.0%      40.3%       0.7%
