

================================================================
== Vitis HLS Report for 'matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1'
================================================================
* Date:           Mon Apr  7 11:33:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        flash_attn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.517 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_A_and_B_VITIS_LOOP_28_1  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [loop_pipeline.cpp:28]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [loop_pipeline.cpp:26]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 0, i1 %stream_in_V_last_V, i1 0, i1 0, void @empty_2"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_in2_V_data_V, i4 %stream_in2_V_keep_V, i4 %stream_in2_V_strb_V, i1 0, i1 %stream_in2_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in2_V_last_V, i4 %stream_in2_V_strb_V, i4 %stream_in2_V_keep_V, i32 %stream_in2_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_V_last_V, i4 %stream_in_V_strb_V, i4 %stream_in_V_keep_V, i32 %stream_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln26 = store i3 0, i3 %i" [loop_pipeline.cpp:26]   --->   Operation 13 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln28 = store i3 0, i3 %j" [loop_pipeline.cpp:28]   --->   Operation 14 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [loop_pipeline.cpp:26]   --->   Operation 15 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [loop_pipeline.cpp:26]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.78ns)   --->   "%icmp_ln26 = icmp_eq  i5 %indvar_flatten_load, i5 16" [loop_pipeline.cpp:26]   --->   Operation 17 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %indvar_flatten_load, i5 1" [loop_pipeline.cpp:26]   --->   Operation 18 'add' 'add_ln26' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc19, void %VITIS_LOOP_41_3.preheader.exitStub" [loop_pipeline.cpp:26]   --->   Operation 19 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln26 = store i5 %add_ln26, i5 %indvar_flatten" [loop_pipeline.cpp:26]   --->   Operation 20 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [loop_pipeline.cpp:28]   --->   Operation 21 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [loop_pipeline.cpp:26]   --->   Operation 22 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @read_A_and_B_VITIS_LOOP_28_1_str"   --->   Operation 23 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.65ns)   --->   "%icmp_ln28 = icmp_eq  i3 %j_load, i3 4" [loop_pipeline.cpp:28]   --->   Operation 25 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.98ns)   --->   "%select_ln26 = select i1 %icmp_ln28, i3 0, i3 %j_load" [loop_pipeline.cpp:26]   --->   Operation 26 'select' 'select_ln26' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.65ns)   --->   "%add_ln26_1 = add i3 %i_load, i3 1" [loop_pipeline.cpp:26]   --->   Operation 27 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.98ns)   --->   "%select_ln26_1 = select i1 %icmp_ln28, i3 %add_ln26_1, i3 %i_load" [loop_pipeline.cpp:26]   --->   Operation 28 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %select_ln26_1" [loop_pipeline.cpp:26]   --->   Operation 29 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i3 %select_ln26_1" [loop_pipeline.cpp:26]   --->   Operation 30 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln26" [loop_pipeline.cpp:26]   --->   Operation 31 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln26" [loop_pipeline.cpp:26]   --->   Operation 32 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln26" [loop_pipeline.cpp:26]   --->   Operation 33 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln26" [loop_pipeline.cpp:26]   --->   Operation 34 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i3 %select_ln26" [loop_pipeline.cpp:28]   --->   Operation 35 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i3 %select_ln26" [loop_pipeline.cpp:28]   --->   Operation 36 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [loop_pipeline.cpp:28]   --->   Operation 37 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty_11 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 %stream_in_V_last_V" [loop_pipeline.cpp:30]   --->   Operation 38 'read' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%valuein_data = extractvalue i41 %empty_11" [loop_pipeline.cpp:30]   --->   Operation 39 'extractvalue' 'valuein_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_12 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_in2_V_data_V, i4 %stream_in2_V_keep_V, i4 %stream_in2_V_strb_V, i1 %stream_in2_V_last_V" [loop_pipeline.cpp:32]   --->   Operation 40 'read' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%valuein2_data = extractvalue i41 %empty_12" [loop_pipeline.cpp:32]   --->   Operation 41 'extractvalue' 'valuein2_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.56ns)   --->   "%switch_ln33 = switch i2 %trunc_ln28, void %arrayidx133.case.3, i2 0, void %arrayidx133.case.0, i2 1, void %arrayidx133.case.1, i2 2, void %arrayidx133.case.2" [loop_pipeline.cpp:33]   --->   Operation 42 'switch' 'switch_ln33' <Predicate = true> <Delay = 1.56>
ST_2 : Operation 43 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln33 = store i32 %valuein_data, i2 %A_2_addr" [loop_pipeline.cpp:33]   --->   Operation 43 'store' 'store_ln33' <Predicate = (trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx133.exit" [loop_pipeline.cpp:33]   --->   Operation 44 'br' 'br_ln33' <Predicate = (trunc_ln28 == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln33 = store i32 %valuein_data, i2 %A_1_addr" [loop_pipeline.cpp:33]   --->   Operation 45 'store' 'store_ln33' <Predicate = (trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx133.exit" [loop_pipeline.cpp:33]   --->   Operation 46 'br' 'br_ln33' <Predicate = (trunc_ln28 == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln33 = store i32 %valuein_data, i2 %A_addr" [loop_pipeline.cpp:33]   --->   Operation 47 'store' 'store_ln33' <Predicate = (trunc_ln28 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx133.exit" [loop_pipeline.cpp:33]   --->   Operation 48 'br' 'br_ln33' <Predicate = (trunc_ln28 == 0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln33 = store i32 %valuein_data, i2 %A_3_addr" [loop_pipeline.cpp:33]   --->   Operation 49 'store' 'store_ln33' <Predicate = (trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx133.exit" [loop_pipeline.cpp:33]   --->   Operation 50 'br' 'br_ln33' <Predicate = (trunc_ln28 == 3)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln28" [loop_pipeline.cpp:34]   --->   Operation 51 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln28" [loop_pipeline.cpp:34]   --->   Operation 52 'getelementptr' 'B_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr i32 %B_2, i64 0, i64 %zext_ln28" [loop_pipeline.cpp:34]   --->   Operation 53 'getelementptr' 'B_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i32 %B_3, i64 0, i64 %zext_ln28" [loop_pipeline.cpp:34]   --->   Operation 54 'getelementptr' 'B_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.56ns)   --->   "%switch_ln34 = switch i2 %trunc_ln26, void %arrayidx184.case.3, i2 0, void %arrayidx184.case.0, i2 1, void %arrayidx184.case.1, i2 2, void %arrayidx184.case.2" [loop_pipeline.cpp:34]   --->   Operation 55 'switch' 'switch_ln34' <Predicate = true> <Delay = 1.56>
ST_2 : Operation 56 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln34 = store i32 %valuein2_data, i2 %B_2_addr" [loop_pipeline.cpp:34]   --->   Operation 56 'store' 'store_ln34' <Predicate = (trunc_ln26 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx184.exit" [loop_pipeline.cpp:34]   --->   Operation 57 'br' 'br_ln34' <Predicate = (trunc_ln26 == 2)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln34 = store i32 %valuein2_data, i2 %B_1_addr" [loop_pipeline.cpp:34]   --->   Operation 58 'store' 'store_ln34' <Predicate = (trunc_ln26 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx184.exit" [loop_pipeline.cpp:34]   --->   Operation 59 'br' 'br_ln34' <Predicate = (trunc_ln26 == 1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln34 = store i32 %valuein2_data, i2 %B_addr" [loop_pipeline.cpp:34]   --->   Operation 60 'store' 'store_ln34' <Predicate = (trunc_ln26 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx184.exit" [loop_pipeline.cpp:34]   --->   Operation 61 'br' 'br_ln34' <Predicate = (trunc_ln26 == 0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln34 = store i32 %valuein2_data, i2 %B_3_addr" [loop_pipeline.cpp:34]   --->   Operation 62 'store' 'store_ln34' <Predicate = (trunc_ln26 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx184.exit" [loop_pipeline.cpp:34]   --->   Operation 63 'br' 'br_ln34' <Predicate = (trunc_ln26 == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.65ns)   --->   "%add_ln28 = add i3 %select_ln26, i3 1" [loop_pipeline.cpp:28]   --->   Operation 64 'add' 'add_ln28' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln26 = store i3 %select_ln26_1, i3 %i" [loop_pipeline.cpp:26]   --->   Operation 65 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln28 = store i3 %add_ln28, i3 %j" [loop_pipeline.cpp:28]   --->   Operation 66 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc" [loop_pipeline.cpp:28]   --->   Operation 67 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [24]  (1.588 ns)
	'load' operation 5 bit ('indvar_flatten_load', loop_pipeline.cpp:26) on local variable 'indvar_flatten' [29]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', loop_pipeline.cpp:26) [30]  (1.780 ns)
	'store' operation 0 bit ('store_ln26', loop_pipeline.cpp:26) of variable 'add_ln26', loop_pipeline.cpp:26 on local variable 'indvar_flatten' [88]  (1.588 ns)

 <State 2>: 6.517ns
The critical path consists of the following:
	'load' operation 3 bit ('j_load', loop_pipeline.cpp:28) on local variable 'j', loop_pipeline.cpp:28 [34]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', loop_pipeline.cpp:28) [38]  (1.650 ns)
	'select' operation 3 bit ('select_ln26_1', loop_pipeline.cpp:26) [41]  (0.980 ns)
	'store' operation 0 bit ('store_ln34', loop_pipeline.cpp:34) of variable 'valuein2.data', loop_pipeline.cpp:32 on array 'B_1' [78]  (2.322 ns)
	blocking operation 1.565 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
