// Seed: 1553813633
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3
);
endmodule
