
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tic_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402100 <.init>:
  402100:	stp	x29, x30, [sp, #-16]!
  402104:	mov	x29, sp
  402108:	bl	403500 <tigetstr@plt+0xe80>
  40210c:	ldp	x29, x30, [sp], #16
  402110:	ret

Disassembly of section .plt:

0000000000402120 <_nc_set_writedir@plt-0x20>:
  402120:	stp	x16, x30, [sp, #-16]!
  402124:	adrp	x16, 420000 <tigetstr@plt+0x1d980>
  402128:	ldr	x17, [x16, #4088]
  40212c:	add	x16, x16, #0xff8
  402130:	br	x17
  402134:	nop
  402138:	nop
  40213c:	nop

0000000000402140 <_nc_set_writedir@plt>:
  402140:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402144:	ldr	x17, [x16]
  402148:	add	x16, x16, #0x0
  40214c:	br	x17

0000000000402150 <memcpy@plt>:
  402150:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402154:	ldr	x17, [x16, #8]
  402158:	add	x16, x16, #0x8
  40215c:	br	x17

0000000000402160 <_nc_first_name@plt>:
  402160:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402164:	ldr	x17, [x16, #16]
  402168:	add	x16, x16, #0x10
  40216c:	br	x17

0000000000402170 <strlen@plt>:
  402170:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402174:	ldr	x17, [x16, #24]
  402178:	add	x16, x16, #0x18
  40217c:	br	x17

0000000000402180 <_nc_pathlast@plt>:
  402180:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402184:	ldr	x17, [x16, #32]
  402188:	add	x16, x16, #0x20
  40218c:	br	x17

0000000000402190 <fputs@plt>:
  402190:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402194:	ldr	x17, [x16, #40]
  402198:	add	x16, x16, #0x28
  40219c:	br	x17

00000000004021a0 <exit@plt>:
  4021a0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4021a4:	ldr	x17, [x16, #48]
  4021a8:	add	x16, x16, #0x30
  4021ac:	br	x17

00000000004021b0 <_nc_infotocap@plt>:
  4021b0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4021b4:	ldr	x17, [x16, #56]
  4021b8:	add	x16, x16, #0x38
  4021bc:	br	x17

00000000004021c0 <perror@plt>:
  4021c0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4021c4:	ldr	x17, [x16, #64]
  4021c8:	add	x16, x16, #0x40
  4021cc:	br	x17

00000000004021d0 <remove@plt>:
  4021d0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4021d4:	ldr	x17, [x16, #72]
  4021d8:	add	x16, x16, #0x48
  4021dc:	br	x17

00000000004021e0 <sprintf@plt>:
  4021e0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4021e4:	ldr	x17, [x16, #80]
  4021e8:	add	x16, x16, #0x50
  4021ec:	br	x17

00000000004021f0 <__cxa_atexit@plt>:
  4021f0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4021f4:	ldr	x17, [x16, #88]
  4021f8:	add	x16, x16, #0x58
  4021fc:	br	x17

0000000000402200 <fputc@plt>:
  402200:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402204:	ldr	x17, [x16, #96]
  402208:	add	x16, x16, #0x60
  40220c:	br	x17

0000000000402210 <curses_version@plt>:
  402210:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402214:	ldr	x17, [x16, #104]
  402218:	add	x16, x16, #0x68
  40221c:	br	x17

0000000000402220 <tgoto@plt>:
  402220:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402224:	ldr	x17, [x16, #112]
  402228:	add	x16, x16, #0x70
  40222c:	br	x17

0000000000402230 <_nc_doalloc@plt>:
  402230:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402234:	ldr	x17, [x16, #120]
  402238:	add	x16, x16, #0x78
  40223c:	br	x17

0000000000402240 <_nc_read_entry_source@plt>:
  402240:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402244:	ldr	x17, [x16, #128]
  402248:	add	x16, x16, #0x80
  40224c:	br	x17

0000000000402250 <_nc_set_source@plt>:
  402250:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402254:	ldr	x17, [x16, #136]
  402258:	add	x16, x16, #0x88
  40225c:	br	x17

0000000000402260 <fclose@plt>:
  402260:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402264:	ldr	x17, [x16, #144]
  402268:	add	x16, x16, #0x90
  40226c:	br	x17

0000000000402270 <atoi@plt>:
  402270:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402274:	ldr	x17, [x16, #152]
  402278:	add	x16, x16, #0x98
  40227c:	br	x17

0000000000402280 <fopen@plt>:
  402280:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402284:	ldr	x17, [x16, #160]
  402288:	add	x16, x16, #0xa0
  40228c:	br	x17

0000000000402290 <malloc@plt>:
  402290:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402294:	ldr	x17, [x16, #168]
  402298:	add	x16, x16, #0xa8
  40229c:	br	x17

00000000004022a0 <tparm@plt>:
  4022a0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4022a4:	ldr	x17, [x16, #176]
  4022a8:	add	x16, x16, #0xb0
  4022ac:	br	x17

00000000004022b0 <strncmp@plt>:
  4022b0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4022b4:	ldr	x17, [x16, #184]
  4022b8:	add	x16, x16, #0xb8
  4022bc:	br	x17

00000000004022c0 <__libc_start_main@plt>:
  4022c0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4022c4:	ldr	x17, [x16, #192]
  4022c8:	add	x16, x16, #0xc0
  4022cc:	br	x17

00000000004022d0 <strcat@plt>:
  4022d0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4022d4:	ldr	x17, [x16, #200]
  4022d8:	add	x16, x16, #0xc8
  4022dc:	br	x17

00000000004022e0 <fgetc@plt>:
  4022e0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4022e4:	ldr	x17, [x16, #208]
  4022e8:	add	x16, x16, #0xd0
  4022ec:	br	x17

00000000004022f0 <tigetflag@plt>:
  4022f0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4022f4:	ldr	x17, [x16, #216]
  4022f8:	add	x16, x16, #0xd8
  4022fc:	br	x17

0000000000402300 <memset@plt>:
  402300:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402304:	ldr	x17, [x16, #224]
  402308:	add	x16, x16, #0xe0
  40230c:	br	x17

0000000000402310 <fdopen@plt>:
  402310:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402314:	ldr	x17, [x16, #232]
  402318:	add	x16, x16, #0xe8
  40231c:	br	x17

0000000000402320 <_nc_tparm_analyze@plt>:
  402320:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402324:	ldr	x17, [x16, #240]
  402328:	add	x16, x16, #0xf0
  40232c:	br	x17

0000000000402330 <getopt@plt>:
  402330:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402334:	ldr	x17, [x16, #248]
  402338:	add	x16, x16, #0xf8
  40233c:	br	x17

0000000000402340 <use_extended_names@plt>:
  402340:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402344:	ldr	x17, [x16, #256]
  402348:	add	x16, x16, #0x100
  40234c:	br	x17

0000000000402350 <calloc@plt>:
  402350:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402354:	ldr	x17, [x16, #264]
  402358:	add	x16, x16, #0x108
  40235c:	br	x17

0000000000402360 <rewind@plt>:
  402360:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402364:	ldr	x17, [x16, #272]
  402368:	add	x16, x16, #0x110
  40236c:	br	x17

0000000000402370 <strdup@plt>:
  402370:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402374:	ldr	x17, [x16, #280]
  402378:	add	x16, x16, #0x118
  40237c:	br	x17

0000000000402380 <strerror@plt>:
  402380:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402384:	ldr	x17, [x16, #288]
  402388:	add	x16, x16, #0x120
  40238c:	br	x17

0000000000402390 <keyname@plt>:
  402390:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402394:	ldr	x17, [x16, #296]
  402398:	add	x16, x16, #0x128
  40239c:	br	x17

00000000004023a0 <_nc_write_entry@plt>:
  4023a0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4023a4:	ldr	x17, [x16, #304]
  4023a8:	add	x16, x16, #0x130
  4023ac:	br	x17

00000000004023b0 <__gmon_start__@plt>:
  4023b0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4023b4:	ldr	x17, [x16, #312]
  4023b8:	add	x16, x16, #0x138
  4023bc:	br	x17

00000000004023c0 <_nc_set_type@plt>:
  4023c0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4023c4:	ldr	x17, [x16, #320]
  4023c8:	add	x16, x16, #0x140
  4023cc:	br	x17

00000000004023d0 <_nc_visbuf@plt>:
  4023d0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4023d4:	ldr	x17, [x16, #328]
  4023d8:	add	x16, x16, #0x148
  4023dc:	br	x17

00000000004023e0 <fseek@plt>:
  4023e0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4023e4:	ldr	x17, [x16, #336]
  4023e8:	add	x16, x16, #0x150
  4023ec:	br	x17

00000000004023f0 <abort@plt>:
  4023f0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4023f4:	ldr	x17, [x16, #344]
  4023f8:	add	x16, x16, #0x158
  4023fc:	br	x17

0000000000402400 <_nc_write_object@plt>:
  402400:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402404:	ldr	x17, [x16, #352]
  402408:	add	x16, x16, #0x160
  40240c:	br	x17

0000000000402410 <_nc_tic_expand@plt>:
  402410:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402414:	ldr	x17, [x16, #360]
  402418:	add	x16, x16, #0x168
  40241c:	br	x17

0000000000402420 <access@plt>:
  402420:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402424:	ldr	x17, [x16, #368]
  402428:	add	x16, x16, #0x170
  40242c:	br	x17

0000000000402430 <feof@plt>:
  402430:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402434:	ldr	x17, [x16, #376]
  402438:	add	x16, x16, #0x178
  40243c:	br	x17

0000000000402440 <puts@plt>:
  402440:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402444:	ldr	x17, [x16, #384]
  402448:	add	x16, x16, #0x180
  40244c:	br	x17

0000000000402450 <memcmp@plt>:
  402450:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402454:	ldr	x17, [x16, #392]
  402458:	add	x16, x16, #0x188
  40245c:	br	x17

0000000000402460 <_nc_tic_dir@plt>:
  402460:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402464:	ldr	x17, [x16, #400]
  402468:	add	x16, x16, #0x190
  40246c:	br	x17

0000000000402470 <strcmp@plt>:
  402470:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402474:	ldr	x17, [x16, #408]
  402478:	add	x16, x16, #0x198
  40247c:	br	x17

0000000000402480 <__ctype_b_loc@plt>:
  402480:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402484:	ldr	x17, [x16, #416]
  402488:	add	x16, x16, #0x1a0
  40248c:	br	x17

0000000000402490 <_nc_find_user_entry@plt>:
  402490:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402494:	ldr	x17, [x16, #424]
  402498:	add	x16, x16, #0x1a8
  40249c:	br	x17

00000000004024a0 <strtol@plt>:
  4024a0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4024a4:	ldr	x17, [x16, #432]
  4024a8:	add	x16, x16, #0x1b0
  4024ac:	br	x17

00000000004024b0 <free@plt>:
  4024b0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4024b4:	ldr	x17, [x16, #440]
  4024b8:	add	x16, x16, #0x1b8
  4024bc:	br	x17

00000000004024c0 <_nc_resolve_uses2@plt>:
  4024c0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4024c4:	ldr	x17, [x16, #448]
  4024c8:	add	x16, x16, #0x1c0
  4024cc:	br	x17

00000000004024d0 <_nc_rootname@plt>:
  4024d0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4024d4:	ldr	x17, [x16, #456]
  4024d8:	add	x16, x16, #0x1c8
  4024dc:	br	x17

00000000004024e0 <_nc_warning@plt>:
  4024e0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4024e4:	ldr	x17, [x16, #464]
  4024e8:	add	x16, x16, #0x1d0
  4024ec:	br	x17

00000000004024f0 <strchr@plt>:
  4024f0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4024f4:	ldr	x17, [x16, #472]
  4024f8:	add	x16, x16, #0x1d8
  4024fc:	br	x17

0000000000402500 <clearerr@plt>:
  402500:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402504:	ldr	x17, [x16, #480]
  402508:	add	x16, x16, #0x1e0
  40250c:	br	x17

0000000000402510 <fflush@plt>:
  402510:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402514:	ldr	x17, [x16, #488]
  402518:	add	x16, x16, #0x1e8
  40251c:	br	x17

0000000000402520 <strcpy@plt>:
  402520:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402524:	ldr	x17, [x16, #496]
  402528:	add	x16, x16, #0x1f0
  40252c:	br	x17

0000000000402530 <_nc_tic_written@plt>:
  402530:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402534:	ldr	x17, [x16, #504]
  402538:	add	x16, x16, #0x1f8
  40253c:	br	x17

0000000000402540 <_nc_capcmp@plt>:
  402540:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402544:	ldr	x17, [x16, #512]
  402548:	add	x16, x16, #0x200
  40254c:	br	x17

0000000000402550 <mkstemp@plt>:
  402550:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402554:	ldr	x17, [x16, #520]
  402558:	add	x16, x16, #0x208
  40255c:	br	x17

0000000000402560 <_nc_name_match@plt>:
  402560:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402564:	ldr	x17, [x16, #528]
  402568:	add	x16, x16, #0x210
  40256c:	br	x17

0000000000402570 <strstr@plt>:
  402570:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402574:	ldr	x17, [x16, #536]
  402578:	add	x16, x16, #0x218
  40257c:	br	x17

0000000000402580 <_nc_get_hash_table@plt>:
  402580:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402584:	ldr	x17, [x16, #544]
  402588:	add	x16, x16, #0x220
  40258c:	br	x17

0000000000402590 <__isoc99_sscanf@plt>:
  402590:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402594:	ldr	x17, [x16, #552]
  402598:	add	x16, x16, #0x228
  40259c:	br	x17

00000000004025a0 <_nc_home_terminfo@plt>:
  4025a0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4025a4:	ldr	x17, [x16, #560]
  4025a8:	add	x16, x16, #0x230
  4025ac:	br	x17

00000000004025b0 <_nc_find_entry@plt>:
  4025b0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4025b4:	ldr	x17, [x16, #568]
  4025b8:	add	x16, x16, #0x238
  4025bc:	br	x17

00000000004025c0 <_nc_trim_sgr0@plt>:
  4025c0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4025c4:	ldr	x17, [x16, #576]
  4025c8:	add	x16, x16, #0x240
  4025cc:	br	x17

00000000004025d0 <strncpy@plt>:
  4025d0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4025d4:	ldr	x17, [x16, #584]
  4025d8:	add	x16, x16, #0x248
  4025dc:	br	x17

00000000004025e0 <umask@plt>:
  4025e0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4025e4:	ldr	x17, [x16, #592]
  4025e8:	add	x16, x16, #0x250
  4025ec:	br	x17

00000000004025f0 <printf@plt>:
  4025f0:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  4025f4:	ldr	x17, [x16, #600]
  4025f8:	add	x16, x16, #0x258
  4025fc:	br	x17

0000000000402600 <__errno_location@plt>:
  402600:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402604:	ldr	x17, [x16, #608]
  402608:	add	x16, x16, #0x260
  40260c:	br	x17

0000000000402610 <getenv@plt>:
  402610:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402614:	ldr	x17, [x16, #616]
  402618:	add	x16, x16, #0x268
  40261c:	br	x17

0000000000402620 <putchar@plt>:
  402620:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402624:	ldr	x17, [x16, #624]
  402628:	add	x16, x16, #0x270
  40262c:	br	x17

0000000000402630 <__xstat@plt>:
  402630:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402634:	ldr	x17, [x16, #632]
  402638:	add	x16, x16, #0x278
  40263c:	br	x17

0000000000402640 <fprintf@plt>:
  402640:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402644:	ldr	x17, [x16, #640]
  402648:	add	x16, x16, #0x280
  40264c:	br	x17

0000000000402650 <fgets@plt>:
  402650:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402654:	ldr	x17, [x16, #648]
  402658:	add	x16, x16, #0x288
  40265c:	br	x17

0000000000402660 <_nc_visbuf2@plt>:
  402660:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402664:	ldr	x17, [x16, #656]
  402668:	add	x16, x16, #0x290
  40266c:	br	x17

0000000000402670 <ferror@plt>:
  402670:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402674:	ldr	x17, [x16, #664]
  402678:	add	x16, x16, #0x298
  40267c:	br	x17

0000000000402680 <tigetstr@plt>:
  402680:	adrp	x16, 421000 <tigetstr@plt+0x1e980>
  402684:	ldr	x17, [x16, #672]
  402688:	add	x16, x16, #0x2a0
  40268c:	br	x17

Disassembly of section .text:

0000000000402690 <.text>:
  402690:	mov	x12, #0xa100                	// #41216
  402694:	sub	sp, sp, x12
  402698:	stp	x29, x30, [sp, #16]
  40269c:	add	x29, sp, #0x10
  4026a0:	stp	x23, x24, [sp, #64]
  4026a4:	adrp	x23, 420000 <tigetstr@plt+0x1d980>
  4026a8:	mov	w24, #0x1                   	// #1
  4026ac:	str	w0, [sp, #196]
  4026b0:	ldr	x0, [x23, #3856]
  4026b4:	stp	x19, x20, [sp, #32]
  4026b8:	adrp	x19, 421000 <tigetstr@plt+0x1e980>
  4026bc:	add	x20, x19, #0x2e8
  4026c0:	stp	x21, x22, [sp, #48]
  4026c4:	adrp	x22, 420000 <tigetstr@plt+0x1d980>
  4026c8:	stp	x25, x26, [sp, #80]
  4026cc:	mov	w25, #0x3c                  	// #60
  4026d0:	stp	x27, x28, [sp, #96]
  4026d4:	mov	x27, x1
  4026d8:	mov	w28, #0xffffffff            	// #-1
  4026dc:	ldr	x0, [x0]
  4026e0:	str	x0, [x20, #24]
  4026e4:	ldr	x0, [x1]
  4026e8:	bl	4024d0 <_nc_rootname@plt>
  4026ec:	ldr	x21, [x22, #3968]
  4026f0:	str	x0, [x21]
  4026f4:	adrp	x0, 404000 <tigetstr@plt+0x1980>
  4026f8:	add	x0, x0, #0xc4c
  4026fc:	bl	40a770 <tigetstr@plt+0x80f0>
  402700:	ldr	x0, [x21]
  402704:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  402708:	add	x1, x1, #0xeb7
  40270c:	bl	40a688 <tigetstr@plt+0x8008>
  402710:	strb	w0, [x20, #48]
  402714:	ldr	x0, [x21]
  402718:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  40271c:	add	x1, x1, #0xec1
  402720:	mov	w21, #0x2                   	// #2
  402724:	bl	40a688 <tigetstr@plt+0x8008>
  402728:	strb	w0, [x20, #33]
  40272c:	ands	w0, w0, #0xff
  402730:	stp	x23, x22, [sp, #144]
  402734:	mov	w23, #0x4                   	// #4
  402738:	csel	w23, w21, w23, eq  // eq = none
  40273c:	cmp	w0, #0x0
  402740:	csel	w21, wzr, w21, eq  // eq = none
  402744:	mov	w0, #0x0                   	// #0
  402748:	mov	x20, #0x0                   	// #0
  40274c:	mov	w22, #0x0                   	// #0
  402750:	bl	402340 <use_extended_names@plt>
  402754:	str	wzr, [sp, #120]
  402758:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  40275c:	str	x0, [sp, #208]
  402760:	mov	w4, #0x3f                  	// #63
  402764:	str	wzr, [sp, #128]
  402768:	ldr	x1, [x0, #4024]
  40276c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  402770:	add	x0, x0, #0xeec
  402774:	str	x0, [sp, #200]
  402778:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  40277c:	add	x0, x0, #0xa0
  402780:	str	x0, [sp, #216]
  402784:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  402788:	str	wzr, [x1]
  40278c:	mov	w1, #0xffff                	// #65535
  402790:	ldr	x0, [x0, #3904]
  402794:	str	wzr, [sp, #136]
  402798:	stp	wzr, w1, [sp, #164]
  40279c:	stp	w24, wzr, [sp, #172]
  4027a0:	str	wzr, [sp, #180]
  4027a4:	str	xzr, [sp, #184]
  4027a8:	str	wzr, [sp, #192]
  4027ac:	str	x0, [sp, #224]
  4027b0:	str	wzr, [sp, #232]
  4027b4:	ldr	w0, [sp, #196]
  4027b8:	mov	x1, x27
  4027bc:	ldr	x2, [sp, #200]
  4027c0:	str	w4, [sp, #236]
  4027c4:	bl	402330 <getopt@plt>
  4027c8:	mov	w26, w0
  4027cc:	ldr	w4, [sp, #236]
  4027d0:	cmn	w0, #0x1
  4027d4:	b.ne	40288c <tigetstr@plt+0x20c>  // b.any
  4027d8:	adrp	x2, 420000 <tigetstr@plt+0x1d980>
  4027dc:	cmp	w28, #0x0
  4027e0:	cset	w0, eq  // eq = none
  4027e4:	add	x3, x19, #0x2e8
  4027e8:	ldr	x2, [x2, #3944]
  4027ec:	csel	w0, w0, w28, le
  4027f0:	str	w0, [x3, #36]
  4027f4:	ldr	w1, [x2]
  4027f8:	and	w1, w1, #0x3ffff
  4027fc:	and	w1, w1, #0xffffbfff
  402800:	orr	w0, w1, w0, lsl #13
  402804:	str	w0, [x2]
  402808:	cbz	w0, 402828 <tigetstr@plt+0x1a8>
  40280c:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  402810:	ldr	x0, [x0, #4048]
  402814:	ldr	x1, [x0]
  402818:	str	x1, [x3, #40]
  40281c:	adrp	x1, 405000 <tigetstr@plt+0x2980>
  402820:	add	x1, x1, #0xa8
  402824:	str	x1, [x0]
  402828:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  40282c:	ldr	w2, [sp, #196]
  402830:	ldr	x0, [x0, #3880]
  402834:	ldr	w1, [x0]
  402838:	cmp	w1, w2
  40283c:	b.ge	402bb0 <tigetstr@plt+0x530>  // b.tcont
  402840:	add	w2, w1, #0x1
  402844:	str	w2, [x0]
  402848:	ldr	w0, [sp, #196]
  40284c:	cmp	w2, w0
  402850:	b.ge	402e3c <tigetstr@plt+0x7bc>  // b.tcont
  402854:	ldr	x0, [sp, #152]
  402858:	adrp	x4, 40c000 <tigetstr@plt+0x9980>
  40285c:	add	x4, x4, #0x10c
  402860:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  402864:	add	x4, x4, #0x79
  402868:	add	x1, x1, #0xf14
  40286c:	ldr	x0, [x0, #3968]
  402870:	ldr	x3, [x0]
  402874:	ldr	x0, [sp, #144]
  402878:	mov	x2, x3
  40287c:	ldr	x0, [x0, #3856]
  402880:	ldr	x0, [x0]
  402884:	bl	402640 <fprintf@plt>
  402888:	b	402a4c <tigetstr@plt+0x3cc>
  40288c:	str	w4, [sp, #236]
  402890:	bl	402480 <__ctype_b_loc@plt>
  402894:	ldr	x0, [x0]
  402898:	ldrh	w0, [x0, w26, sxtw #1]
  40289c:	tbz	w0, #11, 402910 <tigetstr@plt+0x290>
  4028a0:	ldr	w4, [sp, #236]
  4028a4:	cmp	w4, #0x76
  4028a8:	b.eq	4028dc <tigetstr@plt+0x25c>  // b.none
  4028ac:	cmp	w4, #0x77
  4028b0:	b.eq	4028ec <tigetstr@plt+0x26c>  // b.none
  4028b4:	cmp	w4, #0x51
  4028b8:	b.ne	4028fc <tigetstr@plt+0x27c>  // b.any
  4028bc:	ldr	w2, [sp, #136]
  4028c0:	sub	w1, w26, #0x30
  4028c4:	mov	w0, #0xa                   	// #10
  4028c8:	madd	w0, w2, w0, w1
  4028cc:	str	w0, [sp, #136]
  4028d0:	mov	w26, w4
  4028d4:	mov	w4, w26
  4028d8:	b	4027b4 <tigetstr@plt+0x134>
  4028dc:	sub	w1, w26, #0x30
  4028e0:	mov	w0, #0xa                   	// #10
  4028e4:	madd	w28, w28, w0, w1
  4028e8:	b	4028d0 <tigetstr@plt+0x250>
  4028ec:	sub	w1, w26, #0x30
  4028f0:	mov	w0, #0xa                   	// #10
  4028f4:	madd	w25, w25, w0, w1
  4028f8:	b	4028d0 <tigetstr@plt+0x250>
  4028fc:	cmp	w26, #0x30
  402900:	b.eq	402b88 <tigetstr@plt+0x508>  // b.none
  402904:	cmp	w26, #0x31
  402908:	b.eq	402b98 <tigetstr@plt+0x518>  // b.none
  40290c:	bl	404100 <tigetstr@plt+0x1a80>
  402910:	sub	w0, w26, #0x43
  402914:	cmp	w0, #0x35
  402918:	b.hi	40290c <tigetstr@plt+0x28c>  // b.pmore
  40291c:	ldr	x1, [sp, #216]
  402920:	ldrh	w0, [x1, w0, uxtw #1]
  402924:	adr	x1, 402930 <tigetstr@plt+0x2b0>
  402928:	add	x0, x1, w0, sxth #2
  40292c:	br	x0
  402930:	str	wzr, [sp, #136]
  402934:	b	4028d4 <tigetstr@plt+0x254>
  402938:	ldr	x0, [sp, #208]
  40293c:	mov	w2, #0x1                   	// #1
  402940:	ldr	x0, [x0, #4024]
  402944:	str	w2, [x0]
  402948:	b	4028d4 <tigetstr@plt+0x254>
  40294c:	add	x0, x19, #0x2e8
  402950:	mov	w2, #0x1                   	// #1
  402954:	mov	w23, #0x4                   	// #4
  402958:	mov	w21, #0x2                   	// #2
  40295c:	strb	w2, [x0, #33]
  402960:	b	4028d4 <tigetstr@plt+0x254>
  402964:	adrp	x2, 420000 <tigetstr@plt+0x1d980>
  402968:	cmp	w28, #0x0
  40296c:	cset	w0, eq  // eq = none
  402970:	add	x19, x19, #0x2e8
  402974:	ldr	x2, [x2, #3944]
  402978:	csel	w0, w0, w28, le
  40297c:	str	w0, [x19, #36]
  402980:	ldr	w1, [x2]
  402984:	and	w1, w1, #0x3ffff
  402988:	and	w1, w1, #0xffffbfff
  40298c:	orr	w0, w1, w0, lsl #13
  402990:	str	w0, [x2]
  402994:	cbnz	x20, 402a08 <tigetstr@plt+0x388>
  402998:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  40299c:	add	x0, x0, #0xecb
  4029a0:	bl	402610 <getenv@plt>
  4029a4:	cmp	x0, #0x0
  4029a8:	cset	w22, ne  // ne = any
  4029ac:	mov	x0, #0x0                   	// #0
  4029b0:	bl	402460 <_nc_tic_dir@plt>
  4029b4:	mov	x20, x0
  4029b8:	mov	x0, x20
  4029bc:	bl	404044 <tigetstr@plt+0x19c4>
  4029c0:	mov	x19, x0
  4029c4:	cbz	x0, 4029d8 <tigetstr@plt+0x358>
  4029c8:	mov	x20, #0x0                   	// #0
  4029cc:	bl	402440 <puts@plt>
  4029d0:	mov	x0, x19
  4029d4:	bl	4024b0 <free@plt>
  4029d8:	bl	4025a0 <_nc_home_terminfo@plt>
  4029dc:	mov	x19, x0
  4029e0:	cbz	x0, 4029fc <tigetstr@plt+0x37c>
  4029e4:	bl	404044 <tigetstr@plt+0x19c4>
  4029e8:	mov	x21, x0
  4029ec:	cbz	x0, 402a10 <tigetstr@plt+0x390>
  4029f0:	bl	402440 <puts@plt>
  4029f4:	mov	x0, x21
  4029f8:	bl	4024b0 <free@plt>
  4029fc:	cbz	x20, 402ab4 <tigetstr@plt+0x434>
  402a00:	mov	x19, x20
  402a04:	b	402a14 <tigetstr@plt+0x394>
  402a08:	mov	w22, #0x1                   	// #1
  402a0c:	b	4029b8 <tigetstr@plt+0x338>
  402a10:	cbnz	w22, 4029fc <tigetstr@plt+0x37c>
  402a14:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  402a18:	ldr	x0, [x0, #3896]
  402a1c:	ldr	x0, [x0]
  402a20:	bl	402510 <fflush@plt>
  402a24:	ldr	x0, [sp, #152]
  402a28:	mov	x3, x19
  402a2c:	ldr	x1, [x0, #3968]
  402a30:	ldr	x0, [sp, #144]
  402a34:	ldr	x2, [x1]
  402a38:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  402a3c:	ldr	x0, [x0, #3856]
  402a40:	add	x1, x1, #0xed4
  402a44:	ldr	x0, [x0]
  402a48:	bl	402640 <fprintf@plt>
  402a4c:	mov	w0, #0x1                   	// #1
  402a50:	b	402ab8 <tigetstr@plt+0x438>
  402a54:	add	x0, x19, #0x2e8
  402a58:	mov	w2, #0x1                   	// #1
  402a5c:	mov	w23, #0x2                   	// #2
  402a60:	mov	w21, #0x0                   	// #0
  402a64:	strb	w2, [x0, #48]
  402a68:	b	4028d4 <tigetstr@plt+0x254>
  402a6c:	add	x0, x19, #0x2e8
  402a70:	mov	w2, #0x1                   	// #1
  402a74:	mov	w23, #0x3                   	// #3
  402a78:	mov	w21, #0x1                   	// #1
  402a7c:	strb	w2, [x0, #48]
  402a80:	b	4028d4 <tigetstr@plt+0x254>
  402a84:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  402a88:	ldr	x0, [x0, #3872]
  402a8c:	ldr	x0, [x0]
  402a90:	str	x0, [sp, #184]
  402a94:	b	4028d4 <tigetstr@plt+0x254>
  402a98:	mov	w24, #0x0                   	// #0
  402a9c:	b	4028d4 <tigetstr@plt+0x254>
  402aa0:	mov	w0, #0x1                   	// #1
  402aa4:	str	w0, [sp, #128]
  402aa8:	b	4028d4 <tigetstr@plt+0x254>
  402aac:	bl	402210 <curses_version@plt>
  402ab0:	bl	402440 <puts@plt>
  402ab4:	mov	w0, #0x0                   	// #0
  402ab8:	bl	4021a0 <exit@plt>
  402abc:	mov	w0, #0x1                   	// #1
  402ac0:	str	w0, [sp, #180]
  402ac4:	b	4028d4 <tigetstr@plt+0x254>
  402ac8:	mov	w22, #0x1                   	// #1
  402acc:	b	4028d4 <tigetstr@plt+0x254>
  402ad0:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  402ad4:	ldr	x0, [x0, #3872]
  402ad8:	ldr	x0, [x0]
  402adc:	bl	404df4 <tigetstr@plt+0x2774>
  402ae0:	add	x2, x19, #0x2e8
  402ae4:	str	x0, [x2, #56]
  402ae8:	b	4028d4 <tigetstr@plt+0x254>
  402aec:	mov	w0, #0x1                   	// #1
  402af0:	str	w0, [sp, #232]
  402af4:	b	4028d4 <tigetstr@plt+0x254>
  402af8:	mov	w0, #0x1                   	// #1
  402afc:	str	w0, [sp, #120]
  402b00:	b	4028d4 <tigetstr@plt+0x254>
  402b04:	mov	w0, #0xffffffff            	// #-1
  402b08:	b	402afc <tigetstr@plt+0x47c>
  402b0c:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  402b10:	ldr	x0, [x0, #3872]
  402b14:	ldr	x20, [x0]
  402b18:	b	4028d4 <tigetstr@plt+0x254>
  402b1c:	mov	w0, #0x1                   	// #1
  402b20:	str	w0, [sp, #176]
  402b24:	b	4028d4 <tigetstr@plt+0x254>
  402b28:	mov	w0, #0x1                   	// #1
  402b2c:	str	w0, [sp, #164]
  402b30:	b	4028d4 <tigetstr@plt+0x254>
  402b34:	add	x0, x19, #0x2e8
  402b38:	mov	w2, #0x1                   	// #1
  402b3c:	strb	w2, [x0, #16]
  402b40:	b	4028d4 <tigetstr@plt+0x254>
  402b44:	mov	w28, #0x0                   	// #0
  402b48:	b	4028d4 <tigetstr@plt+0x254>
  402b4c:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  402b50:	ldr	x0, [x0, #3904]
  402b54:	strb	wzr, [x0]
  402b58:	mov	w0, #0x1                   	// #1
  402b5c:	str	w0, [sp, #192]
  402b60:	b	4028d4 <tigetstr@plt+0x254>
  402b64:	ldr	x1, [sp, #224]
  402b68:	mov	w0, #0x1                   	// #1
  402b6c:	strb	w0, [x1]
  402b70:	mov	w0, #0x1                   	// #1
  402b74:	bl	402340 <use_extended_names@plt>
  402b78:	add	x0, x19, #0x2e8
  402b7c:	mov	w2, #0x1                   	// #1
  402b80:	strb	w2, [x0, #32]
  402b84:	b	4028d4 <tigetstr@plt+0x254>
  402b88:	mov	w0, #0x1                   	// #1
  402b8c:	mov	w25, #0xffff                	// #65535
  402b90:	str	w0, [sp, #168]
  402b94:	b	4028d4 <tigetstr@plt+0x254>
  402b98:	mov	w25, #0x0                   	// #0
  402b9c:	b	4028d4 <tigetstr@plt+0x254>
  402ba0:	mov	w0, #0x1                   	// #1
  402ba4:	str	w0, [sp, #128]
  402ba8:	str	wzr, [sp, #172]
  402bac:	b	4028d4 <tigetstr@plt+0x254>
  402bb0:	add	x26, x19, #0x2e8
  402bb4:	ldrb	w0, [x26, #48]
  402bb8:	cbz	w0, 402e0c <tigetstr@plt+0x78c>
  402bbc:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  402bc0:	add	x0, x0, #0xf3c
  402bc4:	bl	402610 <getenv@plt>
  402bc8:	mov	x27, x0
  402bcc:	cbnz	x0, 402d90 <tigetstr@plt+0x710>
  402bd0:	adrp	x8, 40b000 <tigetstr@plt+0x8980>
  402bd4:	add	x27, x8, #0xeaa
  402bd8:	add	x26, x19, #0x2e8
  402bdc:	ldr	x0, [x26, #8]
  402be0:	cbnz	x0, 402c14 <tigetstr@plt+0x594>
  402be4:	mov	x2, #0x1100                	// #4352
  402be8:	mov	x0, x27
  402bec:	add	x1, sp, x2
  402bf0:	bl	404ca0 <tigetstr@plt+0x2620>
  402bf4:	str	x0, [x26, #8]
  402bf8:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  402bfc:	mov	x0, x27
  402c00:	add	x1, x1, #0xc7d
  402c04:	bl	402470 <strcmp@plt>
  402c08:	cbnz	w0, 402c14 <tigetstr@plt+0x594>
  402c0c:	adrp	x8, 40a000 <tigetstr@plt+0x7980>
  402c10:	add	x27, x8, #0xc7f
  402c14:	add	x0, x19, #0x2e8
  402c18:	ldrb	w1, [x0, #48]
  402c1c:	orr	w1, w1, w22
  402c20:	cbz	w1, 402e44 <tigetstr@plt+0x7c4>
  402c24:	ldr	w1, [sp, #172]
  402c28:	strb	w22, [sp]
  402c2c:	cmp	w1, #0x0
  402c30:	mov	w1, #0x4                   	// #4
  402c34:	csel	w21, w21, w1, ne  // ne = any
  402c38:	ldr	w1, [sp, #232]
  402c3c:	cmp	w1, #0x0
  402c40:	ldr	w1, [sp, #136]
  402c44:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  402c48:	str	w1, [sp, #8]
  402c4c:	cset	w7, ne  // ne = any
  402c50:	ldr	w6, [x0, #36]
  402c54:	mov	w4, w25
  402c58:	ldrb	w3, [sp, #180]
  402c5c:	mov	w2, w23
  402c60:	ldr	w5, [sp, #168]
  402c64:	mov	w1, w21
  402c68:	ldr	x0, [sp, #184]
  402c6c:	bl	4082dc <tigetstr@plt+0x5c5c>
  402c70:	mov	x0, x27
  402c74:	bl	402250 <_nc_set_source@plt>
  402c78:	ldr	w2, [sp, #172]
  402c7c:	add	x1, x19, #0x2e8
  402c80:	ldr	w3, [sp, #128]
  402c84:	eor	w2, w2, #0x1
  402c88:	orr	w2, w3, w2
  402c8c:	ldr	x0, [x1, #8]
  402c90:	cbnz	w22, 402e5c <tigetstr@plt+0x7dc>
  402c94:	ldrb	w3, [x1, #48]
  402c98:	cbnz	w3, 402e5c <tigetstr@plt+0x7dc>
  402c9c:	ldrb	w1, [x1, #33]
  402ca0:	adrp	x4, 403000 <tigetstr@plt+0x980>
  402ca4:	add	x4, x4, #0x5dc
  402ca8:	cmp	w1, #0x0
  402cac:	csel	x4, x4, xzr, eq  // eq = none
  402cb0:	mov	w3, #0x0                   	// #0
  402cb4:	mov	x1, #0x0                   	// #0
  402cb8:	bl	402240 <_nc_read_entry_source@plt>
  402cbc:	cbnz	w22, 402cd4 <tigetstr@plt+0x654>
  402cc0:	add	x0, x19, #0x2e8
  402cc4:	ldrb	w1, [x0, #48]
  402cc8:	cbnz	w1, 4033fc <tigetstr@plt+0xd7c>
  402ccc:	ldrb	w0, [x0, #33]
  402cd0:	cbnz	w0, 4034a4 <tigetstr@plt+0xe24>
  402cd4:	ldrb	w1, [sp, #128]
  402cd8:	mov	w0, #0x1                   	// #1
  402cdc:	bl	4024c0 <_nc_resolve_uses2@plt>
  402ce0:	cbnz	w0, 402ce8 <tigetstr@plt+0x668>
  402ce4:	cbz	w22, 402a4c <tigetstr@plt+0x3cc>
  402ce8:	cmp	w24, #0x0
  402cec:	adrp	x21, 420000 <tigetstr@plt+0x1d980>
  402cf0:	ccmp	w22, #0x0, #0x4, ne  // ne = any
  402cf4:	b.eq	402f10 <tigetstr@plt+0x890>  // b.none
  402cf8:	add	x0, x19, #0x2e8
  402cfc:	ldrb	w1, [x0, #33]
  402d00:	cbnz	w1, 402e64 <tigetstr@plt+0x7e4>
  402d04:	ldrb	w0, [x0, #48]
  402d08:	cbnz	w0, 402e64 <tigetstr@plt+0x7e4>
  402d0c:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  402d10:	adrp	x1, 420000 <tigetstr@plt+0x1d980>
  402d14:	ldr	x21, [x21, #3864]
  402d18:	add	x23, x19, #0x2e8
  402d1c:	ldr	x0, [x0, #3984]
  402d20:	mov	w2, #0xffffffff            	// #-1
  402d24:	ldr	x1, [x1, #4016]
  402d28:	ldr	x20, [x21]
  402d2c:	mov	x21, x0
  402d30:	str	w2, [x0]
  402d34:	str	w2, [x1]
  402d38:	cbnz	x20, 402fa4 <tigetstr@plt+0x924>
  402d3c:	add	x19, x19, #0x2e8
  402d40:	ldrb	w0, [x19, #16]
  402d44:	cbz	w0, 402ab4 <tigetstr@plt+0x434>
  402d48:	cbnz	w22, 402ab4 <tigetstr@plt+0x434>
  402d4c:	ldrb	w0, [x19, #48]
  402d50:	cbnz	w0, 402ab4 <tigetstr@plt+0x434>
  402d54:	ldrb	w0, [x19, #33]
  402d58:	cbnz	w0, 402ab4 <tigetstr@plt+0x434>
  402d5c:	bl	402530 <_nc_tic_written@plt>
  402d60:	mov	w20, w0
  402d64:	cbz	w0, 4033d0 <tigetstr@plt+0xd50>
  402d68:	ldr	x19, [x19, #24]
  402d6c:	mov	x0, #0x0                   	// #0
  402d70:	bl	402460 <_nc_tic_dir@plt>
  402d74:	mov	x3, x0
  402d78:	mov	w2, w20
  402d7c:	mov	x0, x19
  402d80:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  402d84:	add	x1, x1, #0xfd5
  402d88:	bl	402640 <fprintf@plt>
  402d8c:	b	402ab4 <tigetstr@plt+0x434>
  402d90:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  402d94:	add	x0, x0, #0xf44
  402d98:	bl	402610 <getenv@plt>
  402d9c:	bl	404df4 <tigetstr@plt+0x2774>
  402da0:	str	x0, [x26, #56]
  402da4:	cbz	x0, 402bd0 <tigetstr@plt+0x550>
  402da8:	mov	x0, x27
  402dac:	mov	w1, #0x0                   	// #0
  402db0:	bl	402420 <access@plt>
  402db4:	cbz	w0, 402bd8 <tigetstr@plt+0x558>
  402db8:	add	x28, sp, #0x100
  402dbc:	mov	x0, x28
  402dc0:	bl	404150 <tigetstr@plt+0x1ad0>
  402dc4:	str	x0, [x26, #8]
  402dc8:	cbz	x0, 402e00 <tigetstr@plt+0x780>
  402dcc:	mov	x2, x27
  402dd0:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  402dd4:	add	x1, x1, #0x7ed
  402dd8:	bl	402640 <fprintf@plt>
  402ddc:	ldr	x0, [x26, #8]
  402de0:	mov	x27, x28
  402de4:	bl	402260 <fclose@plt>
  402de8:	mov	x0, x28
  402dec:	mov	x1, #0x0                   	// #0
  402df0:	bl	404ca0 <tigetstr@plt+0x2620>
  402df4:	str	x28, [x19, #744]
  402df8:	str	x0, [x26, #8]
  402dfc:	b	402bd8 <tigetstr@plt+0x558>
  402e00:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  402e04:	add	x0, x0, #0xf49
  402e08:	bl	403fa8 <tigetstr@plt+0x1928>
  402e0c:	ldr	x0, [sp, #152]
  402e10:	adrp	x4, 40c000 <tigetstr@plt+0x9980>
  402e14:	add	x4, x4, #0x10c
  402e18:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  402e1c:	add	x4, x4, #0x79
  402e20:	add	x1, x1, #0xf50
  402e24:	ldr	x0, [x0, #3968]
  402e28:	ldr	x3, [x0]
  402e2c:	ldr	x0, [sp, #144]
  402e30:	mov	x2, x3
  402e34:	ldr	x0, [x0, #3856]
  402e38:	b	402880 <tigetstr@plt+0x200>
  402e3c:	ldr	x27, [x27, w1, sxtw #3]
  402e40:	b	402bd8 <tigetstr@plt+0x558>
  402e44:	ldrb	w1, [x0, #33]
  402e48:	cbz	w1, 402c70 <tigetstr@plt+0x5f0>
  402e4c:	mov	w7, #0x0                   	// #0
  402e50:	strb	wzr, [sp]
  402e54:	str	wzr, [sp, #8]
  402e58:	b	402c50 <tigetstr@plt+0x5d0>
  402e5c:	mov	x4, #0x0                   	// #0
  402e60:	b	402cb0 <tigetstr@plt+0x630>
  402e64:	ldr	x0, [x21, #3864]
  402e68:	adrp	x23, 40b000 <tigetstr@plt+0x8980>
  402e6c:	add	x20, x19, #0x2e8
  402e70:	add	x23, x23, #0xf75
  402e74:	mov	w25, #0x1000                	// #4096
  402e78:	ldr	x26, [x0]
  402e7c:	cbz	x26, 402d0c <tigetstr@plt+0x68c>
  402e80:	ldr	x1, [x26]
  402e84:	ldr	x0, [x20, #56]
  402e88:	bl	404fcc <tigetstr@plt+0x294c>
  402e8c:	tst	w0, #0xff
  402e90:	b.eq	402f08 <tigetstr@plt+0x888>  // b.none
  402e94:	ldrb	w4, [x20, #48]
  402e98:	mov	x0, x26
  402e9c:	ldr	w5, [sp, #120]
  402ea0:	mov	w3, #0x1                   	// #1
  402ea4:	mov	w2, #0x0                   	// #0
  402ea8:	mov	x1, #0x0                   	// #0
  402eac:	bl	408af0 <tigetstr@plt+0x6470>
  402eb0:	mov	w27, w0
  402eb4:	ldrb	w0, [x20, #48]
  402eb8:	cmp	w0, #0x0
  402ebc:	mov	w0, #0x3ff                 	// #1023
  402ec0:	csel	w0, w25, w0, ne  // ne = any
  402ec4:	cmp	w0, w27
  402ec8:	b.ge	402f08 <tigetstr@plt+0x888>  // b.tcont
  402ecc:	ldr	x0, [sp, #144]
  402ed0:	ldr	x0, [x0, #3856]
  402ed4:	ldr	x28, [x0]
  402ed8:	ldr	x0, [sp, #152]
  402edc:	ldr	x0, [x0, #3968]
  402ee0:	ldr	x2, [x0]
  402ee4:	str	x2, [sp, #128]
  402ee8:	ldr	x0, [x26]
  402eec:	bl	402160 <_nc_first_name@plt>
  402ef0:	mov	x3, x0
  402ef4:	ldr	x2, [sp, #128]
  402ef8:	mov	w4, w27
  402efc:	mov	x1, x23
  402f00:	mov	x0, x28
  402f04:	bl	402640 <fprintf@plt>
  402f08:	ldr	x26, [x26, #1008]
  402f0c:	b	402e7c <tigetstr@plt+0x7fc>
  402f10:	cbnz	w22, 402d0c <tigetstr@plt+0x68c>
  402f14:	add	x0, x19, #0x2e8
  402f18:	ldrb	w0, [x0, #48]
  402f1c:	cbnz	w0, 403404 <tigetstr@plt+0xd84>
  402f20:	add	x0, x19, #0x2e8
  402f24:	ldrb	w0, [x0, #33]
  402f28:	cbnz	w0, 403404 <tigetstr@plt+0xd84>
  402f2c:	mov	x0, x20
  402f30:	bl	402140 <_nc_set_writedir@plt>
  402f34:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  402f38:	mov	x1, #0x2100                	// #8448
  402f3c:	add	x25, sp, x1
  402f40:	ldr	x0, [x0, #3864]
  402f44:	ldr	x21, [x0]
  402f48:	add	x0, sp, #0xf8
  402f4c:	str	x0, [sp, #120]
  402f50:	cbz	x21, 402d3c <tigetstr@plt+0x6bc>
  402f54:	add	x0, x19, #0x2e8
  402f58:	ldr	x1, [x21]
  402f5c:	ldr	x0, [x0, #56]
  402f60:	bl	404fcc <tigetstr@plt+0x294c>
  402f64:	tst	w0, #0xff
  402f68:	b.eq	403070 <tigetstr@plt+0x9f0>  // b.none
  402f6c:	mov	x24, #0x0                   	// #0
  402f70:	ldr	x0, [x21, #32]
  402f74:	ldr	x23, [x0, x24]
  402f78:	sub	x0, x23, #0x1
  402f7c:	cmn	x0, #0x3
  402f80:	b.hi	403040 <tigetstr@plt+0x9c0>  // b.pmore
  402f84:	mov	x0, x23
  402f88:	mov	w1, #0x7b                  	// #123
  402f8c:	bl	4024f0 <strchr@plt>
  402f90:	cbz	x0, 403040 <tigetstr@plt+0x9c0>
  402f94:	mov	x0, x23
  402f98:	mov	x20, x25
  402f9c:	mov	w26, #0x27                  	// #39
  402fa0:	b	40310c <tigetstr@plt+0xa8c>
  402fa4:	ldr	x1, [x20]
  402fa8:	ldr	x0, [x23, #56]
  402fac:	bl	404fcc <tigetstr@plt+0x294c>
  402fb0:	tst	w0, #0xff
  402fb4:	b.eq	402fec <tigetstr@plt+0x96c>  // b.none
  402fb8:	ldr	x0, [x20]
  402fbc:	bl	402160 <_nc_first_name@plt>
  402fc0:	bl	4023c0 <_nc_set_type@plt>
  402fc4:	ldr	x0, [x20, #1000]
  402fc8:	str	w0, [x21]
  402fcc:	mov	x0, x20
  402fd0:	bl	40a508 <tigetstr@plt+0x7e88>
  402fd4:	ldr	w3, [sp, #120]
  402fd8:	mov	w2, w24
  402fdc:	ldr	w1, [sp, #192]
  402fe0:	mov	x0, x20
  402fe4:	mov	x4, #0x0                   	// #0
  402fe8:	bl	4097fc <tigetstr@plt+0x717c>
  402fec:	ldr	x20, [x20, #1008]
  402ff0:	b	402d38 <tigetstr@plt+0x6b8>
  402ff4:	strb	w1, [x20]
  402ff8:	cmp	w1, #0x5c
  402ffc:	b.ne	403078 <tigetstr@plt+0x9f8>  // b.any
  403000:	add	x27, x0, #0x2
  403004:	ldrb	w0, [x0, #1]
  403008:	strb	w0, [x20, #1]
  40300c:	add	x28, x20, #0x2
  403010:	cbnz	w0, 403104 <tigetstr@plt+0xa84>
  403014:	strb	wzr, [x28]
  403018:	mov	x0, x25
  40301c:	bl	402170 <strlen@plt>
  403020:	mov	x20, x0
  403024:	mov	x0, x23
  403028:	bl	402170 <strlen@plt>
  40302c:	cmp	x20, x0
  403030:	b.cs	403040 <tigetstr@plt+0x9c0>  // b.hs, b.nlast
  403034:	mov	x1, x25
  403038:	mov	x0, x23
  40303c:	bl	402520 <strcpy@plt>
  403040:	add	x24, x24, #0x8
  403044:	cmp	x24, #0xcf0
  403048:	b.ne	402f70 <tigetstr@plt+0x8f0>  // b.any
  40304c:	ldr	x0, [x21]
  403050:	bl	402160 <_nc_first_name@plt>
  403054:	bl	4023c0 <_nc_set_type@plt>
  403058:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  40305c:	ldr	x1, [x21, #1000]
  403060:	ldr	x0, [x0, #3984]
  403064:	str	w1, [x0]
  403068:	mov	x0, x21
  40306c:	bl	4023a0 <_nc_write_entry@plt>
  403070:	ldr	x21, [x21, #1008]
  403074:	b	402f50 <tigetstr@plt+0x8d0>
  403078:	add	x28, x20, #0x1
  40307c:	add	x27, x0, #0x1
  403080:	cmp	w1, #0x25
  403084:	b.ne	403104 <tigetstr@plt+0xa84>  // b.any
  403088:	ldrb	w1, [x0, #1]
  40308c:	cmp	w1, #0x7b
  403090:	b.ne	403104 <tigetstr@plt+0xa84>  // b.any
  403094:	ldr	x1, [sp, #120]
  403098:	mov	w2, #0x0                   	// #0
  40309c:	add	x0, x0, #0x2
  4030a0:	str	xzr, [sp, #248]
  4030a4:	bl	4024a0 <strtol@plt>
  4030a8:	mov	x1, x0
  4030ac:	ldr	x2, [sp, #248]
  4030b0:	cbz	x2, 403104 <tigetstr@plt+0xa84>
  4030b4:	ldrb	w0, [x2]
  4030b8:	cmp	w0, #0x7d
  4030bc:	b.ne	403104 <tigetstr@plt+0xa84>  // b.any
  4030c0:	sub	x0, x1, #0x1
  4030c4:	stp	x1, x2, [sp, #128]
  4030c8:	cmp	x0, #0x7d
  4030cc:	mov	x0, #0x5c                  	// #92
  4030d0:	ccmp	x1, x0, #0x4, ls  // ls = plast
  4030d4:	b.eq	403104 <tigetstr@plt+0xa84>  // b.none
  4030d8:	bl	402480 <__ctype_b_loc@plt>
  4030dc:	ldr	x0, [x0]
  4030e0:	ldr	x1, [sp, #128]
  4030e4:	ldrh	w0, [x0, x1, lsl #1]
  4030e8:	tbz	w0, #14, 403104 <tigetstr@plt+0xa84>
  4030ec:	ldr	x2, [sp, #136]
  4030f0:	add	x28, x20, #0x4
  4030f4:	strb	w26, [x20, #1]
  4030f8:	add	x27, x2, #0x1
  4030fc:	strb	w1, [x20, #2]
  403100:	strb	w26, [x20, #3]
  403104:	mov	x0, x27
  403108:	mov	x20, x28
  40310c:	ldrb	w1, [x0]
  403110:	cbnz	w1, 402ff4 <tigetstr@plt+0x974>
  403114:	mov	x28, x20
  403118:	b	403014 <tigetstr@plt+0x994>
  40311c:	ldr	x1, [x21]
  403120:	bl	404fcc <tigetstr@plt+0x294c>
  403124:	tst	w0, #0xff
  403128:	b.eq	4031a0 <tigetstr@plt+0xb20>  // b.none
  40312c:	ldr	x0, [x21]
  403130:	ldr	x27, [x21, #984]
  403134:	ldr	x23, [x21, #992]
  403138:	bl	402160 <_nc_first_name@plt>
  40313c:	bl	4023c0 <_nc_set_type@plt>
  403140:	ldr	w0, [sp, #176]
  403144:	cbz	w0, 4031a8 <tigetstr@plt+0xb28>
  403148:	mov	x0, x21
  40314c:	bl	40a508 <tigetstr@plt+0x7e88>
  403150:	ldr	w3, [sp, #120]
  403154:	mov	w2, w24
  403158:	ldr	w1, [sp, #192]
  40315c:	mov	x0, x21
  403160:	add	x27, x21, #0x50
  403164:	mov	x4, #0x0                   	// #0
  403168:	mov	x23, #0x0                   	// #0
  40316c:	mov	x28, #0x18                  	// #24
  403170:	bl	4097fc <tigetstr@plt+0x717c>
  403174:	ldr	w0, [x21, #72]
  403178:	cmp	x0, x23
  40317c:	b.gt	40339c <tigetstr@plt+0xd1c>
  403180:	bl	40a140 <tigetstr@plt+0x7ac0>
  403184:	mov	w1, w0
  403188:	ldr	w0, [x20, #36]
  40318c:	cbz	w0, 4031a0 <tigetstr@plt+0xb20>
  403190:	cbnz	w24, 4031a0 <tigetstr@plt+0xb20>
  403194:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  403198:	add	x0, x0, #0xfc8
  40319c:	bl	4025f0 <printf@plt>
  4031a0:	ldr	x21, [x21, #1008]
  4031a4:	b	403438 <tigetstr@plt+0xdb8>
  4031a8:	ldr	x0, [x20, #8]
  4031ac:	sub	x23, x23, x27
  4031b0:	ldr	x1, [x21, #984]
  4031b4:	mov	w2, #0x0                   	// #0
  4031b8:	bl	4023e0 <fseek@plt>
  4031bc:	cmp	x23, #0x0
  4031c0:	b.le	403148 <tigetstr@plt+0xac8>
  4031c4:	ldr	x0, [x20, #8]
  4031c8:	bl	4022e0 <fgetc@plt>
  4031cc:	mov	w27, w0
  4031d0:	cmn	w0, #0x1
  4031d4:	b.eq	403148 <tigetstr@plt+0xac8>  // b.none
  4031d8:	ldr	x0, [x20, #8]
  4031dc:	bl	402670 <ferror@plt>
  4031e0:	cbnz	w0, 403148 <tigetstr@plt+0xac8>
  4031e4:	ldrb	w0, [x20, #48]
  4031e8:	cbz	w0, 4031f4 <tigetstr@plt+0xb74>
  4031ec:	mov	w0, w27
  4031f0:	b	403354 <tigetstr@plt+0xcd4>
  4031f4:	ldrb	w0, [x20, #64]
  4031f8:	cbz	w0, 403384 <tigetstr@plt+0xd04>
  4031fc:	ldp	x1, x0, [x20, #72]
  403200:	add	x0, x0, #0x1
  403204:	cmp	x0, x1
  403208:	b.cc	403250 <tigetstr@plt+0xbd0>  // b.lo, b.ul, b.last
  40320c:	ldr	x0, [x20, #88]
  403210:	add	x1, x1, #0x84
  403214:	str	x1, [x20, #72]
  403218:	bl	402230 <_nc_doalloc@plt>
  40321c:	str	x0, [x20, #88]
  403220:	cbnz	x0, 403230 <tigetstr@plt+0xbb0>
  403224:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  403228:	add	x0, x0, #0xf9d
  40322c:	b	402e08 <tigetstr@plt+0x788>
  403230:	ldr	x1, [x20, #72]
  403234:	ldr	x0, [x20, #96]
  403238:	bl	402230 <_nc_doalloc@plt>
  40323c:	str	x0, [x20, #96]
  403240:	cbnz	x0, 403250 <tigetstr@plt+0xbd0>
  403244:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  403248:	add	x0, x0, #0xfb3
  40324c:	b	402e08 <tigetstr@plt+0x788>
  403250:	ldp	x0, x28, [x20, #80]
  403254:	cmp	w27, #0x40
  403258:	ccmp	w27, #0xa, #0x4, ne  // ne = any
  40325c:	add	x1, x0, #0x1
  403260:	str	x1, [x20, #80]
  403264:	b.ne	403298 <tigetstr@plt+0xc18>  // b.any
  403268:	strb	wzr, [x28, x0]
  40326c:	mov	w0, #0x3c                  	// #60
  403270:	bl	402620 <putchar@plt>
  403274:	ldr	x0, [x25, #3896]
  403278:	ldr	x1, [x0]
  40327c:	ldr	x0, [x20, #88]
  403280:	bl	402190 <fputs@plt>
  403284:	mov	w0, w27
  403288:	bl	402620 <putchar@plt>
  40328c:	strb	wzr, [x20, #64]
  403290:	sub	x23, x23, #0x1
  403294:	b	4031bc <tigetstr@plt+0xb3c>
  403298:	cmp	w27, #0x3e
  40329c:	b.eq	4032a8 <tigetstr@plt+0xc28>  // b.none
  4032a0:	strb	w27, [x28, x0]
  4032a4:	b	403290 <tigetstr@plt+0xc10>
  4032a8:	ldr	x27, [x20, #96]
  4032ac:	strb	wzr, [x28, x0]
  4032b0:	mov	w1, #0x23                  	// #35
  4032b4:	mov	x0, x28
  4032b8:	strb	wzr, [x20, #64]
  4032bc:	strb	wzr, [x27]
  4032c0:	bl	4024f0 <strchr@plt>
  4032c4:	mov	x1, x0
  4032c8:	cbnz	x0, 403300 <tigetstr@plt+0xc80>
  4032cc:	mov	w1, #0x3d                  	// #61
  4032d0:	mov	x0, x28
  4032d4:	bl	4024f0 <strchr@plt>
  4032d8:	mov	x1, x0
  4032dc:	cbnz	x0, 403300 <tigetstr@plt+0xc80>
  4032e0:	mov	w1, #0x40                  	// #64
  4032e4:	mov	x0, x28
  4032e8:	bl	4024f0 <strchr@plt>
  4032ec:	mov	x1, x0
  4032f0:	cbz	x0, 403314 <tigetstr@plt+0xc94>
  4032f4:	ldrb	w0, [x0, #1]
  4032f8:	cmp	w0, #0x3e
  4032fc:	b.ne	403314 <tigetstr@plt+0xc94>  // b.any
  403300:	mov	x0, x27
  403304:	str	x1, [sp, #128]
  403308:	bl	402520 <strcpy@plt>
  40330c:	ldr	x1, [sp, #128]
  403310:	strb	wzr, [x1]
  403314:	mov	x0, x28
  403318:	bl	4081fc <tigetstr@plt+0x5b7c>
  40331c:	mov	x27, x0
  403320:	cbz	x0, 40335c <tigetstr@plt+0xcdc>
  403324:	mov	w0, #0x3a                  	// #58
  403328:	bl	402620 <putchar@plt>
  40332c:	ldr	x2, [x25, #3896]
  403330:	mov	x0, x27
  403334:	str	x2, [sp, #128]
  403338:	ldr	x1, [x2]
  40333c:	bl	402190 <fputs@plt>
  403340:	ldr	x2, [sp, #128]
  403344:	ldr	x0, [x20, #96]
  403348:	ldr	x1, [x2]
  40334c:	bl	402190 <fputs@plt>
  403350:	mov	w0, #0x3a                  	// #58
  403354:	bl	402620 <putchar@plt>
  403358:	b	403290 <tigetstr@plt+0xc10>
  40335c:	mov	w0, #0x3c                  	// #60
  403360:	bl	402620 <putchar@plt>
  403364:	ldr	x1, [x26]
  403368:	ldr	x0, [x20, #88]
  40336c:	bl	402190 <fputs@plt>
  403370:	ldr	x1, [x26]
  403374:	ldr	x0, [x20, #96]
  403378:	bl	402190 <fputs@plt>
  40337c:	mov	w0, #0x3e                  	// #62
  403380:	b	403354 <tigetstr@plt+0xcd4>
  403384:	str	xzr, [x20, #80]
  403388:	cmp	w27, #0x3c
  40338c:	b.ne	4031ec <tigetstr@plt+0xb6c>  // b.any
  403390:	mov	w0, #0x1                   	// #1
  403394:	strb	w0, [x20, #64]
  403398:	b	403290 <tigetstr@plt+0xc10>
  40339c:	mul	x0, x23, x28
  4033a0:	ldrb	w1, [x20, #33]
  4033a4:	add	x23, x23, #0x1
  4033a8:	eor	w1, w1, #0x1
  4033ac:	ldr	x0, [x27, x0]
  4033b0:	bl	40a0c0 <tigetstr@plt+0x7a40>
  4033b4:	b	403174 <tigetstr@plt+0xaf4>
  4033b8:	cbz	w23, 4033f4 <tigetstr@plt+0xd74>
  4033bc:	cbz	w21, 4033f4 <tigetstr@plt+0xd74>
  4033c0:	mov	w0, w20
  4033c4:	mov	w23, #0x1                   	// #1
  4033c8:	bl	402620 <putchar@plt>
  4033cc:	b	4033f4 <tigetstr@plt+0xd74>
  4033d0:	ldr	x1, [x19, #24]
  4033d4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4033d8:	add	x0, x0, #0xfef
  4033dc:	bl	402190 <fputs@plt>
  4033e0:	b	402ab4 <tigetstr@plt+0x434>
  4033e4:	mov	w21, #0x0                   	// #0
  4033e8:	cbz	w23, 4033f4 <tigetstr@plt+0xd74>
  4033ec:	cmp	w20, #0xa
  4033f0:	b.eq	4033c0 <tigetstr@plt+0xd40>  // b.none
  4033f4:	mov	w24, w20
  4033f8:	b	403478 <tigetstr@plt+0xdf8>
  4033fc:	ldr	w0, [sp, #164]
  403400:	cbnz	w0, 402cd4 <tigetstr@plt+0x654>
  403404:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  403408:	mov	w1, #0xffffffff            	// #-1
  40340c:	adrp	x25, 420000 <tigetstr@plt+0x1d980>
  403410:	add	x20, x19, #0x2e8
  403414:	ldr	x0, [x0, #3984]
  403418:	ldr	x26, [x25, #3896]
  40341c:	str	w1, [x0]
  403420:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  403424:	ldr	x0, [x0, #4016]
  403428:	str	w1, [x0]
  40342c:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  403430:	ldr	x0, [x0, #3864]
  403434:	ldr	x21, [x0]
  403438:	ldr	x0, [x20, #56]
  40343c:	cbnz	x21, 40311c <tigetstr@plt+0xa9c>
  403440:	cbnz	x0, 402d3c <tigetstr@plt+0x6bc>
  403444:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  403448:	ldr	x0, [x0, #3848]
  40344c:	ldr	x0, [x0]
  403450:	cbz	x0, 402d3c <tigetstr@plt+0x6bc>
  403454:	ldr	w1, [sp, #176]
  403458:	cbnz	w1, 402d3c <tigetstr@plt+0x6bc>
  40345c:	ldr	x1, [x0, #992]
  403460:	add	x25, x19, #0x2e8
  403464:	ldr	x0, [x20, #8]
  403468:	mov	w2, #0x0                   	// #0
  40346c:	mov	w23, #0x0                   	// #0
  403470:	mov	w24, #0x0                   	// #0
  403474:	bl	4023e0 <fseek@plt>
  403478:	ldr	x0, [x25, #8]
  40347c:	bl	4022e0 <fgetc@plt>
  403480:	mov	w20, w0
  403484:	cmn	w0, #0x1
  403488:	b.eq	402d3c <tigetstr@plt+0x6bc>  // b.none
  40348c:	cmp	w24, #0xa
  403490:	b.ne	4033b8 <tigetstr@plt+0xd38>  // b.any
  403494:	cmp	w20, #0x23
  403498:	b.ne	4033e4 <tigetstr@plt+0xd64>  // b.any
  40349c:	mov	w21, #0x1                   	// #1
  4034a0:	b	4033c0 <tigetstr@plt+0xd40>
  4034a4:	ldr	w0, [sp, #164]
  4034a8:	cbnz	w0, 402cd4 <tigetstr@plt+0x654>
  4034ac:	b	402f20 <tigetstr@plt+0x8a0>
  4034b0:	mov	x29, #0x0                   	// #0
  4034b4:	mov	x30, #0x0                   	// #0
  4034b8:	mov	x5, x0
  4034bc:	ldr	x1, [sp]
  4034c0:	add	x2, sp, #0x8
  4034c4:	mov	x6, sp
  4034c8:	movz	x0, #0x0, lsl #48
  4034cc:	movk	x0, #0x0, lsl #32
  4034d0:	movk	x0, #0x40, lsl #16
  4034d4:	movk	x0, #0x2690
  4034d8:	movz	x3, #0x0, lsl #48
  4034dc:	movk	x3, #0x0, lsl #32
  4034e0:	movk	x3, #0x40, lsl #16
  4034e4:	movk	x3, #0xa6e8
  4034e8:	movz	x4, #0x0, lsl #48
  4034ec:	movk	x4, #0x0, lsl #32
  4034f0:	movk	x4, #0x40, lsl #16
  4034f4:	movk	x4, #0xa768
  4034f8:	bl	4022c0 <__libc_start_main@plt>
  4034fc:	bl	4023f0 <abort@plt>
  403500:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  403504:	ldr	x0, [x0, #3936]
  403508:	cbz	x0, 403510 <tigetstr@plt+0xe90>
  40350c:	b	4023b0 <__gmon_start__@plt>
  403510:	ret
  403514:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  403518:	add	x1, x0, #0x2e0
  40351c:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  403520:	add	x0, x0, #0x2e0
  403524:	cmp	x1, x0
  403528:	b.eq	403554 <tigetstr@plt+0xed4>  // b.none
  40352c:	sub	sp, sp, #0x10
  403530:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  403534:	ldr	x1, [x1, #1960]
  403538:	str	x1, [sp, #8]
  40353c:	cbz	x1, 40354c <tigetstr@plt+0xecc>
  403540:	mov	x16, x1
  403544:	add	sp, sp, #0x10
  403548:	br	x16
  40354c:	add	sp, sp, #0x10
  403550:	ret
  403554:	ret
  403558:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  40355c:	add	x1, x0, #0x2e0
  403560:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  403564:	add	x0, x0, #0x2e0
  403568:	sub	x1, x1, x0
  40356c:	mov	x2, #0x2                   	// #2
  403570:	asr	x1, x1, #3
  403574:	sdiv	x1, x1, x2
  403578:	cbz	x1, 4035a4 <tigetstr@plt+0xf24>
  40357c:	sub	sp, sp, #0x10
  403580:	adrp	x2, 40a000 <tigetstr@plt+0x7980>
  403584:	ldr	x2, [x2, #1968]
  403588:	str	x2, [sp, #8]
  40358c:	cbz	x2, 40359c <tigetstr@plt+0xf1c>
  403590:	mov	x16, x2
  403594:	add	sp, sp, #0x10
  403598:	br	x16
  40359c:	add	sp, sp, #0x10
  4035a0:	ret
  4035a4:	ret
  4035a8:	stp	x29, x30, [sp, #-32]!
  4035ac:	mov	x29, sp
  4035b0:	str	x19, [sp, #16]
  4035b4:	adrp	x19, 421000 <tigetstr@plt+0x1e980>
  4035b8:	ldrb	w0, [x19, #736]
  4035bc:	cbnz	w0, 4035cc <tigetstr@plt+0xf4c>
  4035c0:	bl	403514 <tigetstr@plt+0xe94>
  4035c4:	mov	w0, #0x1                   	// #1
  4035c8:	strb	w0, [x19, #736]
  4035cc:	ldr	x19, [sp, #16]
  4035d0:	ldp	x29, x30, [sp], #32
  4035d4:	ret
  4035d8:	b	403558 <tigetstr@plt+0xed8>
  4035dc:	mov	w0, #0x0                   	// #0
  4035e0:	ret
  4035e4:	ldrb	w1, [x0]
  4035e8:	cmp	w1, #0x1b
  4035ec:	b.ne	403604 <tigetstr@plt+0xf84>  // b.any
  4035f0:	ldrb	w0, [x0, #1]
  4035f4:	cmp	w0, #0x5b
  4035f8:	cset	w0, eq  // eq = none
  4035fc:	lsl	w0, w0, #1
  403600:	ret
  403604:	cmp	w1, #0x9a
  403608:	cset	w0, eq  // eq = none
  40360c:	b	403600 <tigetstr@plt+0xf80>
  403610:	mov	x3, x1
  403614:	mov	w1, #0xffffffff            	// #-1
  403618:	mov	x2, x0
  40361c:	str	w1, [x3]
  403620:	cbz	x0, 403694 <tigetstr@plt+0x1014>
  403624:	stp	x29, x30, [sp, #-16]!
  403628:	mov	x29, sp
  40362c:	bl	4035e4 <tigetstr@plt+0xf64>
  403630:	cmp	w0, #0x0
  403634:	b.le	403678 <tigetstr@plt+0xff8>
  403638:	ldrb	w1, [x2, w0, sxtw]
  40363c:	cmp	w1, #0x3f
  403640:	b.ne	403678 <tigetstr@plt+0xff8>  // b.any
  403644:	add	w1, w0, #0x1
  403648:	ldrb	w1, [x2, w1, sxtw]
  40364c:	cmp	w1, #0x35
  403650:	b.ne	403678 <tigetstr@plt+0xff8>  // b.any
  403654:	add	w0, w0, #0x2
  403658:	sxtw	x1, w0
  40365c:	ldrb	w0, [x2, w0, sxtw]
  403660:	cmp	w0, #0x68
  403664:	b.ne	403684 <tigetstr@plt+0x1004>  // b.any
  403668:	mov	w0, #0x1                   	// #1
  40366c:	str	w0, [x3]
  403670:	add	x0, x1, #0x1
  403674:	add	x2, x2, x0
  403678:	mov	x0, x2
  40367c:	ldp	x29, x30, [sp], #16
  403680:	ret
  403684:	cmp	w0, #0x6c
  403688:	b.ne	403670 <tigetstr@plt+0xff0>  // b.any
  40368c:	str	wzr, [x3]
  403690:	b	403670 <tigetstr@plt+0xff0>
  403694:	ret
  403698:	cmp	w0, #0x1
  40369c:	b.eq	4036c4 <tigetstr@plt+0x1044>  // b.none
  4036a0:	cmp	w0, #0x2
  4036a4:	b.eq	4036d0 <tigetstr@plt+0x1050>  // b.none
  4036a8:	cmp	w0, #0x0
  4036ac:	adrp	x2, 40a000 <tigetstr@plt+0x7980>
  4036b0:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  4036b4:	add	x2, x2, #0x7c7
  4036b8:	add	x0, x1, #0x7bf
  4036bc:	csel	x0, x0, x2, ne  // ne = any
  4036c0:	ret
  4036c4:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  4036c8:	add	x0, x0, #0x7b8
  4036cc:	b	4036c0 <tigetstr@plt+0x1040>
  4036d0:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4036d4:	add	x0, x0, #0xd32
  4036d8:	b	4036c0 <tigetstr@plt+0x1040>
  4036dc:	stp	x29, x30, [sp, #-48]!
  4036e0:	mov	x29, sp
  4036e4:	stp	x19, x20, [sp, #16]
  4036e8:	mov	x19, x0
  4036ec:	mov	x20, x1
  4036f0:	str	x21, [sp, #32]
  4036f4:	mov	x21, x2
  4036f8:	str	xzr, [x1]
  4036fc:	cbz	x2, 403704 <tigetstr@plt+0x1084>
  403700:	str	wzr, [x2]
  403704:	bl	402480 <__ctype_b_loc@plt>
  403708:	ldr	x3, [x0]
  40370c:	mov	x0, x19
  403710:	fmov	d1, #1.000000000000000000e+01
  403714:	ldrb	w2, [x0]
  403718:	ldrb	w1, [x0]
  40371c:	ldrh	w2, [x3, x2, lsl #1]
  403720:	tbnz	w2, #11, 403784 <tigetstr@plt+0x1104>
  403724:	cmp	w1, #0x2e
  403728:	b.ne	403748 <tigetstr@plt+0x10c8>  // b.any
  40372c:	add	x0, x0, #0x1
  403730:	mov	w2, #0x1                   	// #1
  403734:	mov	w5, #0xa                   	// #10
  403738:	ldrb	w4, [x0]
  40373c:	ldrb	w1, [x0]
  403740:	ldrh	w4, [x3, x4, lsl #1]
  403744:	tbnz	w4, #11, 4037a0 <tigetstr@plt+0x1120>
  403748:	mov	w2, #0x0                   	// #0
  40374c:	mov	w3, #0x2f                  	// #47
  403750:	mov	w4, #0x1                   	// #1
  403754:	ldrb	w1, [x0]
  403758:	cmp	w1, #0x2a
  40375c:	ccmp	w1, w3, #0x4, ne  // ne = any
  403760:	b.ne	403770 <tigetstr@plt+0x10f0>  // b.any
  403764:	cbnz	x21, 4037c4 <tigetstr@plt+0x1144>
  403768:	cmp	w1, #0x2f
  40376c:	b.ne	4037c4 <tigetstr@plt+0x1144>  // b.any
  403770:	cbnz	w2, 4037e0 <tigetstr@plt+0x1160>
  403774:	ldp	x19, x20, [sp, #16]
  403778:	ldr	x21, [sp, #32]
  40377c:	ldp	x29, x30, [sp], #48
  403780:	ret
  403784:	sub	w1, w1, #0x30
  403788:	ldr	d2, [x20]
  40378c:	add	x0, x0, #0x1
  403790:	scvtf	d0, w1
  403794:	fmadd	d0, d2, d1, d0
  403798:	str	d0, [x20]
  40379c:	b	403714 <tigetstr@plt+0x1094>
  4037a0:	mul	w2, w2, w5
  4037a4:	sub	w1, w1, #0x30
  4037a8:	ldr	d1, [x20]
  4037ac:	add	x0, x0, #0x1
  4037b0:	sdiv	w1, w1, w2
  4037b4:	scvtf	d0, w1
  4037b8:	fadd	d0, d1, d0
  4037bc:	str	d0, [x20]
  4037c0:	b	403738 <tigetstr@plt+0x10b8>
  4037c4:	add	x0, x0, #0x1
  4037c8:	cmp	w1, #0x2a
  4037cc:	b.eq	4037d8 <tigetstr@plt+0x1158>  // b.none
  4037d0:	str	w4, [x21]
  4037d4:	b	403754 <tigetstr@plt+0x10d4>
  4037d8:	mov	w2, #0x1                   	// #1
  4037dc:	b	403754 <tigetstr@plt+0x10d4>
  4037e0:	ldr	d0, [x20]
  4037e4:	fneg	d0, d0
  4037e8:	str	d0, [x20]
  4037ec:	b	403774 <tigetstr@plt+0x10f4>
  4037f0:	stp	x29, x30, [sp, #-64]!
  4037f4:	mov	x29, sp
  4037f8:	stp	x19, x20, [sp, #16]
  4037fc:	mov	x20, x1
  403800:	mov	x19, x0
  403804:	stp	x21, x22, [sp, #32]
  403808:	add	x22, sp, #0x3c
  40380c:	str	xzr, [x1]
  403810:	ldrb	w0, [x19]
  403814:	cbnz	w0, 40382c <tigetstr@plt+0x11ac>
  403818:	mov	x0, x19
  40381c:	ldp	x19, x20, [sp, #16]
  403820:	ldp	x21, x22, [sp, #32]
  403824:	ldp	x29, x30, [sp], #64
  403828:	ret
  40382c:	cmp	w0, #0x5c
  403830:	b.ne	403838 <tigetstr@plt+0x11b8>  // b.any
  403834:	add	x19, x19, #0x1
  403838:	ldrb	w0, [x19]
  40383c:	cmp	w0, #0x24
  403840:	b.ne	403890 <tigetstr@plt+0x1210>  // b.any
  403844:	ldrb	w0, [x19, #1]
  403848:	cmp	w0, #0x3c
  40384c:	b.ne	403890 <tigetstr@plt+0x1210>  // b.any
  403850:	ldrb	w21, [x19, #2]
  403854:	cmp	w21, #0x2e
  403858:	b.eq	403870 <tigetstr@plt+0x11f0>  // b.none
  40385c:	bl	402480 <__ctype_b_loc@plt>
  403860:	ubfiz	x21, x21, #1, #8
  403864:	ldr	x0, [x0]
  403868:	ldrh	w0, [x0, x21]
  40386c:	tbz	w0, #11, 403890 <tigetstr@plt+0x1210>
  403870:	mov	x1, x20
  403874:	add	x0, x19, #0x2
  403878:	mov	x2, x22
  40387c:	bl	4036dc <tigetstr@plt+0x105c>
  403880:	ldrb	w1, [x0]
  403884:	cmp	w1, #0x3e
  403888:	csel	x19, x19, x0, ne  // ne = any
  40388c:	b	403810 <tigetstr@plt+0x1190>
  403890:	add	x19, x19, #0x1
  403894:	b	403810 <tigetstr@plt+0x1190>
  403898:	stp	x29, x30, [sp, #-32]!
  40389c:	mov	x29, sp
  4038a0:	stp	x19, x20, [sp, #16]
  4038a4:	mov	x19, x0
  4038a8:	ldrb	w20, [x19]
  4038ac:	cmp	w20, #0x2f
  4038b0:	b.eq	4038d8 <tigetstr@plt+0x1258>  // b.none
  4038b4:	bl	402480 <__ctype_b_loc@plt>
  4038b8:	ubfiz	x20, x20, #1, #8
  4038bc:	ldr	x0, [x0]
  4038c0:	ldrh	w0, [x0, x20]
  4038c4:	tbnz	w0, #11, 4038d8 <tigetstr@plt+0x1258>
  4038c8:	mov	x0, x19
  4038cc:	ldp	x19, x20, [sp, #16]
  4038d0:	ldp	x29, x30, [sp], #32
  4038d4:	ret
  4038d8:	add	x19, x19, #0x1
  4038dc:	b	4038a8 <tigetstr@plt+0x1228>
  4038e0:	stp	x29, x30, [sp, #-80]!
  4038e4:	cmp	w2, #0x10
  4038e8:	mov	x29, sp
  4038ec:	stp	x19, x20, [sp, #16]
  4038f0:	stp	x21, x22, [sp, #32]
  4038f4:	stp	x23, x24, [sp, #48]
  4038f8:	mov	x24, x0
  4038fc:	str	x25, [sp, #64]
  403900:	mov	x25, x1
  403904:	b.gt	403930 <tigetstr@plt+0x12b0>
  403908:	mov	w19, w2
  40390c:	cmp	w2, #0x7
  403910:	b.gt	403934 <tigetstr@plt+0x12b4>
  403914:	mov	w0, #0x0                   	// #0
  403918:	ldp	x19, x20, [sp, #16]
  40391c:	ldp	x21, x22, [sp, #32]
  403920:	ldp	x23, x24, [sp, #48]
  403924:	ldr	x25, [sp, #64]
  403928:	ldp	x29, x30, [sp], #80
  40392c:	ret
  403930:	mov	w19, #0x10                  	// #16
  403934:	mov	x20, #0x0                   	// #0
  403938:	mov	w23, #0x0                   	// #0
  40393c:	mov	x1, x20
  403940:	mov	x0, x24
  403944:	bl	4022a0 <tparm@plt>
  403948:	bl	402370 <strdup@plt>
  40394c:	mov	x22, x0
  403950:	mov	x1, x20
  403954:	mov	x0, x25
  403958:	bl	4022a0 <tparm@plt>
  40395c:	add	x20, x20, #0x1
  403960:	bl	402370 <strdup@plt>
  403964:	mov	x1, x0
  403968:	mov	x21, x0
  40396c:	mov	x0, x22
  403970:	bl	402470 <strcmp@plt>
  403974:	cmp	w0, #0x0
  403978:	cinc	w23, w23, eq  // eq = none
  40397c:	mov	x0, x22
  403980:	bl	4024b0 <free@plt>
  403984:	mov	x0, x21
  403988:	bl	4024b0 <free@plt>
  40398c:	cmp	w19, w20
  403990:	b.gt	40393c <tigetstr@plt+0x12bc>
  403994:	cmp	w23, w19
  403998:	cset	w0, eq  // eq = none
  40399c:	b	403918 <tigetstr@plt+0x1298>
  4039a0:	sub	sp, sp, #0x1c0
  4039a4:	stp	x29, x30, [sp, #16]
  4039a8:	add	x29, sp, #0x10
  4039ac:	str	x27, [sp, #96]
  4039b0:	sxtw	x27, w2
  4039b4:	stp	x19, x20, [sp, #32]
  4039b8:	mov	x19, x1
  4039bc:	mov	x20, #0x8                   	// #8
  4039c0:	stp	x21, x22, [sp, #48]
  4039c4:	add	x21, sp, #0x161
  4039c8:	mov	x22, x27
  4039cc:	stp	x23, x24, [sp, #64]
  4039d0:	adrp	x24, 40a000 <tigetstr@plt+0x7980>
  4039d4:	mov	x23, x0
  4039d8:	add	x24, x24, #0x7cf
  4039dc:	stp	x25, x26, [sp, #80]
  4039e0:	add	x26, sp, #0xc0
  4039e4:	add	x25, sp, #0x110
  4039e8:	strb	wzr, [sp, #352]
  4039ec:	mov	w2, w22
  4039f0:	mov	x1, x24
  4039f4:	mov	x0, x21
  4039f8:	str	x27, [x20, x26]
  4039fc:	bl	4021e0 <sprintf@plt>
  403a00:	str	x21, [x20, x25]
  403a04:	mov	x0, x21
  403a08:	add	x20, x20, #0x8
  403a0c:	bl	402170 <strlen@plt>
  403a10:	add	x0, x0, #0x1
  403a14:	add	x21, x21, x0
  403a18:	cmp	x20, #0x50
  403a1c:	b.ne	4039ec <tigetstr@plt+0x136c>  // b.any
  403a20:	mov	x0, x23
  403a24:	bl	40a61c <tigetstr@plt+0x7f9c>
  403a28:	cmp	w0, #0x1
  403a2c:	b.eq	403afc <tigetstr@plt+0x147c>  // b.none
  403a30:	cmp	w0, #0x2
  403a34:	b.eq	403b30 <tigetstr@plt+0x14b0>  // b.none
  403a38:	add	x2, sp, #0x74
  403a3c:	add	x1, sp, #0x78
  403a40:	mov	x0, x19
  403a44:	bl	402320 <_nc_tparm_analyze@plt>
  403a48:	ldr	x0, [sp, #120]
  403a4c:	ldp	x1, x2, [sp, #200]
  403a50:	cmp	x0, #0x0
  403a54:	ldr	x0, [sp, #280]
  403a58:	ldr	x3, [sp, #216]
  403a5c:	csel	x1, x0, x1, ne  // ne = any
  403a60:	ldr	x0, [sp, #128]
  403a64:	ldp	x4, x5, [sp, #304]
  403a68:	cmp	x0, #0x0
  403a6c:	ldr	x0, [sp, #288]
  403a70:	ldp	x6, x7, [sp, #320]
  403a74:	csel	x2, x0, x2, ne  // ne = any
  403a78:	ldr	x0, [sp, #136]
  403a7c:	ldp	x8, x9, [sp, #256]
  403a80:	cmp	x0, #0x0
  403a84:	ldr	x0, [sp, #296]
  403a88:	csel	x3, x0, x3, ne  // ne = any
  403a8c:	ldr	x0, [sp, #144]
  403a90:	cmp	x0, #0x0
  403a94:	ldr	x0, [sp, #224]
  403a98:	csel	x4, x4, x0, ne  // ne = any
  403a9c:	ldr	x0, [sp, #152]
  403aa0:	cmp	x0, #0x0
  403aa4:	ldr	x0, [sp, #232]
  403aa8:	csel	x5, x5, x0, ne  // ne = any
  403aac:	ldr	x0, [sp, #160]
  403ab0:	cmp	x0, #0x0
  403ab4:	ldr	x0, [sp, #240]
  403ab8:	csel	x6, x6, x0, ne  // ne = any
  403abc:	ldr	x0, [sp, #168]
  403ac0:	cmp	x0, #0x0
  403ac4:	ldr	x0, [sp, #248]
  403ac8:	csel	x7, x7, x0, ne  // ne = any
  403acc:	ldr	x0, [sp, #176]
  403ad0:	cmp	x0, #0x0
  403ad4:	ldr	x0, [sp, #336]
  403ad8:	csel	x0, x0, x8, ne  // ne = any
  403adc:	ldr	x8, [sp, #184]
  403ae0:	cmp	x8, #0x0
  403ae4:	ldr	x8, [sp, #344]
  403ae8:	csel	x8, x8, x9, ne  // ne = any
  403aec:	stp	x0, x8, [sp]
  403af0:	mov	x0, x19
  403af4:	bl	4022a0 <tparm@plt>
  403af8:	b	403b0c <tigetstr@plt+0x148c>
  403afc:	ldr	x1, [sp, #200]
  403b00:	mov	x0, x19
  403b04:	ldr	x2, [sp, #288]
  403b08:	bl	4022a0 <tparm@plt>
  403b0c:	bl	402370 <strdup@plt>
  403b10:	ldp	x29, x30, [sp, #16]
  403b14:	ldp	x19, x20, [sp, #32]
  403b18:	ldp	x21, x22, [sp, #48]
  403b1c:	ldp	x23, x24, [sp, #64]
  403b20:	ldp	x25, x26, [sp, #80]
  403b24:	ldr	x27, [sp, #96]
  403b28:	add	sp, sp, #0x1c0
  403b2c:	ret
  403b30:	ldp	x2, x3, [sp, #288]
  403b34:	mov	x0, x19
  403b38:	ldr	x1, [sp, #200]
  403b3c:	bl	4022a0 <tparm@plt>
  403b40:	b	403b0c <tigetstr@plt+0x148c>
  403b44:	stp	x29, x30, [sp, #-112]!
  403b48:	mov	x29, sp
  403b4c:	stp	x19, x20, [sp, #16]
  403b50:	mov	x19, x0
  403b54:	mov	x20, #0x0                   	// #0
  403b58:	stp	x21, x22, [sp, #32]
  403b5c:	adrp	x22, 40a000 <tigetstr@plt+0x7980>
  403b60:	add	x22, x22, #0x7d5
  403b64:	stp	x27, x28, [sp, #80]
  403b68:	add	x27, sp, #0x68
  403b6c:	stp	x23, x24, [sp, #48]
  403b70:	mov	w23, #0x0                   	// #0
  403b74:	stp	x25, x26, [sp, #64]
  403b78:	mov	x21, #0x0                   	// #0
  403b7c:	strb	wzr, [x20, x27]
  403b80:	cmp	w21, w20
  403b84:	b.lt	403bc8 <tigetstr@plt+0x1548>  // b.tstop
  403b88:	add	x20, x20, #0x1
  403b8c:	cmp	x20, #0x4
  403b90:	b.ne	403b78 <tigetstr@plt+0x14f8>  // b.any
  403b94:	cbnz	w23, 403bac <tigetstr@plt+0x152c>
  403b98:	ldr	x24, [x19, #8]
  403b9c:	mov	x0, x24
  403ba0:	bl	4035e4 <tigetstr@plt+0xf64>
  403ba4:	sxtw	x28, w0
  403ba8:	cbnz	w0, 403ce0 <tigetstr@plt+0x1660>
  403bac:	ldp	x19, x20, [sp, #16]
  403bb0:	ldp	x21, x22, [sp, #32]
  403bb4:	ldp	x23, x24, [sp, #48]
  403bb8:	ldp	x25, x26, [sp, #64]
  403bbc:	ldp	x27, x28, [sp, #80]
  403bc0:	ldp	x29, x30, [sp], #112
  403bc4:	ret
  403bc8:	ldr	x0, [x19, x20, lsl #3]
  403bcc:	ldr	x24, [x19, x21, lsl #3]
  403bd0:	mov	x1, x24
  403bd4:	bl	402470 <strcmp@plt>
  403bd8:	cbnz	w0, 403bfc <tigetstr@plt+0x157c>
  403bdc:	mov	w2, #0x0                   	// #0
  403be0:	mov	w23, #0x1                   	// #1
  403be4:	mov	w1, #0x1                   	// #1
  403be8:	mov	x0, x24
  403bec:	bl	402410 <_nc_tic_expand@plt>
  403bf0:	mov	x1, x0
  403bf4:	mov	x0, x22
  403bf8:	bl	4024e0 <_nc_warning@plt>
  403bfc:	add	x21, x21, #0x1
  403c00:	b	403b80 <tigetstr@plt+0x1500>
  403c04:	add	x20, x20, #0x1
  403c08:	ldrb	w21, [x24, x20]
  403c0c:	cbz	w21, 403bac <tigetstr@plt+0x152c>
  403c10:	bl	402480 <__ctype_b_loc@plt>
  403c14:	ldr	x0, [x0]
  403c18:	ubfiz	x1, x21, #1, #8
  403c1c:	ldrh	w0, [x0, x1]
  403c20:	tbnz	w0, #11, 403c04 <tigetstr@plt+0x1584>
  403c24:	cmp	w21, #0x41
  403c28:	b.ne	403bac <tigetstr@plt+0x152c>  // b.any
  403c2c:	ldr	x0, [x19]
  403c30:	mov	w21, #0x1                   	// #1
  403c34:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  403c38:	add	x1, x1, #0x59
  403c3c:	strb	w21, [sp, #105]
  403c40:	bl	402470 <strcmp@plt>
  403c44:	cbnz	w0, 403c4c <tigetstr@plt+0x15cc>
  403c48:	strb	w21, [sp, #104]
  403c4c:	ldr	x0, [x19, #16]
  403c50:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  403c54:	add	x1, x1, #0x7f1
  403c58:	bl	402470 <strcmp@plt>
  403c5c:	cbnz	w0, 403c68 <tigetstr@plt+0x15e8>
  403c60:	mov	w0, #0x1                   	// #1
  403c64:	strb	w0, [sp, #106]
  403c68:	adrp	x25, 40a000 <tigetstr@plt+0x7980>
  403c6c:	adrp	x26, 40a000 <tigetstr@plt+0x7980>
  403c70:	add	x25, x25, #0x838
  403c74:	add	x26, x26, #0x83d
  403c78:	mov	x21, #0x0                   	// #0
  403c7c:	ldrb	w0, [x27, x21]
  403c80:	cbnz	w0, 403cd0 <tigetstr@plt+0x1650>
  403c84:	ldr	x22, [x19, x21, lsl #3]
  403c88:	mov	x0, x22
  403c8c:	bl	402170 <strlen@plt>
  403c90:	mov	x23, x0
  403c94:	cmp	x0, #0x1
  403c98:	b.eq	403cd0 <tigetstr@plt+0x1650>  // b.none
  403c9c:	mov	x2, x28
  403ca0:	mov	x1, x24
  403ca4:	mov	x0, x22
  403ca8:	bl	402450 <memcmp@plt>
  403cac:	cbz	w0, 403ce8 <tigetstr@plt+0x1668>
  403cb0:	mov	w2, #0x0                   	// #0
  403cb4:	mov	w1, #0x1                   	// #1
  403cb8:	mov	x0, x22
  403cbc:	bl	402410 <_nc_tic_expand@plt>
  403cc0:	mov	x1, x0
  403cc4:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  403cc8:	add	x0, x0, #0x7f3
  403ccc:	bl	4024e0 <_nc_warning@plt>
  403cd0:	add	x21, x21, #0x1
  403cd4:	cmp	x21, #0x4
  403cd8:	b.ne	403c7c <tigetstr@plt+0x15fc>  // b.any
  403cdc:	b	403bac <tigetstr@plt+0x152c>
  403ce0:	mov	x20, x28
  403ce4:	b	403c08 <tigetstr@plt+0x1588>
  403ce8:	cmp	x23, x20
  403cec:	b.cs	403d18 <tigetstr@plt+0x1698>  // b.hs, b.nlast
  403cf0:	mov	x0, x22
  403cf4:	mov	w2, #0x0                   	// #0
  403cf8:	mov	w1, #0x1                   	// #1
  403cfc:	bl	402410 <_nc_tic_expand@plt>
  403d00:	add	w2, w20, #0x1
  403d04:	mov	x1, x0
  403d08:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  403d0c:	add	x0, x0, #0x80f
  403d10:	bl	4024e0 <_nc_warning@plt>
  403d14:	b	403cd0 <tigetstr@plt+0x1650>
  403d18:	ldrb	w23, [x21, x25]
  403d1c:	ldrb	w0, [x22, x20]
  403d20:	cmp	w0, w23
  403d24:	b.eq	403cd0 <tigetstr@plt+0x1650>  // b.none
  403d28:	mov	x0, x22
  403d2c:	mov	w2, #0x0                   	// #0
  403d30:	mov	w1, #0x1                   	// #1
  403d34:	bl	402410 <_nc_tic_expand@plt>
  403d38:	ldr	x1, [x19, x21, lsl #3]
  403d3c:	mov	w2, w23
  403d40:	ldrb	w3, [x1, x20]
  403d44:	mov	x1, x0
  403d48:	mov	x0, x26
  403d4c:	bl	4024e0 <_nc_warning@plt>
  403d50:	b	403cd0 <tigetstr@plt+0x1650>
  403d54:	stp	x29, x30, [sp, #-32]!
  403d58:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  403d5c:	add	x1, x1, #0x86f
  403d60:	mov	x29, sp
  403d64:	str	x19, [sp, #16]
  403d68:	mov	x19, x0
  403d6c:	bl	402570 <strstr@plt>
  403d70:	cbnz	x0, 403d98 <tigetstr@plt+0x1718>
  403d74:	mov	x0, x19
  403d78:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  403d7c:	add	x1, x1, #0x875
  403d80:	bl	402570 <strstr@plt>
  403d84:	cmp	x0, #0x0
  403d88:	cset	w0, ne  // ne = any
  403d8c:	ldr	x19, [sp, #16]
  403d90:	ldp	x29, x30, [sp], #32
  403d94:	ret
  403d98:	mov	w0, #0x1                   	// #1
  403d9c:	b	403d8c <tigetstr@plt+0x170c>
  403da0:	stp	x29, x30, [sp, #-96]!
  403da4:	mov	x29, sp
  403da8:	stp	x19, x20, [sp, #16]
  403dac:	mov	x20, x2
  403db0:	mov	x19, x1
  403db4:	stp	x21, x22, [sp, #32]
  403db8:	mov	w22, w0
  403dbc:	mov	w21, #0x0                   	// #0
  403dc0:	stp	x23, x24, [sp, #48]
  403dc4:	mov	x23, x1
  403dc8:	mov	x24, x2
  403dcc:	stp	x25, x26, [sp, #64]
  403dd0:	mov	w25, #0x3b                  	// #59
  403dd4:	mov	w26, #0x1                   	// #1
  403dd8:	str	x27, [sp, #80]
  403ddc:	mov	w27, #0x2                   	// #2
  403de0:	ldrb	w0, [x20]
  403de4:	cbnz	w0, 403ee8 <tigetstr@plt+0x1868>
  403de8:	mov	w1, #0x0                   	// #0
  403dec:	mov	w2, #0x1                   	// #1
  403df0:	ldrb	w0, [x19]
  403df4:	cmp	w0, #0x24
  403df8:	b.eq	403f54 <tigetstr@plt+0x18d4>  // b.none
  403dfc:	cmp	w0, #0x3c
  403e00:	b.eq	403f64 <tigetstr@plt+0x18e4>  // b.none
  403e04:	cbnz	w0, 403f74 <tigetstr@plt+0x18f4>
  403e08:	cbnz	w22, 403fa0 <tigetstr@plt+0x1920>
  403e0c:	ldrb	w0, [x19]
  403e10:	cmp	w0, #0x0
  403e14:	cset	w0, eq  // eq = none
  403e18:	ldp	x19, x20, [sp, #16]
  403e1c:	ldp	x21, x22, [sp, #32]
  403e20:	ldp	x23, x24, [sp, #48]
  403e24:	ldp	x25, x26, [sp, #64]
  403e28:	ldr	x27, [sp, #80]
  403e2c:	ldp	x29, x30, [sp], #96
  403e30:	ret
  403e34:	cbnz	w0, 403ecc <tigetstr@plt+0x184c>
  403e38:	cmn	w22, #0x1
  403e3c:	b.eq	403e6c <tigetstr@plt+0x17ec>  // b.none
  403e40:	cmp	w1, #0x24
  403e44:	b.ne	403e74 <tigetstr@plt+0x17f4>  // b.any
  403e48:	ldrb	w0, [x20, #1]
  403e4c:	cmp	w0, #0x3c
  403e50:	b.ne	403e74 <tigetstr@plt+0x17f4>  // b.any
  403e54:	mov	x0, x20
  403e58:	bl	4023d0 <_nc_visbuf@plt>
  403e5c:	mov	x1, x0
  403e60:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  403e64:	add	x0, x0, #0x87b
  403e68:	bl	4024e0 <_nc_warning@plt>
  403e6c:	mov	w0, #0x0                   	// #0
  403e70:	b	403e18 <tigetstr@plt+0x1798>
  403e74:	mov	x1, x23
  403e78:	mov	w0, #0x1                   	// #1
  403e7c:	bl	402660 <_nc_visbuf2@plt>
  403e80:	mov	x19, x0
  403e84:	mov	x1, x24
  403e88:	mov	w0, #0x2                   	// #2
  403e8c:	bl	402660 <_nc_visbuf2@plt>
  403e90:	mov	x21, x0
  403e94:	mov	x1, x20
  403e98:	mov	w0, #0x3                   	// #3
  403e9c:	bl	402660 <_nc_visbuf2@plt>
  403ea0:	mov	x4, x0
  403ea4:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403ea8:	add	x0, x0, #0x10c
  403eac:	mov	w1, #0xb                   	// #11
  403eb0:	mov	x3, x21
  403eb4:	mov	x2, x19
  403eb8:	smaddl	x1, w22, w1, x0
  403ebc:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  403ec0:	add	x0, x0, #0x891
  403ec4:	bl	4024e0 <_nc_warning@plt>
  403ec8:	b	403e6c <tigetstr@plt+0x17ec>
  403ecc:	cbz	w21, 403f18 <tigetstr@plt+0x1898>
  403ed0:	mov	x0, x19
  403ed4:	bl	403898 <tigetstr@plt+0x1218>
  403ed8:	mov	x19, x0
  403edc:	mov	x0, x20
  403ee0:	bl	403898 <tigetstr@plt+0x1218>
  403ee4:	mov	x20, x0
  403ee8:	ldrb	w0, [x19]
  403eec:	ldrb	w1, [x20]
  403ef0:	cmp	w0, w1
  403ef4:	b.ne	403e34 <tigetstr@plt+0x17b4>  // b.any
  403ef8:	cmp	w0, #0x24
  403efc:	b.eq	403f3c <tigetstr@plt+0x18bc>  // b.none
  403f00:	cmp	w0, #0x3c
  403f04:	b.eq	403f48 <tigetstr@plt+0x18c8>  // b.none
  403f08:	mov	w21, #0x0                   	// #0
  403f0c:	add	x19, x19, #0x1
  403f10:	add	x20, x20, #0x1
  403f14:	b	403de0 <tigetstr@plt+0x1760>
  403f18:	cmp	w1, #0x30
  403f1c:	ccmp	w1, w25, #0x4, ne  // ne = any
  403f20:	b.ne	403f34 <tigetstr@plt+0x18b4>  // b.any
  403f24:	cmp	w0, #0x6d
  403f28:	b.ne	403f34 <tigetstr@plt+0x18b4>  // b.any
  403f2c:	add	x20, x20, #0x1
  403f30:	b	403ee8 <tigetstr@plt+0x1868>
  403f34:	add	x19, x19, #0x1
  403f38:	b	403ee8 <tigetstr@plt+0x1868>
  403f3c:	cmp	w21, #0x0
  403f40:	csel	w21, w21, w26, ne  // ne = any
  403f44:	b	403f0c <tigetstr@plt+0x188c>
  403f48:	cmp	w21, #0x1
  403f4c:	csel	w21, w21, w27, ne  // ne = any
  403f50:	b	403f0c <tigetstr@plt+0x188c>
  403f54:	cmp	w1, #0x0
  403f58:	csel	w1, w1, w2, ne  // ne = any
  403f5c:	add	x19, x19, #0x1
  403f60:	b	403df0 <tigetstr@plt+0x1770>
  403f64:	cmp	w1, #0x1
  403f68:	b.ne	403f98 <tigetstr@plt+0x1918>  // b.any
  403f6c:	mov	w1, #0x2                   	// #2
  403f70:	b	403f5c <tigetstr@plt+0x18dc>
  403f74:	cbz	w1, 403e08 <tigetstr@plt+0x1788>
  403f78:	mov	x0, x19
  403f7c:	bl	403898 <tigetstr@plt+0x1218>
  403f80:	mov	x19, x0
  403f84:	ldrb	w0, [x0]
  403f88:	cmp	w0, #0x3e
  403f8c:	b.ne	403e08 <tigetstr@plt+0x1788>  // b.any
  403f90:	add	x19, x19, #0x1
  403f94:	b	403e08 <tigetstr@plt+0x1788>
  403f98:	cbnz	w1, 403f5c <tigetstr@plt+0x18dc>
  403f9c:	b	403e08 <tigetstr@plt+0x1788>
  403fa0:	mov	w0, #0x1                   	// #1
  403fa4:	b	403e18 <tigetstr@plt+0x1798>
  403fa8:	stp	x29, x30, [sp, #-16]!
  403fac:	mov	x29, sp
  403fb0:	bl	4021c0 <perror@plt>
  403fb4:	mov	w0, #0x1                   	// #1
  403fb8:	bl	4021a0 <exit@plt>
  403fbc:	stp	x29, x30, [sp, #-32]!
  403fc0:	mov	x29, sp
  403fc4:	stp	x19, x20, [sp, #16]
  403fc8:	mov	x19, x0
  403fcc:	bl	402480 <__ctype_b_loc@plt>
  403fd0:	ldr	x20, [x0]
  403fd4:	ldrb	w1, [x19]
  403fd8:	ldrb	w0, [x19]
  403fdc:	ldrh	w1, [x20, x1, lsl #1]
  403fe0:	tbnz	w1, #13, 404004 <tigetstr@plt+0x1984>
  403fe4:	cbz	w0, 40403c <tigetstr@plt+0x19bc>
  403fe8:	mov	x0, x19
  403fec:	bl	402370 <strdup@plt>
  403ff0:	mov	x19, x0
  403ff4:	cbnz	x0, 40400c <tigetstr@plt+0x198c>
  403ff8:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  403ffc:	add	x0, x0, #0x8c2
  404000:	bl	403fa8 <tigetstr@plt+0x1928>
  404004:	add	x19, x19, #0x1
  404008:	b	403fd4 <tigetstr@plt+0x1954>
  40400c:	bl	402170 <strlen@plt>
  404010:	subs	x0, x0, #0x1
  404014:	b.eq	404024 <tigetstr@plt+0x19a4>  // b.none
  404018:	ldrb	w1, [x19, x0]
  40401c:	ldrh	w1, [x20, x1, lsl #1]
  404020:	tbnz	w1, #13, 404034 <tigetstr@plt+0x19b4>
  404024:	mov	x0, x19
  404028:	ldp	x19, x20, [sp, #16]
  40402c:	ldp	x29, x30, [sp], #32
  404030:	ret
  404034:	strb	wzr, [x19, x0]
  404038:	b	404010 <tigetstr@plt+0x1990>
  40403c:	mov	x19, #0x0                   	// #0
  404040:	b	404024 <tigetstr@plt+0x19a4>
  404044:	stp	x29, x30, [sp, #-176]!
  404048:	mov	x29, sp
  40404c:	stp	x19, x20, [sp, #16]
  404050:	add	x20, sp, #0x30
  404054:	stp	x21, x22, [sp, #32]
  404058:	bl	402370 <strdup@plt>
  40405c:	mov	x1, x20
  404060:	mov	x19, x0
  404064:	bl	40a780 <tigetstr@plt+0x8100>
  404068:	tbnz	w0, #31, 4040b0 <tigetstr@plt+0x1a30>
  40406c:	ldr	w0, [sp, #64]
  404070:	and	w0, w0, #0xf000
  404074:	cmp	w0, #0x4, lsl #12
  404078:	b.eq	40408c <tigetstr@plt+0x1a0c>  // b.none
  40407c:	mov	x0, x19
  404080:	mov	x19, #0x0                   	// #0
  404084:	bl	4024b0 <free@plt>
  404088:	b	40409c <tigetstr@plt+0x1a1c>
  40408c:	mov	x0, x19
  404090:	mov	w1, #0x7                   	// #7
  404094:	bl	402420 <access@plt>
  404098:	cbnz	w0, 40407c <tigetstr@plt+0x19fc>
  40409c:	mov	x0, x19
  4040a0:	ldp	x19, x20, [sp, #16]
  4040a4:	ldp	x21, x22, [sp, #32]
  4040a8:	ldp	x29, x30, [sp], #176
  4040ac:	ret
  4040b0:	mov	x0, x19
  4040b4:	bl	402180 <_nc_pathlast@plt>
  4040b8:	cbz	w0, 40407c <tigetstr@plt+0x19fc>
  4040bc:	ldrb	w22, [x19, w0, uxtw]
  4040c0:	add	x21, x19, w0, uxtw
  4040c4:	strb	wzr, [x19, w0, uxtw]
  4040c8:	mov	x1, x20
  4040cc:	mov	x0, x19
  4040d0:	bl	40a780 <tigetstr@plt+0x8100>
  4040d4:	tbnz	w0, #31, 40407c <tigetstr@plt+0x19fc>
  4040d8:	ldr	w0, [sp, #64]
  4040dc:	and	w0, w0, #0xf000
  4040e0:	cmp	w0, #0x4, lsl #12
  4040e4:	b.ne	40407c <tigetstr@plt+0x19fc>  // b.any
  4040e8:	mov	x0, x19
  4040ec:	mov	w1, #0x7                   	// #7
  4040f0:	bl	402420 <access@plt>
  4040f4:	cbnz	w0, 40407c <tigetstr@plt+0x19fc>
  4040f8:	strb	w22, [x21]
  4040fc:	b	40409c <tigetstr@plt+0x1a1c>
  404100:	stp	x29, x30, [sp, #-32]!
  404104:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  404108:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  40410c:	mov	x29, sp
  404110:	stp	x19, x20, [sp, #16]
  404114:	adrp	x20, 420000 <tigetstr@plt+0x1d980>
  404118:	adrp	x19, 40c000 <tigetstr@plt+0x9980>
  40411c:	ldr	x20, [x20, #3856]
  404120:	add	x19, x19, #0x10c
  404124:	ldr	x0, [x0, #3968]
  404128:	add	x3, x19, #0x79
  40412c:	add	x1, x1, #0x8c9
  404130:	ldr	x2, [x0]
  404134:	ldr	x0, [x20]
  404138:	bl	402640 <fprintf@plt>
  40413c:	ldr	x1, [x20]
  404140:	add	x0, x19, #0xcf
  404144:	bl	402190 <fputs@plt>
  404148:	mov	w0, #0x1                   	// #1
  40414c:	bl	4021a0 <exit@plt>
  404150:	stp	x29, x30, [sp, #-32]!
  404154:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  404158:	add	x1, x1, #0x8d7
  40415c:	mov	x29, sp
  404160:	stp	x19, x20, [sp, #16]
  404164:	mov	x19, x0
  404168:	bl	402520 <strcpy@plt>
  40416c:	mov	w0, #0x3f                  	// #63
  404170:	bl	4025e0 <umask@plt>
  404174:	mov	w20, w0
  404178:	mov	x0, x19
  40417c:	bl	402550 <mkstemp@plt>
  404180:	tbnz	w0, #31, 4041ac <tigetstr@plt+0x1b2c>
  404184:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  404188:	add	x1, x1, #0x8e3
  40418c:	bl	402310 <fdopen@plt>
  404190:	mov	x19, x0
  404194:	mov	w0, w20
  404198:	bl	4025e0 <umask@plt>
  40419c:	mov	x0, x19
  4041a0:	ldp	x19, x20, [sp, #16]
  4041a4:	ldp	x29, x30, [sp], #32
  4041a8:	ret
  4041ac:	mov	x19, #0x0                   	// #0
  4041b0:	b	404194 <tigetstr@plt+0x1b14>
  4041b4:	mov	x12, #0x1040                	// #4160
  4041b8:	sub	sp, sp, x12
  4041bc:	stp	x29, x30, [sp]
  4041c0:	mov	x29, sp
  4041c4:	stp	x19, x20, [sp, #16]
  4041c8:	mov	x19, x0
  4041cc:	stp	x21, x22, [sp, #32]
  4041d0:	str	x23, [sp, #48]
  4041d4:	mov	x23, x1
  4041d8:	cbnz	x2, 4041f0 <tigetstr@plt+0x1b70>
  4041dc:	add	x20, sp, #0x40
  4041e0:	cbnz	x19, 4041f8 <tigetstr@plt+0x1b78>
  4041e4:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  4041e8:	add	x0, x0, #0x8e5
  4041ec:	bl	403fa8 <tigetstr@plt+0x1928>
  4041f0:	mov	x20, x2
  4041f4:	b	4041e0 <tigetstr@plt+0x1b60>
  4041f8:	mov	x0, x20
  4041fc:	bl	404150 <tigetstr@plt+0x1ad0>
  404200:	mov	x21, x0
  404204:	cbnz	x0, 404214 <tigetstr@plt+0x1b94>
  404208:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  40420c:	add	x0, x0, #0x8f9
  404210:	b	4041ec <tigetstr@plt+0x1b6c>
  404214:	mov	x0, x19
  404218:	bl	402500 <clearerr@plt>
  40421c:	mov	x0, x19
  404220:	bl	4022e0 <fgetc@plt>
  404224:	mov	w22, w0
  404228:	mov	x0, x19
  40422c:	bl	402430 <feof@plt>
  404230:	cbnz	w0, 40428c <tigetstr@plt+0x1c0c>
  404234:	mov	x0, x19
  404238:	bl	402670 <ferror@plt>
  40423c:	cbz	w0, 404248 <tigetstr@plt+0x1bc8>
  404240:	mov	x0, x23
  404244:	b	4041ec <tigetstr@plt+0x1b6c>
  404248:	cbnz	w22, 40427c <tigetstr@plt+0x1bfc>
  40424c:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  404250:	mov	x3, x23
  404254:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  404258:	add	x1, x1, #0x90d
  40425c:	ldr	x0, [x0, #3968]
  404260:	ldr	x2, [x0]
  404264:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  404268:	ldr	x0, [x0, #3856]
  40426c:	ldr	x0, [x0]
  404270:	bl	402640 <fprintf@plt>
  404274:	mov	w0, #0x1                   	// #1
  404278:	bl	4021a0 <exit@plt>
  40427c:	mov	x1, x21
  404280:	mov	w0, w22
  404284:	bl	402200 <fputc@plt>
  404288:	b	40421c <tigetstr@plt+0x1b9c>
  40428c:	mov	x0, x19
  404290:	bl	402260 <fclose@plt>
  404294:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  404298:	add	x1, x1, #0x928
  40429c:	mov	x0, x20
  4042a0:	bl	402280 <fopen@plt>
  4042a4:	mov	x19, x0
  4042a8:	mov	x0, x21
  4042ac:	bl	402260 <fclose@plt>
  4042b0:	mov	x0, x20
  4042b4:	bl	402370 <strdup@plt>
  4042b8:	adrp	x1, 421000 <tigetstr@plt+0x1e980>
  4042bc:	mov	x12, #0x1040                	// #4160
  4042c0:	ldp	x29, x30, [sp]
  4042c4:	str	x0, [x1, #744]
  4042c8:	mov	x0, x19
  4042cc:	ldp	x19, x20, [sp, #16]
  4042d0:	ldp	x21, x22, [sp, #32]
  4042d4:	ldr	x23, [sp, #48]
  4042d8:	add	sp, sp, x12
  4042dc:	ret
  4042e0:	stp	x29, x30, [sp, #-48]!
  4042e4:	mov	x29, sp
  4042e8:	stp	x19, x20, [sp, #16]
  4042ec:	mov	x19, x0
  4042f0:	mov	x20, x1
  4042f4:	ldr	x0, [x0]
  4042f8:	ldr	x0, [x0, #64]
  4042fc:	str	x21, [sp, #32]
  404300:	sub	x0, x0, #0x1
  404304:	cmn	x0, #0x3
  404308:	b.hi	404318 <tigetstr@plt+0x1c98>  // b.pmore
  40430c:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404310:	add	x0, x0, #0x92b
  404314:	bl	4024e0 <_nc_warning@plt>
  404318:	ldr	x0, [x19]
  40431c:	ldr	x0, [x0, #80]
  404320:	sub	x0, x0, #0x1
  404324:	cmn	x0, #0x3
  404328:	b.hi	40433c <tigetstr@plt+0x1cbc>  // b.pmore
  40432c:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404330:	mov	x1, x20
  404334:	add	x0, x0, #0x94d
  404338:	bl	4024e0 <_nc_warning@plt>
  40433c:	ldr	x0, [x19]
  404340:	ldr	x0, [x0, #96]
  404344:	sub	x0, x0, #0x1
  404348:	cmn	x0, #0x3
  40434c:	b.hi	404360 <tigetstr@plt+0x1ce0>  // b.pmore
  404350:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404354:	mov	x1, x20
  404358:	add	x0, x0, #0x96f
  40435c:	bl	4024e0 <_nc_warning@plt>
  404360:	ldr	x0, [x19]
  404364:	ldr	x0, [x0, #120]
  404368:	sub	x0, x0, #0x1
  40436c:	cmn	x0, #0x3
  404370:	b.hi	404384 <tigetstr@plt+0x1d04>  // b.pmore
  404374:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404378:	mov	x1, x20
  40437c:	add	x0, x0, #0x98e
  404380:	bl	4024e0 <_nc_warning@plt>
  404384:	ldr	x0, [x19]
  404388:	ldr	x0, [x0, #144]
  40438c:	sub	x0, x0, #0x1
  404390:	cmn	x0, #0x3
  404394:	b.hi	4043a8 <tigetstr@plt+0x1d28>  // b.pmore
  404398:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  40439c:	mov	x1, x20
  4043a0:	add	x0, x0, #0x9b4
  4043a4:	bl	4024e0 <_nc_warning@plt>
  4043a8:	ldr	x0, [x19]
  4043ac:	ldr	x0, [x0, #1016]
  4043b0:	sub	x0, x0, #0x1
  4043b4:	cmn	x0, #0x3
  4043b8:	b.hi	4043fc <tigetstr@plt+0x1d7c>  // b.pmore
  4043bc:	adrp	x21, 40a000 <tigetstr@plt+0x7980>
  4043c0:	add	x21, x21, #0x9d4
  4043c4:	mov	x0, x21
  4043c8:	mov	x1, x20
  4043cc:	bl	4024e0 <_nc_warning@plt>
  4043d0:	ldr	x0, [x19]
  4043d4:	ldr	x0, [x0, #1016]
  4043d8:	sub	x0, x0, #0x1
  4043dc:	cmn	x0, #0x3
  4043e0:	b.hi	4043fc <tigetstr@plt+0x1d7c>  // b.pmore
  4043e4:	mov	x1, x20
  4043e8:	mov	x0, x21
  4043ec:	ldp	x19, x20, [sp, #16]
  4043f0:	ldr	x21, [sp, #32]
  4043f4:	ldp	x29, x30, [sp], #48
  4043f8:	b	4024e0 <_nc_warning@plt>
  4043fc:	ldp	x19, x20, [sp, #16]
  404400:	ldr	x21, [sp, #32]
  404404:	ldp	x29, x30, [sp], #48
  404408:	ret
  40440c:	stp	x29, x30, [sp, #-32]!
  404410:	mov	x29, sp
  404414:	str	x19, [sp, #16]
  404418:	mov	x19, x0
  40441c:	sub	x0, x0, #0x1
  404420:	cmn	x0, #0x3
  404424:	b.hi	404460 <tigetstr@plt+0x1de0>  // b.pmore
  404428:	ldrb	w0, [x19]
  40442c:	cmp	w0, #0x1b
  404430:	b.ne	404460 <tigetstr@plt+0x1de0>  // b.any
  404434:	ldrb	w0, [x19, #1]
  404438:	cmp	w0, #0x4f
  40443c:	b.ne	404460 <tigetstr@plt+0x1de0>  // b.any
  404440:	add	x0, x19, #0x2
  404444:	bl	402170 <strlen@plt>
  404448:	cmp	x0, #0x1
  40444c:	b.ne	404460 <tigetstr@plt+0x1de0>  // b.any
  404450:	ldrb	w0, [x19, #2]
  404454:	ldr	x19, [sp, #16]
  404458:	ldp	x29, x30, [sp], #32
  40445c:	ret
  404460:	mov	w0, #0x0                   	// #0
  404464:	b	404454 <tigetstr@plt+0x1dd4>
  404468:	stp	x29, x30, [sp, #-32]!
  40446c:	mov	x29, sp
  404470:	str	x19, [sp, #16]
  404474:	bl	40440c <tigetstr@plt+0x1d8c>
  404478:	ands	w1, w0, #0xff
  40447c:	b.eq	4044a8 <tigetstr@plt+0x1e28>  // b.none
  404480:	adrp	x19, 40a000 <tigetstr@plt+0x7980>
  404484:	add	x19, x19, #0x9f3
  404488:	mov	x0, x19
  40448c:	bl	4024f0 <strchr@plt>
  404490:	sub	x19, x0, x19
  404494:	cmp	x0, #0x0
  404498:	csinv	x0, x19, xzr, ne  // ne = any
  40449c:	ldr	x19, [sp, #16]
  4044a0:	ldp	x29, x30, [sp], #32
  4044a4:	ret
  4044a8:	mov	x0, #0xffffffffffffffff    	// #-1
  4044ac:	b	40449c <tigetstr@plt+0x1e1c>
  4044b0:	stp	x29, x30, [sp, #-48]!
  4044b4:	mov	x29, sp
  4044b8:	stp	x19, x20, [sp, #16]
  4044bc:	adrp	x20, 420000 <tigetstr@plt+0x1d980>
  4044c0:	mov	x19, x0
  4044c4:	ldr	x20, [x20, #3856]
  4044c8:	ldr	w0, [x0]
  4044cc:	str	x21, [sp, #32]
  4044d0:	cmp	w0, #0x0
  4044d4:	ldr	x21, [x20]
  4044d8:	b.le	404514 <tigetstr@plt+0x1e94>
  4044dc:	bl	402390 <keyname@plt>
  4044e0:	mov	x2, x0
  4044e4:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  4044e8:	mov	x0, x21
  4044ec:	add	x1, x1, #0x118
  4044f0:	bl	402640 <fprintf@plt>
  4044f4:	ldr	x0, [x20]
  4044f8:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  4044fc:	ldr	x2, [x19, #8]
  404500:	add	x1, x1, #0xa06
  404504:	ldp	x19, x20, [sp, #16]
  404508:	ldr	x21, [sp, #32]
  40450c:	ldp	x29, x30, [sp], #48
  404510:	b	402640 <fprintf@plt>
  404514:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  404518:	mov	x0, x21
  40451c:	add	x1, x1, #0xa19
  404520:	ldr	x2, [x19, #8]
  404524:	b	404504 <tigetstr@plt+0x1e84>
  404528:	stp	x29, x30, [sp, #-32]!
  40452c:	mov	x29, sp
  404530:	stp	x19, x20, [sp, #16]
  404534:	mov	w20, w1
  404538:	mov	x19, x0
  40453c:	ldrb	w1, [x0]
  404540:	cmp	w1, #0x6b
  404544:	b.ne	404590 <tigetstr@plt+0x1f10>  // b.any
  404548:	mov	w0, #0x0                   	// #0
  40454c:	bl	402580 <_nc_get_hash_table@plt>
  404550:	mov	x1, x0
  404554:	mov	x0, x19
  404558:	bl	4025b0 <_nc_find_entry@plt>
  40455c:	cbnz	x0, 4045a4 <tigetstr@plt+0x1f24>
  404560:	ldrb	w0, [x19]
  404564:	cmp	w0, #0x6b
  404568:	b.eq	404598 <tigetstr@plt+0x1f18>  // b.none
  40456c:	mov	w0, w20
  404570:	bl	403698 <tigetstr@plt+0x1018>
  404574:	mov	x2, x19
  404578:	mov	x1, x0
  40457c:	ldp	x19, x20, [sp, #16]
  404580:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404584:	ldp	x29, x30, [sp], #32
  404588:	add	x0, x0, #0xa50
  40458c:	b	4024e0 <_nc_warning@plt>
  404590:	bl	402490 <_nc_find_user_entry@plt>
  404594:	cbz	x0, 404548 <tigetstr@plt+0x1ec8>
  404598:	ldp	x19, x20, [sp, #16]
  40459c:	ldp	x29, x30, [sp], #32
  4045a0:	ret
  4045a4:	ldr	w3, [x0, #8]
  4045a8:	tbnz	w3, #31, 404560 <tigetstr@plt+0x1ee0>
  4045ac:	mov	w0, w20
  4045b0:	bl	403698 <tigetstr@plt+0x1018>
  4045b4:	mov	x4, x0
  4045b8:	mov	w0, w3
  4045bc:	bl	403698 <tigetstr@plt+0x1018>
  4045c0:	mov	x3, x0
  4045c4:	mov	x1, x19
  4045c8:	mov	x2, x4
  4045cc:	ldp	x19, x20, [sp, #16]
  4045d0:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  4045d4:	ldp	x29, x30, [sp], #32
  4045d8:	add	x0, x0, #0xa2a
  4045dc:	b	4024e0 <_nc_warning@plt>
  4045e0:	sub	sp, sp, #0x230
  4045e4:	stp	x29, x30, [sp]
  4045e8:	mov	x29, sp
  4045ec:	ldr	x1, [x0]
  4045f0:	stp	x19, x20, [sp, #16]
  4045f4:	mov	x19, x0
  4045f8:	stp	x21, x22, [sp, #32]
  4045fc:	ldr	x0, [x1, #1240]
  404600:	sub	x0, x0, #0x1
  404604:	cmn	x0, #0x3
  404608:	b.hi	404628 <tigetstr@plt+0x1fa8>  // b.pmore
  40460c:	ldr	x0, [x1, #200]
  404610:	sub	x0, x0, #0x1
  404614:	cmn	x0, #0x3
  404618:	b.ls	404628 <tigetstr@plt+0x1fa8>  // b.plast
  40461c:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404620:	add	x0, x0, #0xa7a
  404624:	bl	4024e0 <_nc_warning@plt>
  404628:	ldr	x1, [x19]
  40462c:	ldr	x0, [x1, #1240]
  404630:	sub	x0, x0, #0x1
  404634:	cmn	x0, #0x3
  404638:	b.hi	404658 <tigetstr@plt+0x1fd8>  // b.pmore
  40463c:	ldr	x0, [x1, #304]
  404640:	sub	x0, x0, #0x1
  404644:	cmn	x0, #0x3
  404648:	b.ls	404658 <tigetstr@plt+0x1fd8>  // b.plast
  40464c:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404650:	add	x0, x0, #0xaa0
  404654:	bl	4024e0 <_nc_warning@plt>
  404658:	ldr	x22, [x19]
  40465c:	ldr	x20, [x22, #200]
  404660:	sub	x0, x20, #0x1
  404664:	cmn	x0, #0x3
  404668:	b.hi	4047f0 <tigetstr@plt+0x2170>  // b.pmore
  40466c:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404670:	mov	x1, x20
  404674:	add	x0, x0, #0xac5
  404678:	bl	402470 <strcmp@plt>
  40467c:	cbz	w0, 4047f8 <tigetstr@plt+0x2178>
  404680:	mov	x1, x20
  404684:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404688:	add	x0, x0, #0xac9
  40468c:	bl	402470 <strcmp@plt>
  404690:	cmp	w0, #0x0
  404694:	cset	w20, eq  // eq = none
  404698:	ldr	x21, [x22, #304]
  40469c:	sub	x0, x21, #0x1
  4046a0:	cmn	x0, #0x3
  4046a4:	b.hi	404800 <tigetstr@plt+0x2180>  // b.pmore
  4046a8:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  4046ac:	mov	x1, x21
  4046b0:	add	x0, x0, #0xacb
  4046b4:	bl	402470 <strcmp@plt>
  4046b8:	cbz	w0, 404808 <tigetstr@plt+0x2188>
  4046bc:	mov	x1, x21
  4046c0:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  4046c4:	add	x0, x0, #0xacf
  4046c8:	bl	402470 <strcmp@plt>
  4046cc:	cmp	w0, #0x0
  4046d0:	cset	w21, eq  // eq = none
  4046d4:	ldr	x1, [x22, #1240]
  4046d8:	sub	x0, x1, #0x1
  4046dc:	cmn	x0, #0x3
  4046e0:	b.hi	404810 <tigetstr@plt+0x2190>  // b.pmore
  4046e4:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  4046e8:	add	x0, x0, #0xad1
  4046ec:	bl	402470 <strcmp@plt>
  4046f0:	cmp	w0, #0x0
  4046f4:	cset	w22, eq  // eq = none
  4046f8:	lsl	w22, w22, #1
  4046fc:	cmp	w21, #0x0
  404700:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  404704:	b.eq	40471c <tigetstr@plt+0x209c>  // b.none
  404708:	cmp	w21, w20
  40470c:	b.eq	40471c <tigetstr@plt+0x209c>  // b.none
  404710:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404714:	add	x0, x0, #0xad8
  404718:	bl	4024e0 <_nc_warning@plt>
  40471c:	cmp	w21, #0x2
  404720:	ccmp	w20, #0x2, #0x0, eq  // eq = none
  404724:	b.ne	404818 <tigetstr@plt+0x2198>  // b.any
  404728:	cbz	w22, 404738 <tigetstr@plt+0x20b8>
  40472c:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404730:	add	x0, x0, #0xaf5
  404734:	bl	4024e0 <_nc_warning@plt>
  404738:	ldr	x0, [x19]
  40473c:	ldr	x19, [x0, #1168]
  404740:	sub	x0, x19, #0x1
  404744:	cmn	x0, #0x3
  404748:	b.hi	4047dc <tigetstr@plt+0x215c>  // b.pmore
  40474c:	add	x20, sp, #0x30
  404750:	mov	x2, #0x100                 	// #256
  404754:	mov	x0, x20
  404758:	mov	w1, #0x0                   	// #0
  40475c:	bl	402300 <memset@plt>
  404760:	ldrb	w0, [x19]
  404764:	cbz	w0, 40477c <tigetstr@plt+0x20fc>
  404768:	ldrb	w1, [x19, #1]
  40476c:	cbnz	w1, 404834 <tigetstr@plt+0x21b4>
  404770:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404774:	add	x0, x0, #0xb3c
  404778:	bl	4024e0 <_nc_warning@plt>
  40477c:	ldrb	w0, [sp, #121]
  404780:	cbz	w0, 404798 <tigetstr@plt+0x2118>
  404784:	ldrb	w0, [sp, #153]
  404788:	cbnz	w0, 404798 <tigetstr@plt+0x2118>
  40478c:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404790:	add	x0, x0, #0xb5e
  404794:	bl	4024e0 <_nc_warning@plt>
  404798:	add	x0, sp, #0x130
  40479c:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  4047a0:	mov	x19, x0
  4047a4:	add	x3, x1, #0xa6e
  4047a8:	ldrb	w2, [x3]
  4047ac:	cbnz	w2, 404840 <tigetstr@plt+0x21c0>
  4047b0:	strb	wzr, [x0]
  4047b4:	ldrb	w0, [sp, #304]
  4047b8:	cbz	w0, 4047dc <tigetstr@plt+0x215c>
  4047bc:	add	x1, x1, #0xa6e
  4047c0:	mov	x0, x19
  4047c4:	bl	402470 <strcmp@plt>
  4047c8:	cbz	w0, 4047dc <tigetstr@plt+0x215c>
  4047cc:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  4047d0:	mov	x1, x19
  4047d4:	add	x0, x0, #0xb8d
  4047d8:	bl	4024e0 <_nc_warning@plt>
  4047dc:	ldp	x29, x30, [sp]
  4047e0:	ldp	x19, x20, [sp, #16]
  4047e4:	ldp	x21, x22, [sp, #32]
  4047e8:	add	sp, sp, #0x230
  4047ec:	ret
  4047f0:	mov	w20, #0x0                   	// #0
  4047f4:	b	404698 <tigetstr@plt+0x2018>
  4047f8:	mov	w20, #0x2                   	// #2
  4047fc:	b	404698 <tigetstr@plt+0x2018>
  404800:	mov	w21, #0x0                   	// #0
  404804:	b	4046d4 <tigetstr@plt+0x2054>
  404808:	mov	w21, #0x2                   	// #2
  40480c:	b	4046d4 <tigetstr@plt+0x2054>
  404810:	mov	w22, #0x0                   	// #0
  404814:	b	4046fc <tigetstr@plt+0x207c>
  404818:	cmp	w21, #0x1
  40481c:	ccmp	w20, #0x1, #0x0, eq  // eq = none
  404820:	b.ne	404738 <tigetstr@plt+0x20b8>  // b.any
  404824:	cbnz	w22, 404738 <tigetstr@plt+0x20b8>
  404828:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  40482c:	add	x0, x0, #0xb16
  404830:	b	404734 <tigetstr@plt+0x20b4>
  404834:	add	x19, x19, #0x2
  404838:	strb	w1, [x20, w0, sxtw]
  40483c:	b	404760 <tigetstr@plt+0x20e0>
  404840:	ldrb	w4, [x20, w2, sxtw]
  404844:	cbnz	w4, 40484c <tigetstr@plt+0x21cc>
  404848:	strb	w2, [x0], #1
  40484c:	add	x3, x3, #0x1
  404850:	b	4047a8 <tigetstr@plt+0x2128>
  404854:	sub	sp, sp, #0x50
  404858:	cmp	w2, #0x7
  40485c:	cset	x7, eq  // eq = none
  404860:	cmp	w2, #0x6
  404864:	cset	x6, eq  // eq = none
  404868:	cmp	w2, #0x5
  40486c:	stp	x29, x30, [sp, #16]
  404870:	add	x29, sp, #0x10
  404874:	cset	x5, eq  // eq = none
  404878:	cmp	w2, #0x4
  40487c:	stp	x23, x24, [sp, #64]
  404880:	adrp	x24, 420000 <tigetstr@plt+0x1d980>
  404884:	mov	x23, x1
  404888:	ldr	x1, [x24, #3992]
  40488c:	stp	x21, x22, [sp, #48]
  404890:	mov	x21, x4
  404894:	cset	x4, eq  // eq = none
  404898:	cmp	w2, #0x3
  40489c:	mov	x22, x3
  4048a0:	cset	x3, eq  // eq = none
  4048a4:	cmp	w2, #0x2
  4048a8:	stp	x19, x20, [sp, #32]
  4048ac:	mov	w19, w2
  4048b0:	cset	x2, eq  // eq = none
  4048b4:	cmp	w19, #0x1
  4048b8:	str	wzr, [x1]
  4048bc:	cset	x1, eq  // eq = none
  4048c0:	cmp	w19, #0x9
  4048c4:	cset	x8, eq  // eq = none
  4048c8:	cmp	w19, #0x8
  4048cc:	str	x8, [sp, #8]
  4048d0:	cset	x8, eq  // eq = none
  4048d4:	str	x8, [sp]
  4048d8:	ldr	x0, [x0, #1048]
  4048dc:	bl	4022a0 <tparm@plt>
  4048e0:	mov	x20, x0
  4048e4:	sub	x1, x22, #0x1
  4048e8:	cmn	x1, #0x3
  4048ec:	cbz	x0, 4049a8 <tigetstr@plt+0x2328>
  4048f0:	b.hi	404984 <tigetstr@plt+0x2304>  // b.pmore
  4048f4:	mov	x1, x0
  4048f8:	mov	x2, x22
  4048fc:	mov	w0, w19
  404900:	bl	403da0 <tigetstr@plt+0x1720>
  404904:	tst	w0, #0xff
  404908:	b.ne	40494c <tigetstr@plt+0x22cc>  // b.any
  40490c:	mov	x1, x22
  404910:	mov	w0, #0x1                   	// #1
  404914:	bl	402660 <_nc_visbuf2@plt>
  404918:	mov	x22, x0
  40491c:	mov	x1, x20
  404920:	mov	w0, #0x2                   	// #2
  404924:	bl	402660 <_nc_visbuf2@plt>
  404928:	mov	x6, x0
  40492c:	mov	w5, w19
  404930:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404934:	mov	x4, x22
  404938:	mov	x3, x21
  40493c:	mov	w2, w19
  404940:	mov	x1, x21
  404944:	add	x0, x0, #0xbbb
  404948:	bl	4024e0 <_nc_warning@plt>
  40494c:	ldr	x0, [x24, #3992]
  404950:	ldr	w0, [x0]
  404954:	cbz	w0, 404968 <tigetstr@plt+0x22e8>
  404958:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  40495c:	mov	w1, w19
  404960:	add	x0, x0, #0xc22
  404964:	bl	4024e0 <_nc_warning@plt>
  404968:	mov	x0, x20
  40496c:	ldp	x29, x30, [sp, #16]
  404970:	ldp	x19, x20, [sp, #32]
  404974:	ldp	x21, x22, [sp, #48]
  404978:	ldp	x23, x24, [sp, #64]
  40497c:	add	sp, sp, #0x50
  404980:	ret
  404984:	mov	x1, x23
  404988:	bl	402540 <_nc_capcmp@plt>
  40498c:	cbz	w0, 40494c <tigetstr@plt+0x22cc>
  404990:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404994:	mov	x2, x21
  404998:	mov	w1, w19
  40499c:	add	x0, x0, #0xbe6
  4049a0:	bl	4024e0 <_nc_warning@plt>
  4049a4:	b	40494c <tigetstr@plt+0x22cc>
  4049a8:	b.hi	40494c <tigetstr@plt+0x22cc>  // b.pmore
  4049ac:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  4049b0:	mov	x2, x21
  4049b4:	mov	w1, w19
  4049b8:	add	x0, x0, #0xc02
  4049bc:	b	4049a0 <tigetstr@plt+0x2320>
  4049c0:	stp	x29, x30, [sp, #-48]!
  4049c4:	mov	x29, sp
  4049c8:	stp	x19, x20, [sp, #16]
  4049cc:	mov	x19, x1
  4049d0:	str	x21, [sp, #32]
  4049d4:	mov	x21, x0
  4049d8:	sub	x0, x1, #0x1
  4049dc:	cmn	x0, #0x3
  4049e0:	b.hi	404a38 <tigetstr@plt+0x23b8>  // b.pmore
  4049e4:	mov	x1, x2
  4049e8:	cbz	x2, 404a38 <tigetstr@plt+0x23b8>
  4049ec:	mov	x20, x3
  4049f0:	mov	x2, x19
  4049f4:	mov	w0, #0xffffffff            	// #-1
  4049f8:	bl	403da0 <tigetstr@plt+0x1720>
  4049fc:	tst	w0, #0xff
  404a00:	b.eq	404a20 <tigetstr@plt+0x23a0>  // b.none
  404a04:	mov	x1, x21
  404a08:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404a0c:	ldp	x19, x20, [sp, #16]
  404a10:	add	x0, x0, #0xc40
  404a14:	ldr	x21, [sp, #32]
  404a18:	ldp	x29, x30, [sp], #48
  404a1c:	b	4024e0 <_nc_warning@plt>
  404a20:	mov	x2, x19
  404a24:	mov	x1, x20
  404a28:	mov	w0, #0xffffffff            	// #-1
  404a2c:	bl	403da0 <tigetstr@plt+0x1720>
  404a30:	tst	w0, #0xff
  404a34:	b.ne	404a04 <tigetstr@plt+0x2384>  // b.any
  404a38:	ldp	x19, x20, [sp, #16]
  404a3c:	ldr	x21, [sp, #32]
  404a40:	ldp	x29, x30, [sp], #48
  404a44:	ret
  404a48:	stp	x29, x30, [sp, #-96]!
  404a4c:	mov	x29, sp
  404a50:	stp	x19, x20, [sp, #16]
  404a54:	stp	x21, x22, [sp, #32]
  404a58:	stp	x23, x24, [sp, #48]
  404a5c:	mov	x24, x0
  404a60:	sub	x0, x3, #0x1
  404a64:	stp	x25, x26, [sp, #64]
  404a68:	cmn	x0, #0x3
  404a6c:	stp	x27, x28, [sp, #80]
  404a70:	b.hi	404b0c <tigetstr@plt+0x248c>  // b.pmore
  404a74:	cmp	w1, #0x0
  404a78:	sub	w23, w1, #0x1
  404a7c:	mov	w0, #0x1                   	// #1
  404a80:	mov	w20, w1
  404a84:	mov	w1, #0x0                   	// #0
  404a88:	lsl	w23, w0, w23
  404a8c:	mov	x25, x2
  404a90:	csel	w23, w23, wzr, ne  // ne = any
  404a94:	mov	x19, x3
  404a98:	mov	x0, x3
  404a9c:	mov	w2, #0x0                   	// #0
  404aa0:	bl	402220 <tgoto@plt>
  404aa4:	sub	x1, x0, #0x1
  404aa8:	mov	x22, x0
  404aac:	cmn	x1, #0x3
  404ab0:	b.hi	404b0c <tigetstr@plt+0x248c>  // b.pmore
  404ab4:	bl	4035e4 <tigetstr@plt+0xf64>
  404ab8:	cbz	w0, 404b0c <tigetstr@plt+0x248c>
  404abc:	add	x21, x22, w0, sxtw
  404ac0:	ldrb	w26, [x21], #1
  404ac4:	cbnz	w26, 404ae0 <tigetstr@plt+0x2460>
  404ac8:	ldr	x0, [x24, #32]
  404acc:	ldr	x1, [x0, #2872]
  404ad0:	cmp	x19, x1
  404ad4:	b.ne	404b28 <tigetstr@plt+0x24a8>  // b.any
  404ad8:	mov	w28, #0x1                   	// #1
  404adc:	b	404b4c <tigetstr@plt+0x24cc>
  404ae0:	bl	402480 <__ctype_b_loc@plt>
  404ae4:	ldr	x0, [x0]
  404ae8:	ubfiz	x1, x26, #1, #8
  404aec:	ldrh	w0, [x0, x1]
  404af0:	tbnz	w0, #11, 404ac0 <tigetstr@plt+0x2440>
  404af4:	cmp	w26, #0x3b
  404af8:	b.eq	404ac0 <tigetstr@plt+0x2440>  // b.none
  404afc:	cmp	w26, #0x6d
  404b00:	b.ne	404b0c <tigetstr@plt+0x248c>  // b.any
  404b04:	ldrb	w0, [x21]
  404b08:	cbz	w0, 404ac0 <tigetstr@plt+0x2440>
  404b0c:	ldp	x19, x20, [sp, #16]
  404b10:	ldp	x21, x22, [sp, #32]
  404b14:	ldp	x23, x24, [sp, #48]
  404b18:	ldp	x25, x26, [sp, #64]
  404b1c:	ldp	x27, x28, [sp, #80]
  404b20:	ldp	x29, x30, [sp], #96
  404b24:	ret
  404b28:	ldr	x1, [x0, #2880]
  404b2c:	cmp	x19, x1
  404b30:	b.eq	404ad8 <tigetstr@plt+0x2458>  // b.none
  404b34:	ldr	x1, [x0, #2416]
  404b38:	cmp	x19, x1
  404b3c:	b.eq	404ad8 <tigetstr@plt+0x2458>  // b.none
  404b40:	ldr	x0, [x0, #2424]
  404b44:	cmp	x0, x19
  404b48:	cset	w28, eq  // eq = none
  404b4c:	mov	w27, #0x0                   	// #0
  404b50:	mov	w19, #0x0                   	// #0
  404b54:	mov	w21, #0x0                   	// #0
  404b58:	ldrb	w26, [x22]
  404b5c:	cbnz	w26, 404bbc <tigetstr@plt+0x253c>
  404b60:	cmp	w19, #0x0
  404b64:	ccmp	w20, w21, #0x0, ne  // ne = any
  404b68:	b.ne	404b0c <tigetstr@plt+0x248c>  // b.any
  404b6c:	cbz	w20, 404b84 <tigetstr@plt+0x2504>
  404b70:	ldr	x0, [x24, #24]
  404b74:	ldr	w0, [x0, #60]
  404b78:	tbnz	w0, #31, 404b84 <tigetstr@plt+0x2504>
  404b7c:	tst	w0, w23
  404b80:	b.ne	404b0c <tigetstr@plt+0x248c>  // b.any
  404b84:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404b88:	add	x0, x0, #0x10c
  404b8c:	mov	w1, #0xb                   	// #11
  404b90:	mov	x2, x25
  404b94:	ldp	x21, x22, [sp, #32]
  404b98:	smaddl	x1, w20, w1, x0
  404b9c:	ldp	x19, x20, [sp, #16]
  404ba0:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404ba4:	ldp	x23, x24, [sp, #48]
  404ba8:	add	x0, x0, #0xc5f
  404bac:	ldp	x25, x26, [sp, #64]
  404bb0:	ldp	x27, x28, [sp, #80]
  404bb4:	ldp	x29, x30, [sp], #96
  404bb8:	b	4024e0 <_nc_warning@plt>
  404bbc:	bl	402480 <__ctype_b_loc@plt>
  404bc0:	ldr	x0, [x0]
  404bc4:	ubfiz	x1, x26, #1, #8
  404bc8:	mov	w2, #0x30                  	// #48
  404bcc:	mov	w3, #0xa                   	// #10
  404bd0:	ldrh	w0, [x0, x1]
  404bd4:	tbz	w0, #11, 404bfc <tigetstr@plt+0x257c>
  404bd8:	sub	w26, w26, #0x30
  404bdc:	add	w0, w19, #0x1
  404be0:	mov	w1, w27
  404be4:	madd	w19, w21, w3, w26
  404be8:	mov	w21, w19
  404bec:	add	x22, x22, #0x1
  404bf0:	mov	w27, w1
  404bf4:	mov	w19, w0
  404bf8:	b	404b58 <tigetstr@plt+0x24d8>
  404bfc:	cbz	w19, 404c30 <tigetstr@plt+0x25b0>
  404c00:	cbz	w28, 404c10 <tigetstr@plt+0x2590>
  404c04:	cmp	w21, #0x26
  404c08:	ccmp	w21, w2, #0x4, ne  // ne = any
  404c0c:	b.eq	404c3c <tigetstr@plt+0x25bc>  // b.none
  404c10:	sub	w1, w27, #0x1
  404c14:	cmp	w27, #0x0
  404c18:	b.gt	404c24 <tigetstr@plt+0x25a4>
  404c1c:	cmp	w20, w21
  404c20:	b.eq	404b6c <tigetstr@plt+0x24ec>  // b.none
  404c24:	mov	w0, #0x0                   	// #0
  404c28:	mov	w19, #0x0                   	// #0
  404c2c:	b	404be8 <tigetstr@plt+0x2568>
  404c30:	mov	w1, w27
  404c34:	mov	w0, #0x0                   	// #0
  404c38:	b	404be8 <tigetstr@plt+0x2568>
  404c3c:	mov	w0, #0x0                   	// #0
  404c40:	mov	w19, #0x0                   	// #0
  404c44:	mov	w1, #0x2                   	// #2
  404c48:	b	404be8 <tigetstr@plt+0x2568>
  404c4c:	adrp	x1, 421000 <tigetstr@plt+0x1e980>
  404c50:	add	x0, x1, #0x2e8
  404c54:	stp	x29, x30, [sp, #-32]!
  404c58:	mov	x29, sp
  404c5c:	ldr	x0, [x0, #8]
  404c60:	str	x19, [sp, #16]
  404c64:	mov	x19, x1
  404c68:	cbz	x0, 404c70 <tigetstr@plt+0x25f0>
  404c6c:	bl	402260 <fclose@plt>
  404c70:	ldr	x19, [x19, #744]
  404c74:	cbz	x19, 404c94 <tigetstr@plt+0x2614>
  404c78:	mov	x0, x19
  404c7c:	bl	4021d0 <remove@plt>
  404c80:	cbz	w0, 404c94 <tigetstr@plt+0x2614>
  404c84:	mov	x0, x19
  404c88:	ldr	x19, [sp, #16]
  404c8c:	ldp	x29, x30, [sp], #32
  404c90:	b	4021c0 <perror@plt>
  404c94:	ldr	x19, [sp, #16]
  404c98:	ldp	x29, x30, [sp], #32
  404c9c:	ret
  404ca0:	stp	x29, x30, [sp, #-176]!
  404ca4:	mov	x29, sp
  404ca8:	stp	x19, x20, [sp, #16]
  404cac:	mov	x19, x0
  404cb0:	str	x21, [sp, #32]
  404cb4:	mov	x21, x1
  404cb8:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  404cbc:	add	x1, x1, #0xc7d
  404cc0:	bl	402470 <strcmp@plt>
  404cc4:	cbnz	w0, 404cfc <tigetstr@plt+0x267c>
  404cc8:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  404ccc:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  404cd0:	mov	x2, x21
  404cd4:	add	x1, x1, #0xc7f
  404cd8:	ldr	x0, [x0, #3928]
  404cdc:	ldr	x0, [x0]
  404ce0:	bl	4041b4 <tigetstr@plt+0x1b34>
  404ce4:	mov	x4, x0
  404ce8:	mov	x0, x4
  404cec:	ldp	x19, x20, [sp, #16]
  404cf0:	ldr	x21, [sp, #32]
  404cf4:	ldp	x29, x30, [sp], #176
  404cf8:	ret
  404cfc:	add	x1, sp, #0x30
  404d00:	mov	x0, x19
  404d04:	bl	40a780 <tigetstr@plt+0x8100>
  404d08:	tbz	w0, #31, 404d54 <tigetstr@plt+0x26d4>
  404d0c:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  404d10:	ldr	x0, [x0, #3856]
  404d14:	ldr	x20, [x0]
  404d18:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  404d1c:	ldr	x0, [x0, #3968]
  404d20:	ldr	x21, [x0]
  404d24:	bl	402600 <__errno_location@plt>
  404d28:	ldr	w0, [x0]
  404d2c:	bl	402380 <strerror@plt>
  404d30:	mov	x4, x0
  404d34:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  404d38:	mov	x3, x19
  404d3c:	mov	x2, x21
  404d40:	add	x1, x1, #0xc87
  404d44:	mov	x0, x20
  404d48:	bl	402640 <fprintf@plt>
  404d4c:	mov	w0, #0x1                   	// #1
  404d50:	bl	4021a0 <exit@plt>
  404d54:	ldr	w20, [sp, #64]
  404d58:	and	w20, w20, #0xf000
  404d5c:	cmp	w20, #0x4, lsl #12
  404d60:	b.eq	404d7c <tigetstr@plt+0x26fc>  // b.none
  404d64:	cmp	w20, #0x8, lsl #12
  404d68:	mov	w0, #0x2000                	// #8192
  404d6c:	ccmp	w20, w0, #0x4, ne  // ne = any
  404d70:	b.eq	404da8 <tigetstr@plt+0x2728>  // b.none
  404d74:	cmp	w20, #0x1, lsl #12
  404d78:	b.eq	404da8 <tigetstr@plt+0x2728>  // b.none
  404d7c:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  404d80:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  404d84:	mov	x3, x19
  404d88:	add	x1, x1, #0xc92
  404d8c:	ldr	x0, [x0, #3968]
  404d90:	ldr	x2, [x0]
  404d94:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  404d98:	ldr	x0, [x0, #3856]
  404d9c:	ldr	x0, [x0]
  404da0:	bl	402640 <fprintf@plt>
  404da4:	b	404d4c <tigetstr@plt+0x26cc>
  404da8:	mov	x0, x19
  404dac:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  404db0:	add	x1, x1, #0xb
  404db4:	bl	402280 <fopen@plt>
  404db8:	mov	x4, x0
  404dbc:	cbnz	x0, 404ddc <tigetstr@plt+0x275c>
  404dc0:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  404dc4:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  404dc8:	mov	x3, x19
  404dcc:	add	x1, x1, #0xca8
  404dd0:	ldr	x0, [x0, #3968]
  404dd4:	ldr	x2, [x0]
  404dd8:	b	404d94 <tigetstr@plt+0x2714>
  404ddc:	cmp	w20, #0x8, lsl #12
  404de0:	b.eq	404ce8 <tigetstr@plt+0x2668>  // b.none
  404de4:	cbz	x21, 404d7c <tigetstr@plt+0x26fc>
  404de8:	mov	x2, x21
  404dec:	mov	x1, x19
  404df0:	b	404ce0 <tigetstr@plt+0x2660>
  404df4:	mov	x12, #0x2040                	// #8256
  404df8:	sub	sp, sp, x12
  404dfc:	stp	x29, x30, [sp]
  404e00:	mov	x29, sp
  404e04:	stp	x19, x20, [sp, #16]
  404e08:	stp	x21, x22, [sp, #32]
  404e0c:	stp	x23, x24, [sp, #48]
  404e10:	cbz	x0, 404fac <tigetstr@plt+0x292c>
  404e14:	mov	x20, x0
  404e18:	mov	w1, #0x2f                  	// #47
  404e1c:	bl	4024f0 <strchr@plt>
  404e20:	mov	x19, x0
  404e24:	cbz	x0, 404fa4 <tigetstr@plt+0x2924>
  404e28:	mov	x0, x20
  404e2c:	mov	x1, #0x0                   	// #0
  404e30:	add	x23, sp, #0x40
  404e34:	bl	404ca0 <tigetstr@plt+0x2620>
  404e38:	mov	x20, x0
  404e3c:	mov	w22, #0x1                   	// #1
  404e40:	mov	x19, #0x0                   	// #0
  404e44:	mov	w21, #0x0                   	// #0
  404e48:	b	404e64 <tigetstr@plt+0x27e4>
  404e4c:	mov	x0, x23
  404e50:	bl	403fbc <tigetstr@plt+0x193c>
  404e54:	cbz	x0, 404e64 <tigetstr@plt+0x27e4>
  404e58:	cbz	x19, 404ea0 <tigetstr@plt+0x2820>
  404e5c:	str	x0, [x19, w21, uxtw #3]
  404e60:	add	w21, w21, #0x1
  404e64:	mov	x2, x20
  404e68:	mov	x0, x23
  404e6c:	mov	w1, #0x2000                	// #8192
  404e70:	bl	402650 <fgets@plt>
  404e74:	cbnz	x0, 404e4c <tigetstr@plt+0x27cc>
  404e78:	cmp	w22, #0x1
  404e7c:	b.ne	404eb8 <tigetstr@plt+0x2838>  // b.any
  404e80:	add	w0, w21, #0x1
  404e84:	mov	x1, #0x8                   	// #8
  404e88:	bl	402350 <calloc@plt>
  404e8c:	mov	x19, x0
  404e90:	cbnz	x0, 404ea8 <tigetstr@plt+0x2828>
  404e94:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404e98:	add	x0, x0, #0xcbb
  404e9c:	bl	403fa8 <tigetstr@plt+0x1928>
  404ea0:	bl	4024b0 <free@plt>
  404ea4:	b	404e60 <tigetstr@plt+0x27e0>
  404ea8:	mov	x0, x20
  404eac:	bl	402360 <rewind@plt>
  404eb0:	mov	w22, #0x2                   	// #2
  404eb4:	b	404e44 <tigetstr@plt+0x27c4>
  404eb8:	cmp	w22, #0x2
  404ebc:	b.ne	404eb0 <tigetstr@plt+0x2830>  // b.any
  404ec0:	mov	x0, x20
  404ec4:	bl	402260 <fclose@plt>
  404ec8:	adrp	x20, 421000 <tigetstr@plt+0x1e980>
  404ecc:	add	x20, x20, #0x2e8
  404ed0:	ldrb	w0, [x20, #16]
  404ed4:	cbz	w0, 404f00 <tigetstr@plt+0x2880>
  404ed8:	cbz	x19, 404f00 <tigetstr@plt+0x2880>
  404edc:	ldr	x1, [x20, #24]
  404ee0:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  404ee4:	adrp	x22, 40a000 <tigetstr@plt+0x7980>
  404ee8:	add	x0, x0, #0xcc9
  404eec:	add	x22, x22, #0xce9
  404ef0:	mov	w21, #0x0                   	// #0
  404ef4:	bl	402190 <fputs@plt>
  404ef8:	ldr	x3, [x19, w21, uxtw #3]
  404efc:	cbnz	x3, 404fb4 <tigetstr@plt+0x2934>
  404f00:	mov	x0, x19
  404f04:	mov	x12, #0x2040                	// #8256
  404f08:	ldp	x29, x30, [sp]
  404f0c:	ldp	x19, x20, [sp, #16]
  404f10:	ldp	x21, x22, [sp, #32]
  404f14:	ldp	x23, x24, [sp, #48]
  404f18:	add	sp, sp, x12
  404f1c:	ret
  404f20:	strb	wzr, [x20, x1]
  404f24:	bl	403fbc <tigetstr@plt+0x193c>
  404f28:	cbz	x0, 404f34 <tigetstr@plt+0x28b4>
  404f2c:	str	x0, [x19, w21, uxtw #3]
  404f30:	add	w21, w21, #0x1
  404f34:	add	w0, w22, #0x1
  404f38:	add	x0, x20, x0
  404f3c:	b	404f8c <tigetstr@plt+0x290c>
  404f40:	cmp	w23, #0x1
  404f44:	b.ne	404f98 <tigetstr@plt+0x2918>  // b.any
  404f48:	add	w0, w21, #0x1
  404f4c:	mov	x1, #0x8                   	// #8
  404f50:	bl	402350 <calloc@plt>
  404f54:	mov	x19, x0
  404f58:	cbz	x0, 404e94 <tigetstr@plt+0x2814>
  404f5c:	mov	w23, #0x2                   	// #2
  404f60:	mov	x0, x20
  404f64:	mov	w21, #0x0                   	// #0
  404f68:	mov	w22, #0x0                   	// #0
  404f6c:	ldrb	w24, [x20, w22, uxtw]
  404f70:	mov	w1, w22
  404f74:	cmp	w24, #0x2c
  404f78:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  404f7c:	b.ne	404f90 <tigetstr@plt+0x2910>  // b.any
  404f80:	cmp	w23, #0x1
  404f84:	b.ne	404f20 <tigetstr@plt+0x28a0>  // b.any
  404f88:	add	w21, w21, #0x1
  404f8c:	cbz	w24, 404f40 <tigetstr@plt+0x28c0>
  404f90:	add	w22, w22, #0x1
  404f94:	b	404f6c <tigetstr@plt+0x28ec>
  404f98:	cmp	w23, #0x2
  404f9c:	b.ne	404f5c <tigetstr@plt+0x28dc>  // b.any
  404fa0:	b	404ec8 <tigetstr@plt+0x2848>
  404fa4:	mov	w23, #0x1                   	// #1
  404fa8:	b	404f60 <tigetstr@plt+0x28e0>
  404fac:	mov	x19, #0x0                   	// #0
  404fb0:	b	404ec8 <tigetstr@plt+0x2848>
  404fb4:	ldr	x0, [x20, #24]
  404fb8:	add	w21, w21, #0x1
  404fbc:	mov	w2, w21
  404fc0:	mov	x1, x22
  404fc4:	bl	402640 <fprintf@plt>
  404fc8:	b	404ef8 <tigetstr@plt+0x2878>
  404fcc:	cbnz	x0, 404fd8 <tigetstr@plt+0x2958>
  404fd0:	mov	w0, #0x1                   	// #1
  404fd4:	ret
  404fd8:	stp	x29, x30, [sp, #-48]!
  404fdc:	mov	x29, sp
  404fe0:	stp	x19, x20, [sp, #16]
  404fe4:	mov	x19, x0
  404fe8:	mov	x20, x1
  404fec:	str	x21, [sp, #32]
  404ff0:	adrp	x21, 40a000 <tigetstr@plt+0x7980>
  404ff4:	add	x21, x21, #0xcf0
  404ff8:	ldr	x1, [x19]
  404ffc:	cbnz	x1, 405008 <tigetstr@plt+0x2988>
  405000:	mov	w0, #0x0                   	// #0
  405004:	b	405020 <tigetstr@plt+0x29a0>
  405008:	mov	x2, x21
  40500c:	mov	x0, x20
  405010:	add	x19, x19, #0x8
  405014:	bl	402560 <_nc_name_match@plt>
  405018:	cbz	w0, 404ff8 <tigetstr@plt+0x2978>
  40501c:	mov	w0, #0x1                   	// #1
  405020:	ldp	x19, x20, [sp, #16]
  405024:	ldr	x21, [sp, #32]
  405028:	ldp	x29, x30, [sp], #48
  40502c:	ret
  405030:	ldrb	w2, [x0]
  405034:	cmp	w2, #0x75
  405038:	b.ne	405068 <tigetstr@plt+0x29e8>  // b.any
  40503c:	ldrb	w3, [x0, #1]
  405040:	sub	w1, w3, #0x30
  405044:	and	w1, w1, #0xff
  405048:	cmp	w1, #0x9
  40504c:	b.hi	405068 <tigetstr@plt+0x29e8>  // b.pmore
  405050:	ldrb	w1, [x0, #2]
  405054:	cbnz	w1, 405068 <tigetstr@plt+0x29e8>
  405058:	cmp	w3, #0x36
  40505c:	cset	w0, eq  // eq = none
  405060:	lsl	w0, w0, #1
  405064:	ret
  405068:	adrp	x1, 421000 <tigetstr@plt+0x1e980>
  40506c:	ldrb	w1, [x1, #776]
  405070:	cbnz	w1, 405088 <tigetstr@plt+0x2a08>
  405074:	mov	w0, #0xffffffff            	// #-1
  405078:	ret
  40507c:	mov	w0, #0xffffffff            	// #-1
  405080:	ldp	x29, x30, [sp], #16
  405084:	ret
  405088:	cmp	w2, #0x6b
  40508c:	b.eq	405074 <tigetstr@plt+0x29f4>  // b.none
  405090:	stp	x29, x30, [sp, #-16]!
  405094:	mov	x29, sp
  405098:	bl	402490 <_nc_find_user_entry@plt>
  40509c:	cbz	x0, 40507c <tigetstr@plt+0x29fc>
  4050a0:	ldr	w0, [x0, #12]
  4050a4:	b	405080 <tigetstr@plt+0x2a00>
  4050a8:	sub	sp, sp, #0x140
  4050ac:	stp	x29, x30, [sp, #16]
  4050b0:	add	x29, sp, #0x10
  4050b4:	stp	x19, x20, [sp, #32]
  4050b8:	mov	x19, x0
  4050bc:	and	w0, w1, #0xff
  4050c0:	str	w0, [sp, #148]
  4050c4:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  4050c8:	stp	x21, x22, [sp, #48]
  4050cc:	ldr	x0, [x0, #3960]
  4050d0:	stp	x23, x24, [sp, #64]
  4050d4:	stp	x25, x26, [sp, #80]
  4050d8:	ldr	w0, [x0]
  4050dc:	stp	x27, x28, [sp, #96]
  4050e0:	cmp	w0, #0x1
  4050e4:	b.ne	4050f4 <tigetstr@plt+0x2a74>  // b.any
  4050e8:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  4050ec:	ldrb	w0, [x0, #777]
  4050f0:	cbnz	w0, 4052d0 <tigetstr@plt+0x2c50>
  4050f4:	ldrh	w23, [x19, #60]
  4050f8:	mov	w22, #0x18                  	// #24
  4050fc:	mov	x1, #0x1                   	// #1
  405100:	add	w20, w23, #0x1
  405104:	sxtw	x0, w20
  405108:	bl	402350 <calloc@plt>
  40510c:	mov	x21, x0
  405110:	smull	x0, w20, w22
  405114:	bl	402290 <malloc@plt>
  405118:	mov	x20, x0
  40511c:	cbnz	x0, 4051a4 <tigetstr@plt+0x2b24>
  405120:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  405124:	add	x0, x0, #0xd05
  405128:	bl	403fa8 <tigetstr@plt+0x1928>
  40512c:	ldr	w7, [x0, x5]
  405130:	ldr	x5, [x19, #32]
  405134:	ldr	x6, [x5, x7, lsl #3]
  405138:	sub	x5, x6, #0x1
  40513c:	cmn	x5, #0x3
  405140:	b.hi	40515c <tigetstr@plt+0x2adc>  // b.pmore
  405144:	smull	x8, w1, w2
  405148:	add	w1, w1, #0x1
  40514c:	ldr	x7, [x4, x7, lsl #3]
  405150:	add	x5, x20, x8
  405154:	str	w22, [x20, x8]
  405158:	stp	x7, x6, [x5, #8]
  40515c:	add	w3, w3, #0x1
  405160:	ubfiz	x5, x3, #3, #32
  405164:	add	x6, x5, x0
  405168:	ldr	w22, [x6, #4]
  40516c:	cbnz	w22, 40512c <tigetstr@plt+0x2aac>
  405170:	mov	x2, #0x0                   	// #0
  405174:	mov	w6, #0x18                  	// #24
  405178:	mov	w7, #0xffffffff            	// #-1
  40517c:	smull	x5, w1, w6
  405180:	add	w0, w2, #0x19e
  405184:	cmp	w23, w0
  405188:	add	x3, x20, x5
  40518c:	b.hi	4051c4 <tigetstr@plt+0x2b44>  // b.pmore
  405190:	str	wzr, [x3]
  405194:	cbnz	x21, 4053ac <tigetstr@plt+0x2d2c>
  405198:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  40519c:	add	x0, x0, #0xd13
  4051a0:	b	405128 <tigetstr@plt+0x2aa8>
  4051a4:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  4051a8:	adrp	x4, 420000 <tigetstr@plt+0x1d980>
  4051ac:	mov	w2, w22
  4051b0:	mov	w3, #0x0                   	// #0
  4051b4:	ldr	x0, [x0, #3952]
  4051b8:	mov	w1, #0x0                   	// #0
  4051bc:	ldr	x4, [x4, #4000]
  4051c0:	b	405160 <tigetstr@plt+0x2ae0>
  4051c4:	ldrh	w4, [x19, #66]
  4051c8:	ldrh	w8, [x19, #62]
  4051cc:	sub	w4, w23, w4
  4051d0:	sub	w0, w0, w4
  4051d4:	ldrh	w4, [x19, #64]
  4051d8:	add	w4, w4, w8
  4051dc:	add	w0, w0, w4
  4051e0:	ldr	x4, [x19, #48]
  4051e4:	ldr	x0, [x4, w0, sxtw #3]
  4051e8:	ldrb	w4, [x0]
  4051ec:	cmp	w4, #0x6b
  4051f0:	b.ne	405210 <tigetstr@plt+0x2b90>  // b.any
  4051f4:	str	w7, [x20, x5]
  4051f8:	add	w1, w1, #0x1
  4051fc:	str	x0, [x3, #8]
  405200:	ldr	x0, [x19, #32]
  405204:	add	x0, x0, x2, lsl #3
  405208:	ldr	x0, [x0, #3312]
  40520c:	str	x0, [x3, #16]
  405210:	add	x2, x2, #0x1
  405214:	b	40517c <tigetstr@plt+0x2afc>
  405218:	ldr	x1, [sp, #112]
  40521c:	add	w23, w23, #0x1
  405220:	ldr	x28, [x1, #16]
  405224:	sub	x1, x28, #0x1
  405228:	cmn	x1, #0x3
  40522c:	b.hi	405268 <tigetstr@plt+0x2be8>  // b.pmore
  405230:	mov	w25, w23
  405234:	mov	w24, #0x1                   	// #1
  405238:	str	w0, [sp, #144]
  40523c:	ldr	w0, [sp, #144]
  405240:	mov	w2, w25
  405244:	umull	x0, w25, w0
  405248:	add	x27, x20, x0
  40524c:	ldr	w0, [x20, x0]
  405250:	cbnz	w0, 4052f0 <tigetstr@plt+0x2c70>
  405254:	cbnz	w24, 405268 <tigetstr@plt+0x2be8>
  405258:	ldr	x0, [x26, #3856]
  40525c:	ldr	x1, [x0]
  405260:	mov	w0, #0xa                   	// #10
  405264:	bl	402200 <fputc@plt>
  405268:	mov	w0, w23
  40526c:	str	x0, [sp, #128]
  405270:	mov	w0, #0x18                  	// #24
  405274:	umull	x1, w23, w0
  405278:	add	x2, x20, x1
  40527c:	str	x2, [sp, #112]
  405280:	ldr	w1, [x20, x1]
  405284:	cbnz	w1, 405218 <tigetstr@plt+0x2b98>
  405288:	adrp	x1, 421000 <tigetstr@plt+0x1e980>
  40528c:	ldrb	w1, [x1, #776]
  405290:	cbz	w1, 4052c0 <tigetstr@plt+0x2c40>
  405294:	adrp	x24, 420000 <tigetstr@plt+0x1d980>
  405298:	add	x27, sp, #0xf0
  40529c:	add	x24, x24, #0xb98
  4052a0:	str	w0, [sp, #120]
  4052a4:	add	x0, sp, #0xc8
  4052a8:	str	x0, [sp, #128]
  4052ac:	ldr	w0, [sp, #120]
  4052b0:	umull	x0, w22, w0
  4052b4:	add	x1, x20, x0
  4052b8:	ldr	w0, [x20, x0]
  4052bc:	cbnz	w0, 4053d0 <tigetstr@plt+0x2d50>
  4052c0:	mov	x0, x20
  4052c4:	bl	4024b0 <free@plt>
  4052c8:	mov	x0, x21
  4052cc:	bl	4024b0 <free@plt>
  4052d0:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  4052d4:	add	x0, x0, #0xb98
  4052d8:	add	x0, x0, #0xa0
  4052dc:	mov	x26, #0x0                   	// #0
  4052e0:	str	x0, [sp, #160]
  4052e4:	add	x0, sp, #0xc0
  4052e8:	str	x0, [sp, #136]
  4052ec:	b	40586c <tigetstr@plt+0x31ec>
  4052f0:	ldr	x1, [x27, #16]
  4052f4:	sub	x0, x1, #0x1
  4052f8:	cmn	x0, #0x3
  4052fc:	b.hi	405388 <tigetstr@plt+0x2d08>  // b.pmore
  405300:	ldrb	w0, [x21, x2]
  405304:	str	x2, [sp, #160]
  405308:	cbnz	w0, 405388 <tigetstr@plt+0x2d08>
  40530c:	mov	x0, x28
  405310:	bl	402540 <_nc_capcmp@plt>
  405314:	cbnz	w0, 405388 <tigetstr@plt+0x2d08>
  405318:	ldr	x1, [sp, #128]
  40531c:	mov	w0, #0x1                   	// #1
  405320:	ldr	x2, [sp, #160]
  405324:	strb	w0, [x21, x1]
  405328:	strb	w0, [x21, x2]
  40532c:	cbz	w24, 405390 <tigetstr@plt+0x2d10>
  405330:	ldr	w0, [sp, #120]
  405334:	cbnz	w0, 405344 <tigetstr@plt+0x2cc4>
  405338:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  40533c:	add	x0, x0, #0xd22
  405340:	bl	4024e0 <_nc_warning@plt>
  405344:	ldr	x2, [x26, #3856]
  405348:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  40534c:	add	x0, x0, #0xd4f
  405350:	str	x2, [sp, #120]
  405354:	ldr	x1, [x2]
  405358:	bl	402190 <fputs@plt>
  40535c:	ldr	x0, [sp, #112]
  405360:	bl	4044b0 <tigetstr@plt+0x1e30>
  405364:	ldr	x2, [sp, #120]
  405368:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  40536c:	add	x0, x0, #0xd53
  405370:	ldr	x1, [x2]
  405374:	bl	402190 <fputs@plt>
  405378:	mov	x0, x27
  40537c:	bl	4044b0 <tigetstr@plt+0x1e30>
  405380:	str	w24, [sp, #120]
  405384:	mov	w24, #0x0                   	// #0
  405388:	add	w25, w25, #0x1
  40538c:	b	40523c <tigetstr@plt+0x2bbc>
  405390:	ldr	x0, [sp, #136]
  405394:	ldr	x1, [x0]
  405398:	ldr	x0, [sp, #152]
  40539c:	bl	402190 <fputs@plt>
  4053a0:	mov	x0, x27
  4053a4:	bl	4044b0 <tigetstr@plt+0x1e30>
  4053a8:	b	405388 <tigetstr@plt+0x2d08>
  4053ac:	adrp	x26, 420000 <tigetstr@plt+0x1d980>
  4053b0:	mov	w23, #0x0                   	// #0
  4053b4:	str	wzr, [sp, #120]
  4053b8:	ldr	x0, [x26, #3856]
  4053bc:	str	x0, [sp, #136]
  4053c0:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  4053c4:	add	x0, x0, #0xd63
  4053c8:	str	x0, [sp, #152]
  4053cc:	b	405268 <tigetstr@plt+0x2be8>
  4053d0:	ldr	x0, [x1, #16]
  4053d4:	sub	x0, x0, #0x1
  4053d8:	cmn	x0, #0x3
  4053dc:	b.hi	40547c <tigetstr@plt+0x2dfc>  // b.pmore
  4053e0:	ldr	x26, [x1, #8]
  4053e4:	mov	x23, #0x0                   	// #0
  4053e8:	lsl	x0, x23, #4
  4053ec:	str	w23, [sp, #112]
  4053f0:	ldr	x28, [x0, x24]
  4053f4:	cbz	x28, 40547c <tigetstr@plt+0x2dfc>
  4053f8:	mov	x0, x28
  4053fc:	bl	402170 <strlen@plt>
  405400:	mov	x1, x28
  405404:	mov	x25, x0
  405408:	mov	x2, x0
  40540c:	mov	x0, x26
  405410:	bl	4022b0 <strncmp@plt>
  405414:	cbnz	w0, 4054b4 <tigetstr@plt+0x2e34>
  405418:	mov	x1, x28
  40541c:	mov	x0, x26
  405420:	bl	402470 <strcmp@plt>
  405424:	cbz	w0, 4054b4 <tigetstr@plt+0x2e34>
  405428:	ldr	x3, [sp, #128]
  40542c:	mov	x2, x27
  405430:	add	x0, x26, x25
  405434:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  405438:	add	x1, x1, #0x348
  40543c:	bl	402590 <__isoc99_sscanf@plt>
  405440:	cmp	w0, #0x1
  405444:	b.ne	4054a4 <tigetstr@plt+0x2e24>  // b.any
  405448:	ldr	w0, [sp, #240]
  40544c:	cmp	w0, #0x2
  405450:	b.ne	405484 <tigetstr@plt+0x2e04>  // b.any
  405454:	ldr	x0, [sp, #112]
  405458:	mov	x2, x26
  40545c:	ubfiz	x23, x0, #4, #32
  405460:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  405464:	add	x23, x24, x23
  405468:	add	x0, x0, #0xd66
  40546c:	ldr	x1, [x23, #8]
  405470:	cmp	x1, #0x0
  405474:	csel	x1, x28, x1, eq  // eq = none
  405478:	bl	4024e0 <_nc_warning@plt>
  40547c:	add	w22, w22, #0x1
  405480:	b	4052ac <tigetstr@plt+0x2c2c>
  405484:	sub	w0, w0, #0x2
  405488:	cmp	w0, #0xd
  40548c:	b.ls	40547c <tigetstr@plt+0x2dfc>  // b.plast
  405490:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  405494:	mov	x1, x26
  405498:	add	x0, x0, #0xd85
  40549c:	bl	4024e0 <_nc_warning@plt>
  4054a0:	b	40547c <tigetstr@plt+0x2dfc>
  4054a4:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  4054a8:	mov	x1, x26
  4054ac:	add	x0, x0, #0xda1
  4054b0:	b	40549c <tigetstr@plt+0x2e1c>
  4054b4:	add	x23, x23, #0x1
  4054b8:	b	4053e8 <tigetstr@plt+0x2d68>
  4054bc:	ldr	x1, [x19, #32]
  4054c0:	ldr	x21, [x1, x26, lsl #3]
  4054c4:	sub	x1, x21, #0x1
  4054c8:	cmn	x1, #0x3
  4054cc:	b.hi	405868 <tigetstr@plt+0x31e8>  // b.pmore
  4054d0:	str	w26, [sp, #112]
  4054d4:	cmp	w25, #0x19d
  4054d8:	b.ls	4056a4 <tigetstr@plt+0x3024>  // b.plast
  4054dc:	ldrh	w1, [x19, #66]
  4054e0:	ldrh	w2, [x19, #62]
  4054e4:	sub	w0, w0, w1
  4054e8:	ldrh	w1, [x19, #64]
  4054ec:	sub	w0, w25, w0
  4054f0:	add	w1, w1, w2
  4054f4:	add	w0, w0, w1
  4054f8:	ldr	x1, [x19, #48]
  4054fc:	ldr	x28, [x1, w0, sxtw #3]
  405500:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405504:	add	x22, x0, #0x10c
  405508:	mov	w20, #0x0                   	// #0
  40550c:	add	x22, x22, #0xa5c
  405510:	mov	x1, x22
  405514:	mov	x0, x28
  405518:	bl	402470 <strcmp@plt>
  40551c:	cbnz	w0, 4056e8 <tigetstr@plt+0x3068>
  405520:	ubfiz	x20, x20, #4, #32
  405524:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405528:	add	x0, x0, #0x10c
  40552c:	add	x20, x0, x20
  405530:	ldr	w22, [x20, #2664]
  405534:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  405538:	mov	x0, x28
  40553c:	add	x1, x1, #0xdc2
  405540:	bl	402470 <strcmp@plt>
  405544:	cbnz	w0, 40555c <tigetstr@plt+0x2edc>
  405548:	ldr	x0, [x19, #32]
  40554c:	ldr	x0, [x0, #2760]
  405550:	cmp	x0, #0x0
  405554:	mov	w0, #0x2                   	// #2
  405558:	csel	w22, w22, w0, ne  // ne = any
  40555c:	add	x24, sp, #0xc8
  405560:	mov	x0, #0x0                   	// #0
  405564:	strb	wzr, [x0, x24]
  405568:	add	x0, x0, #0x1
  40556c:	cmp	x0, #0x9
  405570:	b.ne	405564 <tigetstr@plt+0x2ee4>  // b.any
  405574:	mov	x0, x21
  405578:	mov	w20, #0x0                   	// #0
  40557c:	mov	w23, #0x1                   	// #1
  405580:	ldrb	w1, [x0]
  405584:	cbz	w1, 4055a8 <tigetstr@plt+0x2f28>
  405588:	cmp	w1, #0x25
  40558c:	b.ne	40570c <tigetstr@plt+0x308c>  // b.any
  405590:	ldrb	w1, [x0, #1]
  405594:	cbnz	w1, 405700 <tigetstr@plt+0x3080>
  405598:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  40559c:	mov	x1, x28
  4055a0:	add	x0, x0, #0xdc8
  4055a4:	bl	4024e0 <_nc_warning@plt>
  4055a8:	cmp	w25, #0x19d
  4055ac:	b.ls	4055e0 <tigetstr@plt+0x2f60>  // b.plast
  4055b0:	mov	x0, x28
  4055b4:	bl	405030 <tigetstr@plt+0x29b0>
  4055b8:	mov	w3, w0
  4055bc:	cmp	w20, w0
  4055c0:	b.eq	405ff0 <tigetstr@plt+0x3970>  // b.none
  4055c4:	tbnz	w0, #31, 405ff0 <tigetstr@plt+0x3970>
  4055c8:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  4055cc:	mov	w2, w20
  4055d0:	mov	x1, x28
  4055d4:	add	x0, x0, #0xe09
  4055d8:	bl	4024e0 <_nc_warning@plt>
  4055dc:	mov	w22, w20
  4055e0:	ldrb	w0, [sp, #200]
  4055e4:	cbz	w0, 4055f8 <tigetstr@plt+0x2f78>
  4055e8:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  4055ec:	mov	x1, x28
  4055f0:	add	x0, x0, #0xe75
  4055f4:	bl	4024e0 <_nc_warning@plt>
  4055f8:	ldr	x0, [x19, #32]
  4055fc:	ldr	x0, [x0, #1048]
  405600:	cmp	x21, x0
  405604:	b.eq	405640 <tigetstr@plt+0x2fc0>  // b.none
  405608:	tbnz	w22, #31, 405640 <tigetstr@plt+0x2fc0>
  40560c:	cmp	w20, w22
  405610:	b.eq	405640 <tigetstr@plt+0x2fc0>  // b.none
  405614:	mov	w3, w22
  405618:	mov	w2, w20
  40561c:	mov	x1, x28
  405620:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  405624:	add	x0, x0, #0xeab
  405628:	bl	4024e0 <_nc_warning@plt>
  40562c:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  405630:	add	x23, x0, #0xece
  405634:	mov	x27, #0x1                   	// #1
  405638:	cmp	w20, w27
  40563c:	b.gt	406018 <tigetstr@plt+0x3998>
  405640:	ldr	x2, [sp, #136]
  405644:	add	x1, sp, #0xf0
  405648:	mov	x0, x21
  40564c:	bl	402320 <_nc_tparm_analyze@plt>
  405650:	ldr	w24, [sp, #192]
  405654:	cmp	w24, w0
  405658:	csel	w24, w24, w0, ge  // ge = tcont
  40565c:	cmp	w20, w24
  405660:	ccmp	w22, w24, #0x4, ne  // ne = any
  405664:	b.eq	40574c <tigetstr@plt+0x30cc>  // b.none
  405668:	mov	x0, x28
  40566c:	bl	405030 <tigetstr@plt+0x29b0>
  405670:	mov	w3, w0
  405674:	cmp	w24, w0
  405678:	b.ne	405688 <tigetstr@plt+0x3008>  // b.any
  40567c:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  405680:	ldrb	w0, [x0, #776]
  405684:	cbnz	w0, 40574c <tigetstr@plt+0x30cc>
  405688:	tbnz	w3, #31, 406038 <tigetstr@plt+0x39b8>
  40568c:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  405690:	mov	x2, x28
  405694:	mov	w1, w24
  405698:	add	x0, x0, #0xee4
  40569c:	bl	4024e0 <_nc_warning@plt>
  4056a0:	b	40574c <tigetstr@plt+0x30cc>
  4056a4:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  4056a8:	ldr	x0, [x0, #4000]
  4056ac:	ldr	x28, [x0, w25, sxtw #3]
  4056b0:	mov	x0, x28
  4056b4:	bl	405030 <tigetstr@plt+0x29b0>
  4056b8:	tbz	w0, #31, 405500 <tigetstr@plt+0x2e80>
  4056bc:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4056c0:	add	x0, x0, #0x10c
  4056c4:	add	x0, x0, #0x71e
  4056c8:	ldrsh	w0, [x0, w25, uxtw #1]
  4056cc:	cmp	w0, #0x0
  4056d0:	b.gt	405500 <tigetstr@plt+0x2e80>
  4056d4:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  4056d8:	ldr	w1, [sp, #112]
  4056dc:	ldr	x0, [x0, #4000]
  4056e0:	ldr	x20, [x0, w1, sxtw #3]
  4056e4:	b	405780 <tigetstr@plt+0x3100>
  4056e8:	add	w20, w20, #0x1
  4056ec:	add	x22, x22, #0x10
  4056f0:	cmp	w20, #0x40
  4056f4:	b.ne	405510 <tigetstr@plt+0x2e90>  // b.any
  4056f8:	mov	w22, #0x0                   	// #0
  4056fc:	b	405534 <tigetstr@plt+0x2eb4>
  405700:	cmp	w1, #0x70
  405704:	b.eq	405714 <tigetstr@plt+0x3094>  // b.none
  405708:	add	x0, x0, #0x1
  40570c:	add	x0, x0, #0x1
  405710:	b	405580 <tigetstr@plt+0x2f00>
  405714:	ldrb	w27, [x0, #2]
  405718:	add	x3, x0, #0x2
  40571c:	str	x3, [sp, #120]
  405720:	cbz	w27, 40573c <tigetstr@plt+0x30bc>
  405724:	bl	402480 <__ctype_b_loc@plt>
  405728:	ldr	x0, [x0]
  40572c:	ubfiz	x1, x27, #1, #8
  405730:	ldr	x3, [sp, #120]
  405734:	ldrh	w0, [x0, x1]
  405738:	tbnz	w0, #11, 405fd8 <tigetstr@plt+0x3958>
  40573c:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  405740:	mov	x1, x28
  405744:	add	x0, x0, #0xdea
  405748:	bl	4024e0 <_nc_warning@plt>
  40574c:	cmp	w25, #0x19d
  405750:	b.ls	4056d4 <tigetstr@plt+0x3054>  // b.plast
  405754:	ldrh	w1, [x19, #66]
  405758:	ldrh	w0, [x19, #60]
  40575c:	ldrh	w2, [x19, #62]
  405760:	sub	w0, w0, w1
  405764:	ldr	w1, [sp, #112]
  405768:	sub	w0, w1, w0
  40576c:	ldrh	w1, [x19, #64]
  405770:	add	w1, w1, w2
  405774:	add	w0, w0, w1
  405778:	ldr	x1, [x19, #48]
  40577c:	ldr	x20, [x1, w0, sxtw #3]
  405780:	mov	x22, x21
  405784:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  405788:	mov	x24, #0x0                   	// #0
  40578c:	add	x0, x0, #0xf46
  405790:	str	xzr, [sp, #120]
  405794:	str	x0, [sp, #152]
  405798:	ldrb	w0, [x22]
  40579c:	cbnz	w0, 406050 <tigetstr@plt+0x39d0>
  4057a0:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  4057a4:	mov	x0, x20
  4057a8:	add	x1, x1, #0xfac
  4057ac:	bl	402470 <strcmp@plt>
  4057b0:	cbz	w0, 4057c8 <tigetstr@plt+0x3148>
  4057b4:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  4057b8:	mov	x0, x20
  4057bc:	add	x1, x1, #0xfb2
  4057c0:	bl	402470 <strcmp@plt>
  4057c4:	cbnz	w0, 4057f0 <tigetstr@plt+0x3170>
  4057c8:	cbz	x24, 406244 <tigetstr@plt+0x3bc4>
  4057cc:	cmp	x21, x24
  4057d0:	b.eq	4057e0 <tigetstr@plt+0x3160>  // b.none
  4057d4:	ldr	x0, [sp, #120]
  4057d8:	ldrb	w0, [x0]
  4057dc:	cbnz	w0, 4057f0 <tigetstr@plt+0x3170>
  4057e0:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  4057e4:	mov	x1, x20
  4057e8:	add	x0, x0, #0xfb7
  4057ec:	bl	4024e0 <_nc_warning@plt>
  4057f0:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  4057f4:	ldrb	w22, [x0, #777]
  4057f8:	cbz	w22, 405868 <tigetstr@plt+0x31e8>
  4057fc:	cmp	w25, #0x19d
  405800:	b.ls	406288 <tigetstr@plt+0x3c08>  // b.plast
  405804:	ldrh	w1, [x19, #66]
  405808:	ldrh	w0, [x19, #60]
  40580c:	ldrh	w2, [x19, #62]
  405810:	sub	w0, w0, w1
  405814:	ldr	w1, [sp, #112]
  405818:	sub	w0, w1, w0
  40581c:	ldrh	w1, [x19, #64]
  405820:	add	w1, w1, w2
  405824:	add	w0, w0, w1
  405828:	ldr	x1, [x19, #48]
  40582c:	ldr	x20, [x1, w0, sxtw #3]
  405830:	ldrb	w0, [x21]
  405834:	cmp	w0, #0x6b
  405838:	b.ne	4062ac <tigetstr@plt+0x3c2c>  // b.any
  40583c:	mov	w24, #0x0                   	// #0
  405840:	mov	x0, x21
  405844:	mov	w2, #0x0                   	// #0
  405848:	mov	w1, #0x1                   	// #1
  40584c:	bl	402410 <_nc_tic_expand@plt>
  405850:	mov	x21, x0
  405854:	cbnz	x0, 4062bc <tigetstr@plt+0x3c3c>
  405858:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  40585c:	mov	x1, x20
  405860:	add	x0, x0, #0xff0
  405864:	bl	4024e0 <_nc_warning@plt>
  405868:	add	x26, x26, #0x1
  40586c:	ldrh	w0, [x19, #60]
  405870:	mov	w25, w26
  405874:	cmp	w0, w26
  405878:	b.hi	4054bc <tigetstr@plt+0x2e3c>  // b.pmore
  40587c:	adrp	x21, 420000 <tigetstr@plt+0x1d980>
  405880:	mov	w20, #0x2c                  	// #44
  405884:	ldr	x21, [x21, #4000]
  405888:	ldrh	w0, [x19, #56]
  40588c:	cmp	w0, w20
  405890:	b.gt	40658c <tigetstr@plt+0x3f0c>
  405894:	adrp	x21, 420000 <tigetstr@plt+0x1d980>
  405898:	mov	w20, #0x27                  	// #39
  40589c:	ldr	x21, [x21, #4000]
  4058a0:	ldrh	w0, [x19, #58]
  4058a4:	cmp	w0, w20
  4058a8:	b.gt	4065c0 <tigetstr@plt+0x3f40>
  4058ac:	adrp	x21, 420000 <tigetstr@plt+0x1d980>
  4058b0:	mov	w20, #0x19e                 	// #414
  4058b4:	ldr	x21, [x21, #4000]
  4058b8:	ldrh	w0, [x19, #60]
  4058bc:	cmp	w0, w20
  4058c0:	b.gt	4065fc <tigetstr@plt+0x3f7c>
  4058c4:	add	x21, x19, #0x20
  4058c8:	mov	x0, x21
  4058cc:	bl	4045e0 <tigetstr@plt+0x1f60>
  4058d0:	ldr	x0, [x19, #24]
  4058d4:	ldp	w1, w2, [x0, #52]
  4058d8:	cmp	w1, #0x0
  4058dc:	cset	w3, gt
  4058e0:	cmp	w2, #0x0
  4058e4:	cset	w0, gt
  4058e8:	cmp	w3, w0
  4058ec:	b.ne	405904 <tigetstr@plt+0x3284>  // b.any
  4058f0:	cmp	w1, w2
  4058f4:	b.le	405910 <tigetstr@plt+0x3290>
  4058f8:	ldr	x0, [x19, #32]
  4058fc:	ldr	x0, [x0, #2400]
  405900:	cbnz	x0, 405910 <tigetstr@plt+0x3290>
  405904:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405908:	add	x0, x0, #0x11c
  40590c:	bl	4024e0 <_nc_warning@plt>
  405910:	ldr	x1, [x19, #32]
  405914:	ldr	x0, [x1, #2424]
  405918:	sub	x0, x0, #0x1
  40591c:	cmn	x0, #0x3
  405920:	b.hi	405940 <tigetstr@plt+0x32c0>  // b.pmore
  405924:	ldr	x0, [x1, #2416]
  405928:	sub	x0, x0, #0x1
  40592c:	cmn	x0, #0x3
  405930:	b.ls	405940 <tigetstr@plt+0x32c0>  // b.plast
  405934:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405938:	add	x0, x0, #0x157
  40593c:	bl	4024e0 <_nc_warning@plt>
  405940:	ldr	x1, [x19, #32]
  405944:	ldr	x0, [x1, #2416]
  405948:	sub	x0, x0, #0x1
  40594c:	cmn	x0, #0x3
  405950:	b.hi	405970 <tigetstr@plt+0x32f0>  // b.pmore
  405954:	ldr	x0, [x1, #2424]
  405958:	sub	x0, x0, #0x1
  40595c:	cmn	x0, #0x3
  405960:	b.ls	405970 <tigetstr@plt+0x32f0>  // b.plast
  405964:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405968:	add	x0, x0, #0x17c
  40596c:	bl	4024e0 <_nc_warning@plt>
  405970:	ldr	x1, [x19, #32]
  405974:	ldr	x0, [x1, #2880]
  405978:	sub	x0, x0, #0x1
  40597c:	cmn	x0, #0x3
  405980:	b.hi	4059a0 <tigetstr@plt+0x3320>  // b.pmore
  405984:	ldr	x0, [x1, #2872]
  405988:	sub	x0, x0, #0x1
  40598c:	cmn	x0, #0x3
  405990:	b.ls	4059a0 <tigetstr@plt+0x3320>  // b.plast
  405994:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405998:	add	x0, x0, #0x1a1
  40599c:	bl	4024e0 <_nc_warning@plt>
  4059a0:	ldr	x1, [x19, #32]
  4059a4:	ldr	x0, [x1, #2872]
  4059a8:	sub	x0, x0, #0x1
  4059ac:	cmn	x0, #0x3
  4059b0:	b.hi	4059d0 <tigetstr@plt+0x3350>  // b.pmore
  4059b4:	ldr	x0, [x1, #2880]
  4059b8:	sub	x0, x0, #0x1
  4059bc:	cmn	x0, #0x3
  4059c0:	b.ls	4059d0 <tigetstr@plt+0x3350>  // b.plast
  4059c4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4059c8:	add	x0, x0, #0x1ca
  4059cc:	bl	4024e0 <_nc_warning@plt>
  4059d0:	ldr	x1, [x19, #32]
  4059d4:	ldr	x0, [x1, #2400]
  4059d8:	sub	x0, x0, #0x1
  4059dc:	cmn	x0, #0x3
  4059e0:	b.hi	405a00 <tigetstr@plt+0x3380>  // b.pmore
  4059e4:	ldr	x0, [x1, #2408]
  4059e8:	sub	x0, x0, #0x1
  4059ec:	cmn	x0, #0x3
  4059f0:	b.ls	405a00 <tigetstr@plt+0x3380>  // b.plast
  4059f4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4059f8:	add	x0, x0, #0x1f3
  4059fc:	bl	4024e0 <_nc_warning@plt>
  405a00:	ldr	x1, [x19, #32]
  405a04:	ldr	x0, [x1, #2408]
  405a08:	sub	x0, x0, #0x1
  405a0c:	cmn	x0, #0x3
  405a10:	b.hi	405a30 <tigetstr@plt+0x33b0>  // b.pmore
  405a14:	ldr	x0, [x1, #2400]
  405a18:	sub	x0, x0, #0x1
  405a1c:	cmn	x0, #0x3
  405a20:	b.ls	405a30 <tigetstr@plt+0x33b0>  // b.plast
  405a24:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405a28:	add	x0, x0, #0x219
  405a2c:	bl	4024e0 <_nc_warning@plt>
  405a30:	ldr	x1, [x19, #32]
  405a34:	ldr	x0, [x1, #2416]
  405a38:	sub	x2, x0, #0x1
  405a3c:	cmn	x2, #0x3
  405a40:	b.hi	405a68 <tigetstr@plt+0x33e8>  // b.pmore
  405a44:	ldr	x1, [x1, #2872]
  405a48:	sub	x2, x1, #0x1
  405a4c:	cmn	x2, #0x3
  405a50:	b.hi	405a68 <tigetstr@plt+0x33e8>  // b.pmore
  405a54:	bl	402540 <_nc_capcmp@plt>
  405a58:	cbnz	w0, 406640 <tigetstr@plt+0x3fc0>
  405a5c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405a60:	add	x0, x0, #0x23f
  405a64:	bl	4024e0 <_nc_warning@plt>
  405a68:	ldr	x1, [x19, #32]
  405a6c:	ldr	x0, [x1, #2424]
  405a70:	sub	x2, x0, #0x1
  405a74:	cmn	x2, #0x3
  405a78:	b.hi	405aa0 <tigetstr@plt+0x3420>  // b.pmore
  405a7c:	ldr	x1, [x1, #2880]
  405a80:	sub	x2, x1, #0x1
  405a84:	cmn	x2, #0x3
  405a88:	b.hi	405aa0 <tigetstr@plt+0x3420>  // b.pmore
  405a8c:	bl	402540 <_nc_capcmp@plt>
  405a90:	cbnz	w0, 406668 <tigetstr@plt+0x3fe8>
  405a94:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405a98:	add	x0, x0, #0x27d
  405a9c:	bl	4024e0 <_nc_warning@plt>
  405aa0:	ldr	x0, [x19, #24]
  405aa4:	ldr	w1, [x0, #52]
  405aa8:	tbnz	w1, #31, 405b2c <tigetstr@plt+0x34ac>
  405aac:	ldr	w0, [x0, #56]
  405ab0:	tbnz	w0, #31, 405b2c <tigetstr@plt+0x34ac>
  405ab4:	ldr	x0, [x19, #32]
  405ab8:	ldr	x1, [x0, #2416]
  405abc:	sub	x1, x1, #0x1
  405ac0:	cmn	x1, #0x3
  405ac4:	b.hi	405ad8 <tigetstr@plt+0x3458>  // b.pmore
  405ac8:	ldr	x1, [x0, #2424]
  405acc:	sub	x1, x1, #0x1
  405ad0:	cmn	x1, #0x3
  405ad4:	b.ls	405b00 <tigetstr@plt+0x3480>  // b.plast
  405ad8:	ldr	x1, [x0, #2872]
  405adc:	sub	x1, x1, #0x1
  405ae0:	cmn	x1, #0x3
  405ae4:	b.hi	405af8 <tigetstr@plt+0x3478>  // b.pmore
  405ae8:	ldr	x1, [x0, #2880]
  405aec:	sub	x1, x1, #0x1
  405af0:	cmn	x1, #0x3
  405af4:	b.ls	405b00 <tigetstr@plt+0x3480>  // b.plast
  405af8:	ldr	x1, [x0, #2408]
  405afc:	cbz	x1, 405b2c <tigetstr@plt+0x34ac>
  405b00:	ldr	x1, [x0, #2376]
  405b04:	sub	x1, x1, #0x1
  405b08:	cmn	x1, #0x3
  405b0c:	b.ls	405b2c <tigetstr@plt+0x34ac>  // b.plast
  405b10:	ldr	x0, [x0, #2384]
  405b14:	sub	x0, x0, #0x1
  405b18:	cmn	x0, #0x3
  405b1c:	b.ls	405b2c <tigetstr@plt+0x34ac>  // b.plast
  405b20:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405b24:	add	x0, x0, #0x2bb
  405b28:	bl	4024e0 <_nc_warning@plt>
  405b2c:	ldr	x2, [x19, #16]
  405b30:	ldr	x1, [x19, #32]
  405b34:	ldrb	w2, [x2, #27]
  405b38:	ldr	x0, [x1, #2400]
  405b3c:	sub	x0, x0, #0x1
  405b40:	cmn	x0, #0x3
  405b44:	cbz	w2, 406690 <tigetstr@plt+0x4010>
  405b48:	b.ls	405b68 <tigetstr@plt+0x34e8>  // b.plast
  405b4c:	ldr	x0, [x1, #2392]
  405b50:	sub	x0, x0, #0x1
  405b54:	cmn	x0, #0x3
  405b58:	b.ls	405b68 <tigetstr@plt+0x34e8>  // b.plast
  405b5c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405b60:	add	x0, x0, #0x2ed
  405b64:	bl	4024e0 <_nc_warning@plt>
  405b68:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405b6c:	add	x0, x0, #0x33e
  405b70:	bl	402680 <tigetstr@plt>
  405b74:	sub	x1, x0, #0x1
  405b78:	mov	x20, x0
  405b7c:	cmn	x1, #0x3
  405b80:	b.hi	405bdc <tigetstr@plt+0x355c>  // b.pmore
  405b84:	add	x5, sp, #0xbf
  405b88:	add	x4, sp, #0xf0
  405b8c:	add	x3, sp, #0xc8
  405b90:	add	x2, sp, #0xc0
  405b94:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  405b98:	add	x1, x1, #0x342
  405b9c:	bl	402590 <__isoc99_sscanf@plt>
  405ba0:	cmp	w0, #0x3
  405ba4:	b.ne	405bcc <tigetstr@plt+0x354c>  // b.any
  405ba8:	ldr	w0, [sp, #192]
  405bac:	cmp	w0, #0x0
  405bb0:	b.le	405bcc <tigetstr@plt+0x354c>
  405bb4:	ldr	w0, [sp, #200]
  405bb8:	cmp	w0, #0x0
  405bbc:	b.le	405bcc <tigetstr@plt+0x354c>
  405bc0:	ldr	w0, [sp, #240]
  405bc4:	cmp	w0, #0x0
  405bc8:	b.gt	405bdc <tigetstr@plt+0x355c>
  405bcc:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405bd0:	mov	x1, x20
  405bd4:	add	x0, x0, #0x34d
  405bd8:	bl	4024e0 <_nc_warning@plt>
  405bdc:	ldr	x0, [x19, #16]
  405be0:	ldrb	w1, [x0, #7]
  405be4:	cbz	w1, 4066b0 <tigetstr@plt+0x4030>
  405be8:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  405bec:	add	x1, x1, #0x375
  405bf0:	mov	x0, x21
  405bf4:	bl	4042e0 <tigetstr@plt+0x1c60>
  405bf8:	ldr	x1, [x19, #32]
  405bfc:	ldr	x0, [x1, #880]
  405c00:	sub	x0, x0, #0x1
  405c04:	cmn	x0, #0x3
  405c08:	b.hi	405c28 <tigetstr@plt+0x35a8>  // b.pmore
  405c0c:	ldr	x0, [x1, #424]
  405c10:	sub	x0, x0, #0x1
  405c14:	cmn	x0, #0x3
  405c18:	b.ls	405c28 <tigetstr@plt+0x35a8>  // b.plast
  405c1c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405c20:	add	x0, x0, #0x3fa
  405c24:	bl	4024e0 <_nc_warning@plt>
  405c28:	ldr	x1, [x19, #32]
  405c2c:	ldr	x0, [x1, #848]
  405c30:	sub	x0, x0, #0x1
  405c34:	cmn	x0, #0x3
  405c38:	b.hi	405c58 <tigetstr@plt+0x35d8>  // b.pmore
  405c3c:	ldr	x0, [x1, #176]
  405c40:	sub	x0, x0, #0x1
  405c44:	cmn	x0, #0x3
  405c48:	b.ls	405c58 <tigetstr@plt+0x35d8>  // b.plast
  405c4c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405c50:	add	x0, x0, #0x41e
  405c54:	bl	4024e0 <_nc_warning@plt>
  405c58:	ldr	x1, [x19, #32]
  405c5c:	ldr	x0, [x1, #880]
  405c60:	sub	x0, x0, #0x1
  405c64:	cmn	x0, #0x3
  405c68:	b.hi	405c88 <tigetstr@plt+0x3608>  // b.pmore
  405c6c:	ldr	x0, [x1, #848]
  405c70:	sub	x0, x0, #0x1
  405c74:	cmn	x0, #0x3
  405c78:	b.ls	405c88 <tigetstr@plt+0x3608>  // b.plast
  405c7c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405c80:	add	x0, x0, #0x442
  405c84:	bl	4024e0 <_nc_warning@plt>
  405c88:	ldr	x1, [x19, #32]
  405c8c:	ldr	x0, [x1, #856]
  405c90:	sub	x0, x0, #0x1
  405c94:	cmn	x0, #0x3
  405c98:	b.hi	405cb8 <tigetstr@plt+0x3638>  // b.pmore
  405c9c:	ldr	x0, [x1, #88]
  405ca0:	sub	x0, x0, #0x1
  405ca4:	cmn	x0, #0x3
  405ca8:	b.ls	405cb8 <tigetstr@plt+0x3638>  // b.plast
  405cac:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405cb0:	add	x0, x0, #0x46b
  405cb4:	bl	4024e0 <_nc_warning@plt>
  405cb8:	ldr	x1, [x19, #32]
  405cbc:	ldr	x0, [x1, #912]
  405cc0:	sub	x0, x0, #0x1
  405cc4:	cmn	x0, #0x3
  405cc8:	b.hi	405ce8 <tigetstr@plt+0x3668>  // b.pmore
  405ccc:	ldr	x0, [x1, #152]
  405cd0:	sub	x0, x0, #0x1
  405cd4:	cmn	x0, #0x3
  405cd8:	b.ls	405ce8 <tigetstr@plt+0x3668>  // b.plast
  405cdc:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405ce0:	add	x0, x0, #0x48f
  405ce4:	bl	4024e0 <_nc_warning@plt>
  405ce8:	ldr	x1, [x19, #32]
  405cec:	ldr	x0, [x1, #888]
  405cf0:	sub	x0, x0, #0x1
  405cf4:	cmn	x0, #0x3
  405cf8:	b.hi	405d18 <tigetstr@plt+0x3698>  // b.pmore
  405cfc:	ldr	x0, [x1, #112]
  405d00:	sub	x0, x0, #0x1
  405d04:	cmn	x0, #0x3
  405d08:	b.ls	405d18 <tigetstr@plt+0x3698>  // b.plast
  405d0c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405d10:	add	x0, x0, #0x4af
  405d14:	bl	4024e0 <_nc_warning@plt>
  405d18:	ldr	x1, [x19, #32]
  405d1c:	ldr	x0, [x1, #896]
  405d20:	sub	x0, x0, #0x1
  405d24:	cmn	x0, #0x3
  405d28:	b.hi	405d48 <tigetstr@plt+0x36c8>  // b.pmore
  405d2c:	ldr	x0, [x1, #136]
  405d30:	sub	x0, x0, #0x1
  405d34:	cmn	x0, #0x3
  405d38:	b.ls	405d48 <tigetstr@plt+0x36c8>  // b.plast
  405d3c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  405d40:	add	x0, x0, #0x4d3
  405d44:	bl	4024e0 <_nc_warning@plt>
  405d48:	ldr	x0, [x19, #32]
  405d4c:	ldr	x1, [x0, #856]
  405d50:	sub	x2, x1, #0x1
  405d54:	cmn	x2, #0x3
  405d58:	b.hi	4067f8 <tigetstr@plt+0x4178>  // b.pmore
  405d5c:	str	x1, [sp, #240]
  405d60:	mov	w1, #0x1                   	// #1
  405d64:	ldr	x3, [x0, #912]
  405d68:	sub	x4, x3, #0x1
  405d6c:	cmn	x4, #0x3
  405d70:	b.hi	405d80 <tigetstr@plt+0x3700>  // b.pmore
  405d74:	add	x4, sp, #0xf0
  405d78:	str	x3, [x4, w1, sxtw #3]
  405d7c:	add	w1, w1, #0x1
  405d80:	ldr	x3, [x0, #888]
  405d84:	sub	x4, x3, #0x1
  405d88:	cmn	x4, #0x3
  405d8c:	b.hi	405d9c <tigetstr@plt+0x371c>  // b.pmore
  405d90:	add	x4, sp, #0xf0
  405d94:	str	x3, [x4, w1, sxtw #3]
  405d98:	add	w1, w1, #0x1
  405d9c:	ldr	x3, [x0, #896]
  405da0:	sub	x0, x3, #0x1
  405da4:	cmn	x0, #0x3
  405da8:	b.hi	40769c <tigetstr@plt+0x501c>  // b.pmore
  405dac:	add	x0, sp, #0xf0
  405db0:	cmp	w1, #0x3
  405db4:	str	x3, [x0, w1, sxtw #3]
  405db8:	b.ne	4076a0 <tigetstr@plt+0x5020>  // b.any
  405dbc:	bl	403b44 <tigetstr@plt+0x14c4>
  405dc0:	ldr	x2, [x19, #32]
  405dc4:	ldr	x0, [x2, #88]
  405dc8:	sub	x21, x0, #0x1
  405dcc:	cmn	x21, #0x3
  405dd0:	b.hi	406800 <tigetstr@plt+0x4180>  // b.pmore
  405dd4:	mov	w1, #0x1                   	// #1
  405dd8:	str	x0, [sp, #240]
  405ddc:	ldr	x22, [x2, #152]
  405de0:	sub	x24, x22, #0x1
  405de4:	cmn	x24, #0x3
  405de8:	b.hi	405df8 <tigetstr@plt+0x3778>  // b.pmore
  405dec:	add	x3, sp, #0xf0
  405df0:	str	x22, [x3, w1, sxtw #3]
  405df4:	add	w1, w1, #0x1
  405df8:	ldr	x26, [x2, #112]
  405dfc:	sub	x27, x26, #0x1
  405e00:	cmn	x27, #0x3
  405e04:	b.hi	405e14 <tigetstr@plt+0x3794>  // b.pmore
  405e08:	add	x3, sp, #0xf0
  405e0c:	str	x26, [x3, w1, sxtw #3]
  405e10:	add	w1, w1, #0x1
  405e14:	ldr	x23, [x2, #136]
  405e18:	sub	x25, x23, #0x1
  405e1c:	cmn	x25, #0x3
  405e20:	b.hi	4075b0 <tigetstr@plt+0x4f30>  // b.pmore
  405e24:	add	x2, sp, #0xf0
  405e28:	cmp	w1, #0x3
  405e2c:	str	x23, [x2, w1, sxtw #3]
  405e30:	b.ne	4075b4 <tigetstr@plt+0x4f34>  // b.any
  405e34:	mov	x0, x2
  405e38:	bl	403b44 <tigetstr@plt+0x14c4>
  405e3c:	ldr	x20, [x19, #32]
  405e40:	ldr	x21, [x20, #1112]
  405e44:	ldr	x25, [x20, #1120]
  405e48:	sub	x1, x21, #0x1
  405e4c:	cmn	x1, #0x3
  405e50:	sub	x0, x25, #0x1
  405e54:	b.hi	4071e0 <tigetstr@plt+0x4b60>  // b.pmore
  405e58:	cmn	x0, #0x3
  405e5c:	b.hi	407218 <tigetstr@plt+0x4b98>  // b.pmore
  405e60:	ldr	x24, [x20, #1128]
  405e64:	sub	x0, x24, #0x1
  405e68:	cmn	x0, #0x3
  405e6c:	b.hi	407218 <tigetstr@plt+0x4b98>  // b.pmore
  405e70:	ldr	x23, [x20, #1136]
  405e74:	sub	x0, x23, #0x1
  405e78:	cmn	x0, #0x3
  405e7c:	b.hi	407218 <tigetstr@plt+0x4b98>  // b.pmore
  405e80:	ldr	x22, [x20, #1144]
  405e84:	sub	x0, x22, #0x1
  405e88:	cmn	x0, #0x3
  405e8c:	b.hi	407218 <tigetstr@plt+0x4b98>  // b.pmore
  405e90:	mov	x0, x21
  405e94:	bl	40440c <tigetstr@plt+0x1d8c>
  405e98:	strb	w0, [sp, #192]
  405e9c:	mov	x0, x25
  405ea0:	bl	40440c <tigetstr@plt+0x1d8c>
  405ea4:	strb	w0, [sp, #193]
  405ea8:	mov	x0, x24
  405eac:	bl	40440c <tigetstr@plt+0x1d8c>
  405eb0:	strb	w0, [sp, #194]
  405eb4:	mov	x0, x23
  405eb8:	bl	40440c <tigetstr@plt+0x1d8c>
  405ebc:	strb	w0, [sp, #195]
  405ec0:	mov	x0, x22
  405ec4:	bl	40440c <tigetstr@plt+0x1d8c>
  405ec8:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  405ecc:	add	x1, x1, #0x5b3
  405ed0:	strb	w0, [sp, #196]
  405ed4:	add	x0, sp, #0xc0
  405ed8:	strb	wzr, [sp, #197]
  405edc:	bl	402470 <strcmp@plt>
  405ee0:	cbz	w0, 4068b0 <tigetstr@plt+0x4230>
  405ee4:	mov	x0, x21
  405ee8:	bl	404468 <tigetstr@plt+0x1de8>
  405eec:	str	x0, [sp, #200]
  405ef0:	mov	x0, x25
  405ef4:	bl	404468 <tigetstr@plt+0x1de8>
  405ef8:	str	x0, [sp, #208]
  405efc:	mov	x0, x24
  405f00:	bl	404468 <tigetstr@plt+0x1de8>
  405f04:	str	x0, [sp, #216]
  405f08:	mov	x0, x23
  405f0c:	bl	404468 <tigetstr@plt+0x1de8>
  405f10:	str	x0, [sp, #224]
  405f14:	mov	x0, x22
  405f18:	add	x22, sp, #0xc8
  405f1c:	bl	404468 <tigetstr@plt+0x1de8>
  405f20:	str	x0, [sp, #232]
  405f24:	mov	x0, #0x0                   	// #0
  405f28:	ldr	x1, [x22, x0, lsl #3]
  405f2c:	tbnz	x1, #63, 4068b0 <tigetstr@plt+0x4230>
  405f30:	add	x0, x0, #0x1
  405f34:	cmp	x0, #0x5
  405f38:	b.ne	405f28 <tigetstr@plt+0x38a8>  // b.any
  405f3c:	mov	x2, x22
  405f40:	mov	w1, #0x0                   	// #0
  405f44:	mov	w0, #0x1                   	// #1
  405f48:	ldr	x4, [x2, #8]
  405f4c:	add	w0, w0, #0x1
  405f50:	ldr	x3, [x2], #8
  405f54:	cmp	x4, x3
  405f58:	cinc	w1, w1, gt
  405f5c:	cmp	w0, #0x5
  405f60:	b.ne	405f48 <tigetstr@plt+0x38c8>  // b.any
  405f64:	cmp	w1, #0x4
  405f68:	b.eq	406880 <tigetstr@plt+0x4200>  // b.none
  405f6c:	adrp	x23, 40c000 <tigetstr@plt+0x9980>
  405f70:	adrp	x24, 40b000 <tigetstr@plt+0x8980>
  405f74:	mov	w20, w0
  405f78:	add	x23, x23, #0x94
  405f7c:	add	x2, sp, #0xf0
  405f80:	add	x24, x24, #0x5cd
  405f84:	mov	x4, #0xffffffffffffffff    	// #-1
  405f88:	strb	wzr, [sp, #240]
  405f8c:	mov	x0, #0x0                   	// #0
  405f90:	mov	w1, #0xffffffff            	// #-1
  405f94:	mov	x21, #0x64                  	// #100
  405f98:	ldr	x3, [x22, x0, lsl #3]
  405f9c:	cmp	x3, x4
  405fa0:	b.le	405fb4 <tigetstr@plt+0x3934>
  405fa4:	cmp	x3, x21
  405fa8:	b.ge	405fb4 <tigetstr@plt+0x3934>  // b.tcont
  405fac:	mov	x21, x3
  405fb0:	mov	w1, w0
  405fb4:	add	x0, x0, #0x1
  405fb8:	cmp	x0, #0x5
  405fbc:	b.ne	405f98 <tigetstr@plt+0x3918>  // b.any
  405fc0:	cmp	w1, #0x4
  405fc4:	b.hi	406834 <tigetstr@plt+0x41b4>  // b.pmore
  405fc8:	ldrh	w0, [x23, w1, uxtw #1]
  405fcc:	adr	x1, 405fd8 <tigetstr@plt+0x3958>
  405fd0:	add	x0, x1, w0, sxth #2
  405fd4:	br	x0
  405fd8:	sub	w27, w27, #0x30
  405fdc:	mov	x0, x3
  405fe0:	cmp	w20, w27
  405fe4:	csel	w20, w20, w27, ge  // ge = tcont
  405fe8:	strb	w23, [x24, w27, sxtw]
  405fec:	b	40570c <tigetstr@plt+0x308c>
  405ff0:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  405ff4:	ldr	w0, [x0, #780]
  405ff8:	cmp	w0, #0x1
  405ffc:	b.ls	4055dc <tigetstr@plt+0x2f5c>  // b.plast
  406000:	mov	w2, w20
  406004:	mov	x1, x28
  406008:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  40600c:	add	x0, x0, #0xe3f
  406010:	bl	4024e0 <_nc_warning@plt>
  406014:	b	4055dc <tigetstr@plt+0x2f5c>
  406018:	ldrb	w1, [x24, x27]
  40601c:	cbnz	w1, 406030 <tigetstr@plt+0x39b0>
  406020:	mov	w2, w27
  406024:	mov	x1, x28
  406028:	mov	x0, x23
  40602c:	bl	4024e0 <_nc_warning@plt>
  406030:	add	x27, x27, #0x1
  406034:	b	405638 <tigetstr@plt+0x2fb8>
  406038:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  40603c:	mov	w3, w20
  406040:	mov	x2, x28
  406044:	mov	w1, w24
  406048:	add	x0, x0, #0xf15
  40604c:	b	40569c <tigetstr@plt+0x301c>
  406050:	cmp	w0, #0x24
  406054:	b.ne	406090 <tigetstr@plt+0x3a10>  // b.any
  406058:	ldrb	w0, [x22, #1]
  40605c:	cmp	w0, #0x3c
  406060:	b.ne	406090 <tigetstr@plt+0x3a10>  // b.any
  406064:	add	x0, x22, #0x2
  406068:	mov	w27, #0x0                   	// #0
  40606c:	mov	x28, x0
  406070:	mov	w24, #0x0                   	// #0
  406074:	mov	x23, #0x0                   	// #0
  406078:	str	x0, [sp, #128]
  40607c:	str	wzr, [sp, #144]
  406080:	ldrb	w1, [x28]
  406084:	cbnz	w1, 406098 <tigetstr@plt+0x3a18>
  406088:	str	x28, [sp, #120]
  40608c:	mov	x24, x22
  406090:	add	x22, x22, #0x1
  406094:	b	405798 <tigetstr@plt+0x3118>
  406098:	add	x0, x28, #0x1
  40609c:	str	x0, [sp, #120]
  4060a0:	cmp	w1, #0x3e
  4060a4:	b.ne	406110 <tigetstr@plt+0x3a90>  // b.any
  4060a8:	cbz	x23, 4075a8 <tigetstr@plt+0x4f28>
  4060ac:	mov	w2, #0x1                   	// #1
  4060b0:	add	x0, x28, #0x1
  4060b4:	str	x0, [sp, #120]
  4060b8:	cbz	w2, 406238 <tigetstr@plt+0x3bb8>
  4060bc:	ldr	x0, [sp, #128]
  4060c0:	add	x3, sp, #0xc8
  4060c4:	add	x2, sp, #0xf0
  4060c8:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  4060cc:	add	x1, x1, #0xf4a
  4060d0:	bl	402590 <__isoc99_sscanf@plt>
  4060d4:	cmp	w0, #0x2
  4060d8:	b.ne	4060f4 <tigetstr@plt+0x3a74>  // b.any
  4060dc:	ldrb	w1, [x23]
  4060e0:	ldrb	w0, [sp, #200]
  4060e4:	cmp	w1, w0
  4060e8:	b.ne	4060f4 <tigetstr@plt+0x3a74>  // b.any
  4060ec:	ldr	w0, [sp, #144]
  4060f0:	cbz	w0, 406190 <tigetstr@plt+0x3b10>
  4060f4:	ldr	x3, [sp, #128]
  4060f8:	mov	x1, x20
  4060fc:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  406100:	add	x0, x0, #0xf4f
  406104:	sub	w2, w28, w3
  406108:	bl	4024e0 <_nc_warning@plt>
  40610c:	b	40608c <tigetstr@plt+0x3a0c>
  406110:	cmp	w1, #0x2a
  406114:	cset	w2, eq  // eq = none
  406118:	cmp	w1, #0x2f
  40611c:	csinc	w2, w2, wzr, ne  // ne = any
  406120:	cbz	w2, 406144 <tigetstr@plt+0x3ac4>
  406124:	cmp	w1, #0x2a
  406128:	b.ne	407718 <tigetstr@plt+0x5098>  // b.any
  40612c:	add	w0, w24, #0x1
  406130:	cmp	x23, #0x0
  406134:	csel	x23, x23, x28, ne  // ne = any
  406138:	mov	w24, w0
  40613c:	ldr	x28, [sp, #120]
  406140:	b	406080 <tigetstr@plt+0x3a00>
  406144:	stp	w1, w2, [sp, #168]
  406148:	bl	402480 <__ctype_b_loc@plt>
  40614c:	ldr	w1, [sp, #168]
  406150:	ldr	x0, [x0]
  406154:	ubfiz	x3, x1, #1, #8
  406158:	ldrh	w0, [x0, x3]
  40615c:	tbnz	w0, #3, 406170 <tigetstr@plt+0x3af0>
  406160:	ldr	x0, [sp, #152]
  406164:	bl	4024f0 <strchr@plt>
  406168:	ldr	w2, [sp, #172]
  40616c:	cbz	x0, 4060b0 <tigetstr@plt+0x3a30>
  406170:	orr	w0, w24, w27
  406174:	cbz	w0, 406188 <tigetstr@plt+0x3b08>
  406178:	mov	w1, #0x1                   	// #1
  40617c:	mov	w0, w24
  406180:	str	w1, [sp, #144]
  406184:	b	406138 <tigetstr@plt+0x3ab8>
  406188:	mov	w27, #0x0                   	// #0
  40618c:	b	406138 <tigetstr@plt+0x3ab8>
  406190:	ldrb	w0, [x20]
  406194:	cmp	w0, #0x6b
  406198:	b.ne	4061b0 <tigetstr@plt+0x3b30>  // b.any
  40619c:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  4061a0:	mov	x1, x20
  4061a4:	add	x0, x0, #0xf6f
  4061a8:	bl	4024e0 <_nc_warning@plt>
  4061ac:	b	40608c <tigetstr@plt+0x3a0c>
  4061b0:	cbz	w24, 4061e8 <tigetstr@plt+0x3b68>
  4061b4:	mov	x28, #0x0                   	// #0
  4061b8:	ldr	x0, [sp, #160]
  4061bc:	ldr	x1, [x0, x28, lsl #3]
  4061c0:	mov	x0, x20
  4061c4:	bl	402470 <strcmp@plt>
  4061c8:	cbz	w0, 4061e8 <tigetstr@plt+0x3b68>
  4061cc:	add	x28, x28, #0x1
  4061d0:	cmp	x28, #0x1b
  4061d4:	b.ne	4061b8 <tigetstr@plt+0x3b38>  // b.any
  4061d8:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4061dc:	mov	x1, x20
  4061e0:	add	x0, x0, #0xe79
  4061e4:	b	4061a8 <tigetstr@plt+0x3b28>
  4061e8:	ldr	x0, [x19, #16]
  4061ec:	ldrb	w0, [x0, #20]
  4061f0:	cbnz	w0, 40608c <tigetstr@plt+0x3a0c>
  4061f4:	cbnz	w27, 40608c <tigetstr@plt+0x3a0c>
  4061f8:	ldr	x0, [x19]
  4061fc:	bl	402160 <_nc_first_name@plt>
  406200:	mov	w1, #0x2b                  	// #43
  406204:	bl	4024f0 <strchr@plt>
  406208:	cbnz	x0, 40608c <tigetstr@plt+0x3a0c>
  40620c:	cmp	w24, #0x0
  406210:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406214:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  406218:	add	x0, x0, #0xe1
  40621c:	add	x1, x1, #0xcf2
  406220:	mov	x2, x20
  406224:	csel	x1, x1, x0, ne  // ne = any
  406228:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  40622c:	add	x0, x0, #0xf89
  406230:	bl	4024e0 <_nc_warning@plt>
  406234:	b	40608c <tigetstr@plt+0x3a0c>
  406238:	mov	x24, x22
  40623c:	sub	x22, x28, #0x1
  406240:	b	406090 <tigetstr@plt+0x3a10>
  406244:	add	x4, sp, #0xf0
  406248:	mov	x0, x21
  40624c:	mov	x1, x4
  406250:	bl	403610 <tigetstr@plt+0xf90>
  406254:	cbz	x0, 4057f0 <tigetstr@plt+0x3170>
  406258:	ldr	w1, [sp, #240]
  40625c:	cmp	w1, #0x0
  406260:	b.le	4057f0 <tigetstr@plt+0x3170>
  406264:	mov	x1, x4
  406268:	bl	403610 <tigetstr@plt+0xf90>
  40626c:	cbz	x0, 4057f0 <tigetstr@plt+0x3170>
  406270:	ldr	w0, [sp, #240]
  406274:	cbnz	w0, 4057f0 <tigetstr@plt+0x3170>
  406278:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  40627c:	mov	x1, x20
  406280:	add	x0, x0, #0xfd9
  406284:	b	4057ec <tigetstr@plt+0x316c>
  406288:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  40628c:	ldrsw	x1, [sp, #112]
  406290:	ldr	x0, [x0, #4000]
  406294:	ldr	x20, [x0, x1, lsl #3]
  406298:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  40629c:	add	x23, x0, #0x10c
  4062a0:	add	x23, x23, #0x71e
  4062a4:	ldrsh	w24, [x23, x1, lsl #1]
  4062a8:	b	405840 <tigetstr@plt+0x31c0>
  4062ac:	mov	x0, x21
  4062b0:	bl	408680 <tigetstr@plt+0x6000>
  4062b4:	and	w24, w0, #0xff
  4062b8:	b	405840 <tigetstr@plt+0x31c0>
  4062bc:	mov	x1, x0
  4062c0:	mov	w2, w24
  4062c4:	mov	x0, x20
  4062c8:	bl	4021b0 <_nc_infotocap@plt>
  4062cc:	mov	x23, x0
  4062d0:	cbnz	x0, 4062e4 <tigetstr@plt+0x3c64>
  4062d4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4062d8:	mov	x1, x20
  4062dc:	add	x0, x0, #0xb
  4062e0:	b	405864 <tigetstr@plt+0x31e4>
  4062e4:	cmp	w24, #0x0
  4062e8:	b.le	40642c <tigetstr@plt+0x3dac>
  4062ec:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  4062f0:	mov	x0, x20
  4062f4:	add	x1, x1, #0x27
  4062f8:	bl	402470 <strcmp@plt>
  4062fc:	cbz	w0, 40633c <tigetstr@plt+0x3cbc>
  406300:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  406304:	mov	x0, x20
  406308:	add	x1, x1, #0x2c
  40630c:	bl	402470 <strcmp@plt>
  406310:	cbz	w0, 40633c <tigetstr@plt+0x3cbc>
  406314:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  406318:	mov	x0, x20
  40631c:	add	x1, x1, #0x31
  406320:	bl	402470 <strcmp@plt>
  406324:	cbz	w0, 40633c <tigetstr@plt+0x3cbc>
  406328:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  40632c:	mov	x0, x20
  406330:	add	x1, x1, #0x37
  406334:	bl	402470 <strcmp@plt>
  406338:	cbnz	w0, 406424 <tigetstr@plt+0x3da4>
  40633c:	ldr	x0, [x19, #24]
  406340:	ldr	w28, [x0, #52]
  406344:	mov	w0, #0x10                  	// #16
  406348:	cmp	w28, #0x10
  40634c:	csel	w28, w28, w0, le
  406350:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406354:	add	x0, x0, #0x6a
  406358:	mov	w24, #0x0                   	// #0
  40635c:	str	x0, [sp, #112]
  406360:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406364:	add	x0, x0, #0x3d
  406368:	str	x0, [sp, #120]
  40636c:	cmp	w24, w28
  406370:	b.ge	405868 <tigetstr@plt+0x31e8>  // b.tcont
  406374:	mov	w2, w24
  406378:	mov	x1, x21
  40637c:	mov	x0, x20
  406380:	bl	4039a0 <tigetstr@plt+0x1320>
  406384:	mov	w2, w24
  406388:	mov	x27, x0
  40638c:	mov	x1, x23
  406390:	mov	x0, x20
  406394:	bl	4039a0 <tigetstr@plt+0x1320>
  406398:	mov	x25, x0
  40639c:	mov	x1, x0
  4063a0:	mov	x0, x27
  4063a4:	bl	402470 <strcmp@plt>
  4063a8:	cbz	w0, 40640c <tigetstr@plt+0x3d8c>
  4063ac:	cbz	w22, 4063f0 <tigetstr@plt+0x3d70>
  4063b0:	adrp	x22, 420000 <tigetstr@plt+0x1d980>
  4063b4:	mov	x2, x20
  4063b8:	ldr	x1, [sp, #120]
  4063bc:	ldr	x22, [x22, #3856]
  4063c0:	ldr	x0, [x22]
  4063c4:	bl	402640 <fprintf@plt>
  4063c8:	ldr	x0, [x22]
  4063cc:	mov	x2, x21
  4063d0:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  4063d4:	add	x1, x1, #0x52
  4063d8:	bl	402640 <fprintf@plt>
  4063dc:	ldr	x0, [x22]
  4063e0:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  4063e4:	mov	x2, x23
  4063e8:	add	x1, x1, #0x5e
  4063ec:	bl	402640 <fprintf@plt>
  4063f0:	ldr	x0, [sp, #112]
  4063f4:	mov	x4, x25
  4063f8:	mov	x3, x27
  4063fc:	mov	w2, w24
  406400:	mov	x1, x20
  406404:	mov	w22, #0x0                   	// #0
  406408:	bl	4024e0 <_nc_warning@plt>
  40640c:	mov	x0, x27
  406410:	bl	4024b0 <free@plt>
  406414:	mov	x0, x25
  406418:	add	w24, w24, #0x1
  40641c:	bl	4024b0 <free@plt>
  406420:	b	40636c <tigetstr@plt+0x3cec>
  406424:	mov	w28, #0x5                   	// #5
  406428:	b	406350 <tigetstr@plt+0x3cd0>
  40642c:	b.ne	405868 <tigetstr@plt+0x31e8>  // b.any
  406430:	ldr	x1, [sp, #136]
  406434:	mov	x0, x21
  406438:	stp	xzr, xzr, [sp, #192]
  40643c:	adrp	x24, 40b000 <tigetstr@plt+0x8980>
  406440:	mov	x27, x21
  406444:	bl	4037f0 <tigetstr@plt+0x1170>
  406448:	add	x24, x24, #0xaf
  40644c:	add	x1, sp, #0xc8
  406450:	mov	x2, #0x0                   	// #0
  406454:	str	x0, [sp, #112]
  406458:	mov	x0, x23
  40645c:	bl	4036dc <tigetstr@plt+0x105c>
  406460:	mov	w25, #0x0                   	// #0
  406464:	mov	x28, x0
  406468:	add	x0, sp, #0xf0
  40646c:	str	x0, [sp, #120]
  406470:	ldr	x0, [sp, #112]
  406474:	cmp	x0, x27
  406478:	b.ls	406484 <tigetstr@plt+0x3e04>  // b.plast
  40647c:	ldrb	w0, [x28]
  406480:	cbnz	w0, 406498 <tigetstr@plt+0x3e18>
  406484:	cbz	w25, 405868 <tigetstr@plt+0x31e8>
  406488:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  40648c:	mov	x1, x20
  406490:	add	x0, x0, #0xb4
  406494:	b	405864 <tigetstr@plt+0x31e4>
  406498:	ldrb	w0, [x27]
  40649c:	cmp	w0, #0x5c
  4064a0:	b.ne	4064f8 <tigetstr@plt+0x3e78>  // b.any
  4064a4:	bl	402480 <__ctype_b_loc@plt>
  4064a8:	mov	x5, x27
  4064ac:	ldr	x0, [x0]
  4064b0:	ldrb	w1, [x5, #1]!
  4064b4:	ubfiz	x2, x1, #1, #8
  4064b8:	ldrh	w0, [x0, x2]
  4064bc:	tbz	w0, #2, 406534 <tigetstr@plt+0x3eb4>
  4064c0:	cmp	w1, #0x5e
  4064c4:	b.ne	406530 <tigetstr@plt+0x3eb0>  // b.any
  4064c8:	mov	x1, x24
  4064cc:	mov	x0, x28
  4064d0:	mov	x2, #0x4                   	// #4
  4064d4:	str	x5, [sp, #128]
  4064d8:	bl	4022b0 <strncmp@plt>
  4064dc:	ldr	x5, [sp, #128]
  4064e0:	cbnz	w0, 406530 <tigetstr@plt+0x3eb0>
  4064e4:	add	x1, x27, #0x2
  4064e8:	add	x3, x28, #0x4
  4064ec:	mov	x28, x3
  4064f0:	mov	x27, x1
  4064f4:	b	406470 <tigetstr@plt+0x3df0>
  4064f8:	cmp	w0, #0x24
  4064fc:	b.ne	406534 <tigetstr@plt+0x3eb4>  // b.any
  406500:	ldrb	w0, [x27, #1]
  406504:	cmp	w0, #0x3c
  406508:	b.ne	406534 <tigetstr@plt+0x3eb4>  // b.any
  40650c:	ldr	x1, [sp, #120]
  406510:	mov	x0, x27
  406514:	bl	4037f0 <tigetstr@plt+0x1170>
  406518:	mov	x1, x0
  40651c:	cmp	x27, x0
  406520:	b.eq	406534 <tigetstr@plt+0x3eb4>  // b.none
  406524:	mov	w25, w22
  406528:	mov	x3, x28
  40652c:	b	4064ec <tigetstr@plt+0x3e6c>
  406530:	mov	x27, x5
  406534:	ldrb	w0, [x28]
  406538:	cmp	w0, #0x5c
  40653c:	b.ne	406558 <tigetstr@plt+0x3ed8>  // b.any
  406540:	bl	402480 <__ctype_b_loc@plt>
  406544:	ldrb	w1, [x28, #1]
  406548:	ldr	x0, [x0]
  40654c:	ldrh	w0, [x0, x1, lsl #1]
  406550:	tbz	w0, #2, 406558 <tigetstr@plt+0x3ed8>
  406554:	add	x28, x28, #0x1
  406558:	mov	x1, x27
  40655c:	mov	x3, x28
  406560:	ldrb	w2, [x1], #1
  406564:	ldrb	w0, [x3], #1
  406568:	cmp	w2, w0
  40656c:	b.eq	4064ec <tigetstr@plt+0x3e6c>  // b.none
  406570:	mov	x3, x23
  406574:	mov	x2, x21
  406578:	mov	x1, x20
  40657c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406580:	add	x0, x0, #0xe7
  406584:	bl	4024e0 <_nc_warning@plt>
  406588:	b	405868 <tigetstr@plt+0x31e8>
  40658c:	cmp	w20, #0x2b
  406590:	b.le	4065b8 <tigetstr@plt+0x3f38>
  406594:	ldrh	w1, [x19, #62]
  406598:	sub	w0, w0, w1
  40659c:	ldr	x1, [x19, #48]
  4065a0:	sub	w0, w20, w0
  4065a4:	ldr	x0, [x1, w0, sxtw #3]
  4065a8:	mov	w1, #0x0                   	// #0
  4065ac:	add	w20, w20, #0x1
  4065b0:	bl	404528 <tigetstr@plt+0x1ea8>
  4065b4:	b	405888 <tigetstr@plt+0x3208>
  4065b8:	ldr	x0, [x21, w20, sxtw #3]
  4065bc:	b	4065a8 <tigetstr@plt+0x3f28>
  4065c0:	cmp	w20, #0x26
  4065c4:	b.le	4065f4 <tigetstr@plt+0x3f74>
  4065c8:	ldrh	w1, [x19, #64]
  4065cc:	sub	w0, w0, w1
  4065d0:	ldrh	w1, [x19, #62]
  4065d4:	sub	w0, w20, w0
  4065d8:	add	w0, w0, w1
  4065dc:	ldr	x1, [x19, #48]
  4065e0:	ldr	x0, [x1, w0, sxtw #3]
  4065e4:	mov	w1, #0x1                   	// #1
  4065e8:	add	w20, w20, #0x1
  4065ec:	bl	404528 <tigetstr@plt+0x1ea8>
  4065f0:	b	4058a0 <tigetstr@plt+0x3220>
  4065f4:	ldr	x0, [x21, w20, sxtw #3]
  4065f8:	b	4065e4 <tigetstr@plt+0x3f64>
  4065fc:	cmp	w20, #0x19d
  406600:	b.le	406638 <tigetstr@plt+0x3fb8>
  406604:	ldrh	w1, [x19, #66]
  406608:	ldrh	w2, [x19, #62]
  40660c:	sub	w0, w0, w1
  406610:	ldrh	w1, [x19, #64]
  406614:	sub	w0, w20, w0
  406618:	add	w1, w1, w2
  40661c:	add	w0, w0, w1
  406620:	ldr	x1, [x19, #48]
  406624:	ldr	x0, [x1, w0, sxtw #3]
  406628:	mov	w1, #0x2                   	// #2
  40662c:	add	w20, w20, #0x1
  406630:	bl	404528 <tigetstr@plt+0x1ea8>
  406634:	b	4058b8 <tigetstr@plt+0x3238>
  406638:	ldr	x0, [x21, w20, sxtw #3]
  40663c:	b	406628 <tigetstr@plt+0x3fa8>
  406640:	ldp	x1, x0, [x19, #24]
  406644:	ldr	w2, [x1, #52]
  406648:	ldr	x1, [x0, #2872]
  40664c:	ldr	x0, [x0, #2416]
  406650:	bl	4038e0 <tigetstr@plt+0x1260>
  406654:	tst	w0, #0xff
  406658:	b.eq	405a68 <tigetstr@plt+0x33e8>  // b.none
  40665c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406660:	add	x0, x0, #0x263
  406664:	b	405a64 <tigetstr@plt+0x33e4>
  406668:	ldp	x1, x0, [x19, #24]
  40666c:	ldr	w2, [x1, #52]
  406670:	ldr	x1, [x0, #2880]
  406674:	ldr	x0, [x0, #2424]
  406678:	bl	4038e0 <tigetstr@plt+0x1260>
  40667c:	tst	w0, #0xff
  406680:	b.eq	405aa0 <tigetstr@plt+0x3420>  // b.none
  406684:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406688:	add	x0, x0, #0x2a1
  40668c:	b	405a9c <tigetstr@plt+0x341c>
  406690:	b.ls	4066a4 <tigetstr@plt+0x4024>  // b.plast
  406694:	ldr	x0, [x1, #2392]
  406698:	sub	x0, x0, #0x1
  40669c:	cmn	x0, #0x3
  4066a0:	b.hi	405b68 <tigetstr@plt+0x34e8>  // b.pmore
  4066a4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4066a8:	add	x0, x0, #0x31a
  4066ac:	b	405b64 <tigetstr@plt+0x34e4>
  4066b0:	ldrb	w0, [x0, #6]
  4066b4:	cbz	w0, 4066c4 <tigetstr@plt+0x4044>
  4066b8:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  4066bc:	add	x1, x1, #0x37f
  4066c0:	b	405bf0 <tigetstr@plt+0x3570>
  4066c4:	ldr	x0, [x19]
  4066c8:	mov	w1, #0x2b                  	// #43
  4066cc:	bl	4024f0 <strchr@plt>
  4066d0:	cbnz	x0, 405bf8 <tigetstr@plt+0x3578>
  4066d4:	ldr	x2, [x19, #32]
  4066d8:	ldr	x1, [x2, #80]
  4066dc:	ldr	x0, [x2, #64]
  4066e0:	sub	x1, x1, #0x1
  4066e4:	cmn	x1, #0x3
  4066e8:	b.ls	4067c4 <tigetstr@plt+0x4144>  // b.plast
  4066ec:	sub	x0, x0, #0x1
  4066f0:	cmn	x0, #0x3
  4066f4:	mov	w0, #0x0                   	// #0
  4066f8:	cset	w1, ls  // ls = plast
  4066fc:	ldr	x3, [x2, #96]
  406700:	sub	x3, x3, #0x1
  406704:	cmn	x3, #0x3
  406708:	b.hi	406714 <tigetstr@plt+0x4094>  // b.pmore
  40670c:	add	w1, w1, #0x1
  406710:	add	w0, w0, #0x1
  406714:	ldr	x3, [x2, #120]
  406718:	sub	x3, x3, #0x1
  40671c:	cmn	x3, #0x3
  406720:	b.hi	40672c <tigetstr@plt+0x40ac>  // b.pmore
  406724:	mov	w0, #0xa                   	// #10
  406728:	mov	w1, w0
  40672c:	ldr	x3, [x2, #144]
  406730:	sub	x3, x3, #0x1
  406734:	cmn	x3, #0x3
  406738:	b.hi	406744 <tigetstr@plt+0x40c4>  // b.pmore
  40673c:	add	w1, w1, #0x1
  406740:	add	w0, w0, #0x1
  406744:	ldr	x3, [x2, #1016]
  406748:	sub	x3, x3, #0x1
  40674c:	cmn	x3, #0x3
  406750:	b.hi	406758 <tigetstr@plt+0x40d8>  // b.pmore
  406754:	add	w0, w0, #0x1
  406758:	ldr	x3, [x2, #88]
  40675c:	sub	x3, x3, #0x1
  406760:	cmn	x3, #0x3
  406764:	b.hi	40676c <tigetstr@plt+0x40ec>  // b.pmore
  406768:	add	w1, w1, #0x1
  40676c:	ldr	x3, [x2, #152]
  406770:	sub	x3, x3, #0x1
  406774:	cmn	x3, #0x3
  406778:	b.hi	406780 <tigetstr@plt+0x4100>  // b.pmore
  40677c:	add	w1, w1, #0x1
  406780:	ldr	x3, [x2, #112]
  406784:	sub	x3, x3, #0x1
  406788:	cmn	x3, #0x3
  40678c:	b.hi	406794 <tigetstr@plt+0x4114>  // b.pmore
  406790:	add	w0, w0, #0x1
  406794:	ldr	x2, [x2, #136]
  406798:	sub	x2, x2, #0x1
  40679c:	cmn	x2, #0x3
  4067a0:	b.hi	4067a8 <tigetstr@plt+0x4128>  // b.pmore
  4067a4:	add	w0, w0, #0x1
  4067a8:	cmp	w0, #0x1
  4067ac:	ccmp	w1, #0x1, #0x0, le
  4067b0:	b.gt	4067d0 <tigetstr@plt+0x4150>
  4067b4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4067b8:	add	x0, x0, #0x38c
  4067bc:	bl	4024e0 <_nc_warning@plt>
  4067c0:	b	405bf8 <tigetstr@plt+0x3578>
  4067c4:	mov	w0, #0xa                   	// #10
  4067c8:	mov	w1, w0
  4067cc:	b	4066fc <tigetstr@plt+0x407c>
  4067d0:	cmp	w0, #0x1
  4067d4:	b.gt	4067e4 <tigetstr@plt+0x4164>
  4067d8:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4067dc:	add	x0, x0, #0x3ad
  4067e0:	b	4067bc <tigetstr@plt+0x413c>
  4067e4:	cmp	w1, #0x1
  4067e8:	b.gt	405bf8 <tigetstr@plt+0x3578>
  4067ec:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4067f0:	add	x0, x0, #0x3d5
  4067f4:	b	4067bc <tigetstr@plt+0x413c>
  4067f8:	mov	w1, #0x0                   	// #0
  4067fc:	b	405d64 <tigetstr@plt+0x36e4>
  406800:	mov	w1, #0x0                   	// #0
  406804:	b	405ddc <tigetstr@plt+0x375c>
  406808:	mov	w20, #0x0                   	// #0
  40680c:	b	4075d0 <tigetstr@plt+0x4f50>
  406810:	cmn	x25, #0x3
  406814:	b.ls	407614 <tigetstr@plt+0x4f94>  // b.plast
  406818:	cbz	w20, 405e3c <tigetstr@plt+0x37bc>
  40681c:	b	407624 <tigetstr@plt+0x4fa4>
  406820:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  406824:	add	x1, x1, #0x5b9
  406828:	mov	x0, x2
  40682c:	bl	4022d0 <strcat@plt>
  406830:	mov	x2, x0
  406834:	subs	w20, w20, #0x1
  406838:	b.eq	406870 <tigetstr@plt+0x41f0>  // b.none
  40683c:	mov	x4, x21
  406840:	b	405f8c <tigetstr@plt+0x390c>
  406844:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  406848:	add	x1, x1, #0x5be
  40684c:	b	406828 <tigetstr@plt+0x41a8>
  406850:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  406854:	add	x1, x1, #0x5c3
  406858:	b	406828 <tigetstr@plt+0x41a8>
  40685c:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  406860:	add	x1, x1, #0x5c8
  406864:	b	406828 <tigetstr@plt+0x41a8>
  406868:	mov	x1, x24
  40686c:	b	406828 <tigetstr@plt+0x41a8>
  406870:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406874:	add	x1, sp, #0xf0
  406878:	add	x0, x0, #0x5d2
  40687c:	bl	4024e0 <_nc_warning@plt>
  406880:	ldr	x1, [x19, #32]
  406884:	ldr	x0, [x1, #616]
  406888:	sub	x0, x0, #0x1
  40688c:	cmn	x0, #0x3
  406890:	b.hi	4068b0 <tigetstr@plt+0x4230>  // b.pmore
  406894:	ldr	x0, [x1, #472]
  406898:	sub	x0, x0, #0x1
  40689c:	cmn	x0, #0x3
  4068a0:	b.ls	4068b0 <tigetstr@plt+0x4230>  // b.plast
  4068a4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4068a8:	add	x0, x0, #0x615
  4068ac:	bl	4024e0 <_nc_warning@plt>
  4068b0:	ldr	x1, [x19, #32]
  4068b4:	ldr	x0, [x1, #2560]
  4068b8:	sub	x0, x0, #0x1
  4068bc:	cmn	x0, #0x3
  4068c0:	b.hi	4068e0 <tigetstr@plt+0x4260>  // b.pmore
  4068c4:	ldr	x0, [x1, #2472]
  4068c8:	sub	x0, x0, #0x1
  4068cc:	cmn	x0, #0x3
  4068d0:	b.ls	4068e0 <tigetstr@plt+0x4260>  // b.plast
  4068d4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4068d8:	add	x0, x0, #0x62a
  4068dc:	bl	4024e0 <_nc_warning@plt>
  4068e0:	ldr	x1, [x19, #32]
  4068e4:	ldr	x0, [x1, #2472]
  4068e8:	sub	x0, x0, #0x1
  4068ec:	cmn	x0, #0x3
  4068f0:	b.hi	406910 <tigetstr@plt+0x4290>  // b.pmore
  4068f4:	ldr	x0, [x1, #2560]
  4068f8:	sub	x0, x0, #0x1
  4068fc:	cmn	x0, #0x3
  406900:	b.ls	406910 <tigetstr@plt+0x4290>  // b.plast
  406904:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406908:	add	x0, x0, #0x65c
  40690c:	bl	4024e0 <_nc_warning@plt>
  406910:	ldr	x1, [x19, #32]
  406914:	ldr	x0, [x1, #2568]
  406918:	sub	x0, x0, #0x1
  40691c:	cmn	x0, #0x3
  406920:	b.hi	406940 <tigetstr@plt+0x42c0>  // b.pmore
  406924:	ldr	x0, [x1, #2488]
  406928:	sub	x0, x0, #0x1
  40692c:	cmn	x0, #0x3
  406930:	b.ls	406940 <tigetstr@plt+0x42c0>  // b.plast
  406934:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406938:	add	x0, x0, #0x68e
  40693c:	bl	4024e0 <_nc_warning@plt>
  406940:	ldr	x1, [x19, #32]
  406944:	ldr	x0, [x1, #2488]
  406948:	sub	x0, x0, #0x1
  40694c:	cmn	x0, #0x3
  406950:	b.hi	406970 <tigetstr@plt+0x42f0>  // b.pmore
  406954:	ldr	x0, [x1, #2568]
  406958:	sub	x0, x0, #0x1
  40695c:	cmn	x0, #0x3
  406960:	b.ls	406970 <tigetstr@plt+0x42f0>  // b.plast
  406964:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406968:	add	x0, x0, #0x6ba
  40696c:	bl	4024e0 <_nc_warning@plt>
  406970:	ldr	x1, [x19, #32]
  406974:	ldr	x0, [x1, #2576]
  406978:	sub	x0, x0, #0x1
  40697c:	cmn	x0, #0x3
  406980:	b.hi	4069a0 <tigetstr@plt+0x4320>  // b.pmore
  406984:	ldr	x0, [x1, #2496]
  406988:	sub	x0, x0, #0x1
  40698c:	cmn	x0, #0x3
  406990:	b.ls	4069a0 <tigetstr@plt+0x4320>  // b.plast
  406994:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406998:	add	x0, x0, #0x6e6
  40699c:	bl	4024e0 <_nc_warning@plt>
  4069a0:	ldr	x1, [x19, #32]
  4069a4:	ldr	x0, [x1, #2496]
  4069a8:	sub	x0, x0, #0x1
  4069ac:	cmn	x0, #0x3
  4069b0:	b.hi	4069d0 <tigetstr@plt+0x4350>  // b.pmore
  4069b4:	ldr	x0, [x1, #2576]
  4069b8:	sub	x0, x0, #0x1
  4069bc:	cmn	x0, #0x3
  4069c0:	b.ls	4069d0 <tigetstr@plt+0x4350>  // b.plast
  4069c4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4069c8:	add	x0, x0, #0x714
  4069cc:	bl	4024e0 <_nc_warning@plt>
  4069d0:	ldr	x1, [x19, #32]
  4069d4:	ldr	x0, [x1, #2584]
  4069d8:	sub	x0, x0, #0x1
  4069dc:	cmn	x0, #0x3
  4069e0:	b.hi	406a00 <tigetstr@plt+0x4380>  // b.pmore
  4069e4:	ldr	x0, [x1, #2504]
  4069e8:	sub	x0, x0, #0x1
  4069ec:	cmn	x0, #0x3
  4069f0:	b.ls	406a00 <tigetstr@plt+0x4380>  // b.plast
  4069f4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4069f8:	add	x0, x0, #0x742
  4069fc:	bl	4024e0 <_nc_warning@plt>
  406a00:	ldr	x1, [x19, #32]
  406a04:	ldr	x0, [x1, #2504]
  406a08:	sub	x0, x0, #0x1
  406a0c:	cmn	x0, #0x3
  406a10:	b.hi	406a30 <tigetstr@plt+0x43b0>  // b.pmore
  406a14:	ldr	x0, [x1, #2584]
  406a18:	sub	x0, x0, #0x1
  406a1c:	cmn	x0, #0x3
  406a20:	b.ls	406a30 <tigetstr@plt+0x43b0>  // b.plast
  406a24:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406a28:	add	x0, x0, #0x76a
  406a2c:	bl	4024e0 <_nc_warning@plt>
  406a30:	ldr	x1, [x19, #32]
  406a34:	ldr	x0, [x1, #2592]
  406a38:	sub	x0, x0, #0x1
  406a3c:	cmn	x0, #0x3
  406a40:	b.hi	406a60 <tigetstr@plt+0x43e0>  // b.pmore
  406a44:	ldr	x0, [x1, #2528]
  406a48:	sub	x0, x0, #0x1
  406a4c:	cmn	x0, #0x3
  406a50:	b.ls	406a60 <tigetstr@plt+0x43e0>  // b.plast
  406a54:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406a58:	add	x0, x0, #0x792
  406a5c:	bl	4024e0 <_nc_warning@plt>
  406a60:	ldr	x1, [x19, #32]
  406a64:	ldr	x0, [x1, #2528]
  406a68:	sub	x0, x0, #0x1
  406a6c:	cmn	x0, #0x3
  406a70:	b.hi	406a90 <tigetstr@plt+0x4410>  // b.pmore
  406a74:	ldr	x0, [x1, #2592]
  406a78:	sub	x0, x0, #0x1
  406a7c:	cmn	x0, #0x3
  406a80:	b.ls	406a90 <tigetstr@plt+0x4410>  // b.plast
  406a84:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406a88:	add	x0, x0, #0x7bc
  406a8c:	bl	4024e0 <_nc_warning@plt>
  406a90:	ldr	x1, [x19, #32]
  406a94:	ldr	x0, [x1, #2600]
  406a98:	sub	x0, x0, #0x1
  406a9c:	cmn	x0, #0x3
  406aa0:	b.hi	406ac0 <tigetstr@plt+0x4440>  // b.pmore
  406aa4:	ldr	x0, [x1, #2536]
  406aa8:	sub	x0, x0, #0x1
  406aac:	cmn	x0, #0x3
  406ab0:	b.ls	406ac0 <tigetstr@plt+0x4440>  // b.plast
  406ab4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406ab8:	add	x0, x0, #0x7e6
  406abc:	bl	4024e0 <_nc_warning@plt>
  406ac0:	ldr	x1, [x19, #32]
  406ac4:	ldr	x0, [x1, #2536]
  406ac8:	sub	x0, x0, #0x1
  406acc:	cmn	x0, #0x3
  406ad0:	b.hi	406af0 <tigetstr@plt+0x4470>  // b.pmore
  406ad4:	ldr	x0, [x1, #2600]
  406ad8:	sub	x0, x0, #0x1
  406adc:	cmn	x0, #0x3
  406ae0:	b.ls	406af0 <tigetstr@plt+0x4470>  // b.plast
  406ae4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406ae8:	add	x0, x0, #0x816
  406aec:	bl	4024e0 <_nc_warning@plt>
  406af0:	ldr	x1, [x19, #32]
  406af4:	ldr	x0, [x1, #2608]
  406af8:	sub	x0, x0, #0x1
  406afc:	cmn	x0, #0x3
  406b00:	b.hi	406b20 <tigetstr@plt+0x44a0>  // b.pmore
  406b04:	ldr	x0, [x1, #2544]
  406b08:	sub	x0, x0, #0x1
  406b0c:	cmn	x0, #0x3
  406b10:	b.ls	406b20 <tigetstr@plt+0x44a0>  // b.plast
  406b14:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406b18:	add	x0, x0, #0x846
  406b1c:	bl	4024e0 <_nc_warning@plt>
  406b20:	ldr	x1, [x19, #32]
  406b24:	ldr	x0, [x1, #2544]
  406b28:	sub	x0, x0, #0x1
  406b2c:	cmn	x0, #0x3
  406b30:	b.hi	406b50 <tigetstr@plt+0x44d0>  // b.pmore
  406b34:	ldr	x0, [x1, #2608]
  406b38:	sub	x0, x0, #0x1
  406b3c:	cmn	x0, #0x3
  406b40:	b.ls	406b50 <tigetstr@plt+0x44d0>  // b.plast
  406b44:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406b48:	add	x0, x0, #0x87a
  406b4c:	bl	4024e0 <_nc_warning@plt>
  406b50:	ldr	x1, [x19, #32]
  406b54:	ldr	x0, [x1, #2616]
  406b58:	sub	x0, x0, #0x1
  406b5c:	cmn	x0, #0x3
  406b60:	b.hi	406b80 <tigetstr@plt+0x4500>  // b.pmore
  406b64:	ldr	x0, [x1, #2552]
  406b68:	sub	x0, x0, #0x1
  406b6c:	cmn	x0, #0x3
  406b70:	b.ls	406b80 <tigetstr@plt+0x4500>  // b.plast
  406b74:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406b78:	add	x0, x0, #0x8ae
  406b7c:	bl	4024e0 <_nc_warning@plt>
  406b80:	ldr	x1, [x19, #32]
  406b84:	ldr	x0, [x1, #2552]
  406b88:	sub	x0, x0, #0x1
  406b8c:	cmn	x0, #0x3
  406b90:	b.hi	406bb0 <tigetstr@plt+0x4530>  // b.pmore
  406b94:	ldr	x0, [x1, #2616]
  406b98:	sub	x0, x0, #0x1
  406b9c:	cmn	x0, #0x3
  406ba0:	b.ls	406bb0 <tigetstr@plt+0x4530>  // b.plast
  406ba4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406ba8:	add	x0, x0, #0x8d8
  406bac:	bl	4024e0 <_nc_warning@plt>
  406bb0:	ldr	x1, [x19, #32]
  406bb4:	ldr	x0, [x1, #2776]
  406bb8:	sub	x0, x0, #0x1
  406bbc:	cmn	x0, #0x3
  406bc0:	b.hi	406be0 <tigetstr@plt+0x4560>  // b.pmore
  406bc4:	ldr	x0, [x1, #2792]
  406bc8:	sub	x0, x0, #0x1
  406bcc:	cmn	x0, #0x3
  406bd0:	b.ls	406be0 <tigetstr@plt+0x4560>  // b.plast
  406bd4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406bd8:	add	x0, x0, #0x902
  406bdc:	bl	4024e0 <_nc_warning@plt>
  406be0:	ldr	x1, [x19, #32]
  406be4:	ldr	x0, [x1, #2728]
  406be8:	sub	x0, x0, #0x1
  406bec:	cmn	x0, #0x3
  406bf0:	b.hi	406c10 <tigetstr@plt+0x4590>  // b.pmore
  406bf4:	ldr	x0, [x1, #2720]
  406bf8:	sub	x0, x0, #0x1
  406bfc:	cmn	x0, #0x3
  406c00:	b.ls	406c10 <tigetstr@plt+0x4590>  // b.plast
  406c04:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406c08:	add	x0, x0, #0x92e
  406c0c:	bl	4024e0 <_nc_warning@plt>
  406c10:	ldr	x1, [x19, #32]
  406c14:	ldr	x0, [x1, #2736]
  406c18:	sub	x0, x0, #0x1
  406c1c:	cmn	x0, #0x3
  406c20:	b.hi	406c40 <tigetstr@plt+0x45c0>  // b.pmore
  406c24:	ldr	x0, [x1, #2168]
  406c28:	sub	x0, x0, #0x1
  406c2c:	cmn	x0, #0x3
  406c30:	b.ls	406c40 <tigetstr@plt+0x45c0>  // b.plast
  406c34:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406c38:	add	x0, x0, #0x95e
  406c3c:	bl	4024e0 <_nc_warning@plt>
  406c40:	ldr	x1, [x19, #32]
  406c44:	ldr	x0, [x1, #2744]
  406c48:	sub	x0, x0, #0x1
  406c4c:	cmn	x0, #0x3
  406c50:	b.hi	406c70 <tigetstr@plt+0x45f0>  // b.pmore
  406c54:	ldr	x0, [x1, #2176]
  406c58:	sub	x0, x0, #0x1
  406c5c:	cmn	x0, #0x3
  406c60:	b.ls	406c70 <tigetstr@plt+0x45f0>  // b.plast
  406c64:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406c68:	add	x0, x0, #0x98a
  406c6c:	bl	4024e0 <_nc_warning@plt>
  406c70:	ldr	x1, [x19, #32]
  406c74:	ldr	x0, [x1, #2760]
  406c78:	sub	x0, x0, #0x1
  406c7c:	cmn	x0, #0x3
  406c80:	b.hi	406ca0 <tigetstr@plt+0x4620>  // b.pmore
  406c84:	ldr	x0, [x1, #2752]
  406c88:	sub	x0, x0, #0x1
  406c8c:	cmn	x0, #0x3
  406c90:	b.ls	406ca0 <tigetstr@plt+0x4620>  // b.plast
  406c94:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406c98:	add	x0, x0, #0x9b8
  406c9c:	bl	4024e0 <_nc_warning@plt>
  406ca0:	ldr	x1, [x19, #32]
  406ca4:	ldr	x0, [x1, #2680]
  406ca8:	sub	x0, x0, #0x1
  406cac:	cmn	x0, #0x3
  406cb0:	b.hi	406cd0 <tigetstr@plt+0x4650>  // b.pmore
  406cb4:	ldr	x0, [x1, #2632]
  406cb8:	sub	x0, x0, #0x1
  406cbc:	cmn	x0, #0x3
  406cc0:	b.ls	406cd0 <tigetstr@plt+0x4650>  // b.plast
  406cc4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406cc8:	add	x0, x0, #0x9e2
  406ccc:	bl	4024e0 <_nc_warning@plt>
  406cd0:	ldr	x1, [x19, #32]
  406cd4:	ldr	x0, [x1, #2688]
  406cd8:	sub	x0, x0, #0x1
  406cdc:	cmn	x0, #0x3
  406ce0:	b.hi	406d00 <tigetstr@plt+0x4680>  // b.pmore
  406ce4:	ldr	x0, [x1, #2640]
  406ce8:	sub	x0, x0, #0x1
  406cec:	cmn	x0, #0x3
  406cf0:	b.ls	406d00 <tigetstr@plt+0x4680>  // b.plast
  406cf4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406cf8:	add	x0, x0, #0xa04
  406cfc:	bl	4024e0 <_nc_warning@plt>
  406d00:	ldr	x1, [x19, #32]
  406d04:	ldr	x0, [x1, #2696]
  406d08:	sub	x0, x0, #0x1
  406d0c:	cmn	x0, #0x3
  406d10:	b.hi	406d30 <tigetstr@plt+0x46b0>  // b.pmore
  406d14:	ldr	x0, [x1, #2648]
  406d18:	sub	x0, x0, #0x1
  406d1c:	cmn	x0, #0x3
  406d20:	b.ls	406d30 <tigetstr@plt+0x46b0>  // b.plast
  406d24:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406d28:	add	x0, x0, #0xa26
  406d2c:	bl	4024e0 <_nc_warning@plt>
  406d30:	ldr	x1, [x19, #32]
  406d34:	ldr	x0, [x1, #2704]
  406d38:	sub	x0, x0, #0x1
  406d3c:	cmn	x0, #0x3
  406d40:	b.hi	406d60 <tigetstr@plt+0x46e0>  // b.pmore
  406d44:	ldr	x0, [x1, #2664]
  406d48:	sub	x0, x0, #0x1
  406d4c:	cmn	x0, #0x3
  406d50:	b.ls	406d60 <tigetstr@plt+0x46e0>  // b.plast
  406d54:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406d58:	add	x0, x0, #0xa4a
  406d5c:	bl	4024e0 <_nc_warning@plt>
  406d60:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  406d64:	ldr	x0, [x0, #3912]
  406d68:	ldrb	w0, [x0]
  406d6c:	cbz	w0, 406e50 <tigetstr@plt+0x47d0>
  406d70:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406d74:	add	x0, x0, #0xb3c
  406d78:	bl	4022f0 <tigetflag@plt>
  406d7c:	mov	w22, w0
  406d80:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406d84:	add	x0, x0, #0xa99
  406d88:	bl	4022f0 <tigetflag@plt>
  406d8c:	mov	w20, w0
  406d90:	ldr	x0, [x19, #16]
  406d94:	ldrb	w25, [x0, #28]
  406d98:	ldr	x0, [x19]
  406d9c:	bl	402160 <_nc_first_name@plt>
  406da0:	mov	x24, x0
  406da4:	mov	x2, #0x6                   	// #6
  406da8:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  406dac:	add	x1, x1, #0xa68
  406db0:	bl	4022b0 <strncmp@plt>
  406db4:	mov	w26, w0
  406db8:	cbnz	w0, 4072c0 <tigetstr@plt+0x4c40>
  406dbc:	mov	x0, x24
  406dc0:	mov	w1, #0x2e                  	// #46
  406dc4:	bl	4024f0 <strchr@plt>
  406dc8:	cmp	x0, #0x0
  406dcc:	cset	w23, eq  // eq = none
  406dd0:	ldr	x21, [x19, #32]
  406dd4:	and	w0, w20, #0xff
  406dd8:	cmp	w25, #0x2
  406ddc:	csel	w25, w25, wzr, cc  // cc = lo, ul, last
  406de0:	cmp	w0, #0x2
  406de4:	ldr	x1, [x21, #2840]
  406de8:	and	w0, w22, #0xff
  406dec:	csel	w20, w20, wzr, cc  // cc = lo, ul, last
  406df0:	cmp	w0, #0x2
  406df4:	sub	x27, x1, #0x1
  406df8:	csel	w22, w22, wzr, cc  // cc = lo, ul, last
  406dfc:	cmn	x27, #0x3
  406e00:	b.hi	4072c8 <tigetstr@plt+0x4c48>  // b.pmore
  406e04:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406e08:	add	x0, x0, #0xa6f
  406e0c:	bl	402470 <strcmp@plt>
  406e10:	cmp	w0, #0x0
  406e14:	cset	w28, eq  // eq = none
  406e18:	ldr	x0, [x21, #2384]
  406e1c:	sub	x1, x0, #0x1
  406e20:	cmn	x1, #0x3
  406e24:	b.hi	4072d0 <tigetstr@plt+0x4c50>  // b.pmore
  406e28:	bl	403d54 <tigetstr@plt+0x16d4>
  406e2c:	and	w21, w0, #0xff
  406e30:	cmp	w22, #0x0
  406e34:	cset	w0, ne  // ne = any
  406e38:	cmp	w20, #0x0
  406e3c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406e40:	b.eq	4072e8 <tigetstr@plt+0x4c68>  // b.none
  406e44:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406e48:	add	x0, x0, #0xa73
  406e4c:	bl	4024e0 <_nc_warning@plt>
  406e50:	ldr	x1, [x19, #32]
  406e54:	ldr	x0, [x1, #904]
  406e58:	sub	x0, x0, #0x1
  406e5c:	cmn	x0, #0x3
  406e60:	b.hi	406e80 <tigetstr@plt+0x4800>  // b.pmore
  406e64:	ldr	x0, [x1, #872]
  406e68:	sub	x0, x0, #0x1
  406e6c:	cmn	x0, #0x3
  406e70:	b.ls	406e80 <tigetstr@plt+0x4800>  // b.plast
  406e74:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406e78:	add	x0, x0, #0xbcb
  406e7c:	bl	4024e0 <_nc_warning@plt>
  406e80:	ldr	x1, [x19, #32]
  406e84:	ldr	x0, [x1, #872]
  406e88:	sub	x0, x0, #0x1
  406e8c:	cmn	x0, #0x3
  406e90:	b.hi	406eb0 <tigetstr@plt+0x4830>  // b.pmore
  406e94:	ldr	x0, [x1, #904]
  406e98:	sub	x0, x0, #0x1
  406e9c:	cmn	x0, #0x3
  406ea0:	b.ls	406eb0 <tigetstr@plt+0x4830>  // b.plast
  406ea4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406ea8:	add	x0, x0, #0xbe9
  406eac:	bl	4024e0 <_nc_warning@plt>
  406eb0:	ldr	x1, [x19, #32]
  406eb4:	ldr	x0, [x1, #840]
  406eb8:	sub	x0, x0, #0x1
  406ebc:	cmn	x0, #0x3
  406ec0:	b.hi	406ee0 <tigetstr@plt+0x4860>  // b.pmore
  406ec4:	ldr	x0, [x1, #864]
  406ec8:	sub	x0, x0, #0x1
  406ecc:	cmn	x0, #0x3
  406ed0:	b.ls	406ee0 <tigetstr@plt+0x4860>  // b.plast
  406ed4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406ed8:	add	x0, x0, #0xc07
  406edc:	bl	4024e0 <_nc_warning@plt>
  406ee0:	ldr	x1, [x19, #32]
  406ee4:	ldr	x0, [x1, #864]
  406ee8:	sub	x0, x0, #0x1
  406eec:	cmn	x0, #0x3
  406ef0:	b.hi	406f10 <tigetstr@plt+0x4890>  // b.pmore
  406ef4:	ldr	x0, [x1, #840]
  406ef8:	sub	x0, x0, #0x1
  406efc:	cmn	x0, #0x3
  406f00:	b.ls	406f10 <tigetstr@plt+0x4890>  // b.plast
  406f04:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406f08:	add	x0, x0, #0xc20
  406f0c:	bl	4024e0 <_nc_warning@plt>
  406f10:	ldr	x1, [x19, #32]
  406f14:	ldr	x0, [x1, #104]
  406f18:	sub	x0, x0, #0x1
  406f1c:	cmn	x0, #0x3
  406f20:	b.hi	406f40 <tigetstr@plt+0x48c0>  // b.pmore
  406f24:	ldr	x0, [x1, #128]
  406f28:	sub	x0, x0, #0x1
  406f2c:	cmn	x0, #0x3
  406f30:	b.ls	406f40 <tigetstr@plt+0x48c0>  // b.plast
  406f34:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406f38:	add	x0, x0, #0xc39
  406f3c:	bl	4024e0 <_nc_warning@plt>
  406f40:	ldr	x1, [x19, #32]
  406f44:	ldr	x0, [x1, #160]
  406f48:	sub	x0, x0, #0x1
  406f4c:	cmn	x0, #0x3
  406f50:	b.hi	406f70 <tigetstr@plt+0x48f0>  // b.pmore
  406f54:	ldr	x0, [x1, #128]
  406f58:	sub	x0, x0, #0x1
  406f5c:	cmn	x0, #0x3
  406f60:	b.ls	406f70 <tigetstr@plt+0x48f0>  // b.plast
  406f64:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406f68:	add	x0, x0, #0xc5f
  406f6c:	bl	4024e0 <_nc_warning@plt>
  406f70:	ldr	x1, [x19, #32]
  406f74:	ldr	x0, [x1, #160]
  406f78:	sub	x2, x0, #0x1
  406f7c:	cmn	x2, #0x3
  406f80:	b.hi	406fa8 <tigetstr@plt+0x4928>  // b.pmore
  406f84:	ldr	x1, [x1, #128]
  406f88:	sub	x2, x1, #0x1
  406f8c:	cmn	x2, #0x3
  406f90:	b.hi	406fa8 <tigetstr@plt+0x4928>  // b.pmore
  406f94:	bl	402540 <_nc_capcmp@plt>
  406f98:	cbnz	w0, 406fa8 <tigetstr@plt+0x4928>
  406f9c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406fa0:	add	x0, x0, #0xc83
  406fa4:	bl	4024e0 <_nc_warning@plt>
  406fa8:	ldr	x1, [x19, #32]
  406fac:	ldr	x0, [x1, #24]
  406fb0:	sub	x0, x0, #0x1
  406fb4:	cmn	x0, #0x3
  406fb8:	b.hi	406fd8 <tigetstr@plt+0x4958>  // b.pmore
  406fbc:	ldr	x0, [x1, #1024]
  406fc0:	sub	x0, x0, #0x1
  406fc4:	cmn	x0, #0x3
  406fc8:	b.ls	406fd8 <tigetstr@plt+0x4958>  // b.plast
  406fcc:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  406fd0:	add	x0, x0, #0xcab
  406fd4:	bl	4024e0 <_nc_warning@plt>
  406fd8:	ldr	x1, [x19, #32]
  406fdc:	ldr	x0, [x1, #24]
  406fe0:	sub	x0, x0, #0x1
  406fe4:	cmn	x0, #0x3
  406fe8:	b.hi	407008 <tigetstr@plt+0x4988>  // b.pmore
  406fec:	ldr	x0, [x1, #1008]
  406ff0:	sub	x0, x0, #0x1
  406ff4:	cmn	x0, #0x3
  406ff8:	b.ls	407008 <tigetstr@plt+0x4988>  // b.plast
  406ffc:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  407000:	add	x0, x0, #0xcd3
  407004:	bl	4024e0 <_nc_warning@plt>
  407008:	ldr	x1, [x19, #32]
  40700c:	ldr	x0, [x1, #32]
  407010:	sub	x0, x0, #0x1
  407014:	cmn	x0, #0x3
  407018:	b.hi	407038 <tigetstr@plt+0x49b8>  // b.pmore
  40701c:	ldr	x0, [x1, #1056]
  407020:	sub	x0, x0, #0x1
  407024:	cmn	x0, #0x3
  407028:	b.ls	407038 <tigetstr@plt+0x49b8>  // b.plast
  40702c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  407030:	add	x0, x0, #0xcfe
  407034:	bl	4024e0 <_nc_warning@plt>
  407038:	ldr	x5, [x19, #32]
  40703c:	ldr	x0, [x5, #1048]
  407040:	ldr	x3, [x5, #312]
  407044:	sub	x1, x0, #0x1
  407048:	cmn	x1, #0x3
  40704c:	sub	x2, x3, #0x1
  407050:	b.hi	4073f4 <tigetstr@plt+0x4d74>  // b.pmore
  407054:	adrp	x1, 420000 <tigetstr@plt+0x1d980>
  407058:	cmn	x2, #0x3
  40705c:	mov	x20, x1
  407060:	ldr	x4, [x1, #3992]
  407064:	str	wzr, [x4]
  407068:	b.hi	4073bc <tigetstr@plt+0x4d3c>  // b.pmore
  40706c:	adrp	x4, 40a000 <tigetstr@plt+0x7980>
  407070:	mov	x0, x5
  407074:	add	x4, x4, #0xc4b
  407078:	mov	w2, #0x0                   	// #0
  40707c:	mov	x1, #0x0                   	// #0
  407080:	bl	404854 <tigetstr@plt+0x21d4>
  407084:	bl	402370 <strdup@plt>
  407088:	mov	x21, x0
  40708c:	ldr	x20, [x20, #3992]
  407090:	ldr	w0, [x20]
  407094:	cbz	w0, 4070a4 <tigetstr@plt+0x4a24>
  407098:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  40709c:	add	x0, x0, #0xd1c
  4070a0:	bl	4024e0 <_nc_warning@plt>
  4070a4:	cbz	x21, 4073e4 <tigetstr@plt+0x4d64>
  4070a8:	ldr	x0, [x19, #32]
  4070ac:	mov	x1, x21
  4070b0:	mov	w2, #0x1                   	// #1
  4070b4:	adrp	x4, 40b000 <tigetstr@plt+0x8980>
  4070b8:	add	x4, x4, #0xd39
  4070bc:	ldr	x3, [x0, #280]
  4070c0:	bl	404854 <tigetstr@plt+0x21d4>
  4070c4:	ldr	x0, [x19, #32]
  4070c8:	mov	x1, x21
  4070cc:	mov	w2, #0x2                   	// #2
  4070d0:	adrp	x4, 40b000 <tigetstr@plt+0x8980>
  4070d4:	add	x4, x4, #0xd4d
  4070d8:	ldr	x3, [x0, #288]
  4070dc:	bl	404854 <tigetstr@plt+0x21d4>
  4070e0:	ldr	x0, [x19, #32]
  4070e4:	mov	x1, x21
  4070e8:	mov	w2, #0x3                   	// #3
  4070ec:	adrp	x4, 40b000 <tigetstr@plt+0x8980>
  4070f0:	add	x4, x4, #0xd62
  4070f4:	ldr	x3, [x0, #272]
  4070f8:	bl	404854 <tigetstr@plt+0x21d4>
  4070fc:	ldr	x0, [x19, #32]
  407100:	mov	x1, x21
  407104:	mov	w2, #0x4                   	// #4
  407108:	adrp	x4, 40b000 <tigetstr@plt+0x8980>
  40710c:	add	x4, x4, #0xd75
  407110:	ldr	x3, [x0, #208]
  407114:	bl	404854 <tigetstr@plt+0x21d4>
  407118:	ldr	x0, [x19, #32]
  40711c:	mov	x1, x21
  407120:	mov	w2, #0x5                   	// #5
  407124:	adrp	x4, 40b000 <tigetstr@plt+0x8980>
  407128:	add	x4, x4, #0xd86
  40712c:	ldr	x3, [x0, #240]
  407130:	bl	404854 <tigetstr@plt+0x21d4>
  407134:	ldr	x0, [x19, #32]
  407138:	mov	x1, x21
  40713c:	mov	w2, #0x6                   	// #6
  407140:	adrp	x4, 40b000 <tigetstr@plt+0x8980>
  407144:	add	x4, x4, #0xd95
  407148:	ldr	x3, [x0, #216]
  40714c:	bl	404854 <tigetstr@plt+0x21d4>
  407150:	ldr	x0, [x19, #32]
  407154:	mov	x1, x21
  407158:	mov	w2, #0x7                   	// #7
  40715c:	adrp	x4, 40b000 <tigetstr@plt+0x8980>
  407160:	add	x4, x4, #0xda5
  407164:	ldr	x3, [x0, #256]
  407168:	bl	404854 <tigetstr@plt+0x21d4>
  40716c:	ldr	x0, [x19, #32]
  407170:	mov	x1, x21
  407174:	mov	w2, #0x8                   	// #8
  407178:	adrp	x4, 40b000 <tigetstr@plt+0x8980>
  40717c:	add	x4, x4, #0xdb7
  407180:	ldr	x3, [x0, #264]
  407184:	bl	404854 <tigetstr@plt+0x21d4>
  407188:	ldr	x0, [x19, #32]
  40718c:	mov	x1, x21
  407190:	adrp	x4, 40a000 <tigetstr@plt+0x7980>
  407194:	add	x4, x4, #0xa89
  407198:	mov	w2, #0x9                   	// #9
  40719c:	ldr	x3, [x0, #200]
  4071a0:	bl	404854 <tigetstr@plt+0x21d4>
  4071a4:	mov	x0, x21
  4071a8:	bl	4024b0 <free@plt>
  4071ac:	ldr	x0, [x19, #32]
  4071b0:	ldr	x0, [x0, #312]
  4071b4:	sub	x0, x0, #0x1
  4071b8:	cmn	x0, #0x3
  4071bc:	b.ls	407404 <tigetstr@plt+0x4d84>  // b.plast
  4071c0:	adrp	x21, 40c000 <tigetstr@plt+0x9980>
  4071c4:	adrp	x22, 40b000 <tigetstr@plt+0x8980>
  4071c8:	adrp	x23, 40b000 <tigetstr@plt+0x8980>
  4071cc:	add	x21, x21, #0x10c
  4071d0:	add	x22, x22, #0x1b9
  4071d4:	add	x23, x23, #0x1e2
  4071d8:	mov	x20, #0x0                   	// #0
  4071dc:	b	407520 <tigetstr@plt+0x4ea0>
  4071e0:	cmn	x0, #0x3
  4071e4:	b.ls	407218 <tigetstr@plt+0x4b98>  // b.plast
  4071e8:	ldr	x0, [x20, #1128]
  4071ec:	sub	x0, x0, #0x1
  4071f0:	cmn	x0, #0x3
  4071f4:	b.ls	407218 <tigetstr@plt+0x4b98>  // b.plast
  4071f8:	ldr	x0, [x20, #1136]
  4071fc:	sub	x0, x0, #0x1
  407200:	cmn	x0, #0x3
  407204:	b.ls	407218 <tigetstr@plt+0x4b98>  // b.plast
  407208:	ldr	x0, [x20, #1144]
  40720c:	sub	x0, x0, #0x1
  407210:	cmn	x0, #0x3
  407214:	b.hi	406880 <tigetstr@plt+0x4200>  // b.pmore
  407218:	mov	x0, x21
  40721c:	strb	wzr, [sp, #240]
  407220:	bl	404468 <tigetstr@plt+0x1de8>
  407224:	tbnz	x0, #63, 407238 <tigetstr@plt+0x4bb8>
  407228:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  40722c:	add	x0, sp, #0xf0
  407230:	add	x1, x1, #0x5b9
  407234:	bl	4022d0 <strcat@plt>
  407238:	ldr	x0, [x20, #1120]
  40723c:	bl	404468 <tigetstr@plt+0x1de8>
  407240:	tbnz	x0, #63, 407254 <tigetstr@plt+0x4bd4>
  407244:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  407248:	add	x0, sp, #0xf0
  40724c:	add	x1, x1, #0x5be
  407250:	bl	4022d0 <strcat@plt>
  407254:	ldr	x0, [x20, #1128]
  407258:	bl	404468 <tigetstr@plt+0x1de8>
  40725c:	tbnz	x0, #63, 407270 <tigetstr@plt+0x4bf0>
  407260:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  407264:	add	x0, sp, #0xf0
  407268:	add	x1, x1, #0x5c3
  40726c:	bl	4022d0 <strcat@plt>
  407270:	ldr	x0, [x20, #1136]
  407274:	bl	404468 <tigetstr@plt+0x1de8>
  407278:	tbnz	x0, #63, 40728c <tigetstr@plt+0x4c0c>
  40727c:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  407280:	add	x0, sp, #0xf0
  407284:	add	x1, x1, #0x5c8
  407288:	bl	4022d0 <strcat@plt>
  40728c:	ldr	x0, [x20, #1144]
  407290:	bl	404468 <tigetstr@plt+0x1de8>
  407294:	tbnz	x0, #63, 4072a8 <tigetstr@plt+0x4c28>
  407298:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  40729c:	add	x0, sp, #0xf0
  4072a0:	add	x1, x1, #0x5cd
  4072a4:	bl	4022d0 <strcat@plt>
  4072a8:	ldrb	w0, [sp, #240]
  4072ac:	cbz	w0, 406880 <tigetstr@plt+0x4200>
  4072b0:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4072b4:	add	x1, sp, #0xf0
  4072b8:	add	x0, x0, #0x5f6
  4072bc:	b	40687c <tigetstr@plt+0x41fc>
  4072c0:	mov	w23, #0x0                   	// #0
  4072c4:	b	406dd0 <tigetstr@plt+0x4750>
  4072c8:	mov	w28, #0x0                   	// #0
  4072cc:	b	406e18 <tigetstr@plt+0x4798>
  4072d0:	ldr	x0, [x21, #2376]
  4072d4:	sub	x1, x0, #0x1
  4072d8:	cmn	x1, #0x3
  4072dc:	b.ls	406e28 <tigetstr@plt+0x47a8>  // b.plast
  4072e0:	mov	w21, #0x0                   	// #0
  4072e4:	b	406e30 <tigetstr@plt+0x47b0>
  4072e8:	tst	w0, w23
  4072ec:	b.eq	4072fc <tigetstr@plt+0x4c7c>  // b.none
  4072f0:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4072f4:	add	x0, x0, #0xa9c
  4072f8:	b	406e4c <tigetstr@plt+0x47cc>
  4072fc:	cbz	w22, 407390 <tigetstr@plt+0x4d10>
  407300:	cmp	w26, #0x0
  407304:	eor	w28, w28, #0x1
  407308:	csel	w28, w28, wzr, eq  // eq = none
  40730c:	cbz	w28, 407324 <tigetstr@plt+0x4ca4>
  407310:	cmn	x27, #0x3
  407314:	b.hi	407364 <tigetstr@plt+0x4ce4>  // b.pmore
  407318:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  40731c:	add	x0, x0, #0xacd
  407320:	bl	4024e0 <_nc_warning@plt>
  407324:	cbnz	w25, 407370 <tigetstr@plt+0x4cf0>
  407328:	ldr	x0, [x19, #24]
  40732c:	ldr	w0, [x0, #52]
  407330:	cmp	w0, #0x0
  407334:	b.le	407344 <tigetstr@plt+0x4cc4>
  407338:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  40733c:	add	x0, x0, #0xb1f
  407340:	bl	4024e0 <_nc_warning@plt>
  407344:	ldr	x0, [x19, #32]
  407348:	ldr	x0, [x0, #1080]
  40734c:	sub	x0, x0, #0x1
  407350:	cmn	x0, #0x3
  407354:	b.hi	406e50 <tigetstr@plt+0x47d0>  // b.pmore
  407358:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  40735c:	add	x0, x0, #0xb80
  407360:	b	406e4c <tigetstr@plt+0x47cc>
  407364:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  407368:	add	x0, x0, #0xafd
  40736c:	b	407320 <tigetstr@plt+0x4ca0>
  407370:	cbnz	w21, 407344 <tigetstr@plt+0x4cc4>
  407374:	ldr	x0, [x19, #24]
  407378:	ldr	w0, [x0, #52]
  40737c:	cmp	w0, #0x0
  407380:	b.le	407344 <tigetstr@plt+0x4cc4>
  407384:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  407388:	add	x0, x0, #0xb3f
  40738c:	b	407340 <tigetstr@plt+0x4cc0>
  407390:	orr	w20, w23, w20
  407394:	cmp	w20, #0x0
  407398:	ccmp	w28, #0x0, #0x4, eq  // eq = none
  40739c:	b.eq	406e50 <tigetstr@plt+0x47d0>  // b.none
  4073a0:	mov	x0, x24
  4073a4:	mov	w1, #0x2b                  	// #43
  4073a8:	bl	4024f0 <strchr@plt>
  4073ac:	cbnz	x0, 406e50 <tigetstr@plt+0x47d0>
  4073b0:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4073b4:	add	x0, x0, #0xba8
  4073b8:	b	406e4c <tigetstr@plt+0x47cc>
  4073bc:	stp	xzr, xzr, [sp]
  4073c0:	mov	x7, #0x0                   	// #0
  4073c4:	mov	x6, #0x0                   	// #0
  4073c8:	mov	x5, #0x0                   	// #0
  4073cc:	mov	x4, #0x0                   	// #0
  4073d0:	mov	x3, #0x0                   	// #0
  4073d4:	mov	x2, #0x0                   	// #0
  4073d8:	mov	x1, #0x0                   	// #0
  4073dc:	bl	4022a0 <tparm@plt>
  4073e0:	b	407084 <tigetstr@plt+0x4a04>
  4073e4:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4073e8:	add	x0, x0, #0xdcc
  4073ec:	bl	4024e0 <_nc_warning@plt>
  4073f0:	b	4071ac <tigetstr@plt+0x4b2c>
  4073f4:	cmn	x2, #0x3
  4073f8:	b.hi	4071c0 <tigetstr@plt+0x4b40>  // b.pmore
  4073fc:	cmn	x0, #0x1
  407400:	b.ne	407424 <tigetstr@plt+0x4da4>  // b.any
  407404:	mov	x0, x19
  407408:	bl	4025c0 <_nc_trim_sgr0@plt>
  40740c:	mov	x20, x0
  407410:	cbnz	x0, 407440 <tigetstr@plt+0x4dc0>
  407414:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  407418:	add	x0, x0, #0xdfd
  40741c:	bl	4024e0 <_nc_warning@plt>
  407420:	b	407448 <tigetstr@plt+0x4dc8>
  407424:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  407428:	ldr	x0, [x0, #3960]
  40742c:	ldr	w0, [x0]
  407430:	cbnz	w0, 407404 <tigetstr@plt+0x4d84>
  407434:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  407438:	add	x0, x0, #0xdea
  40743c:	b	4073ec <tigetstr@plt+0x4d6c>
  407440:	ldrb	w0, [x0]
  407444:	cbz	w0, 407414 <tigetstr@plt+0x4d94>
  407448:	ldr	x0, [x19, #32]
  40744c:	mov	x2, x20
  407450:	ldr	x3, [x0, #312]
  407454:	ldr	x1, [x0, #2568]
  407458:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  40745c:	add	x0, x0, #0x6d4
  407460:	bl	4049c0 <tigetstr@plt+0x2340>
  407464:	ldr	x0, [x19, #32]
  407468:	mov	x2, x20
  40746c:	ldr	x3, [x0, #312]
  407470:	ldr	x1, [x0, #344]
  407474:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  407478:	add	x0, x0, #0xe13
  40747c:	bl	4049c0 <tigetstr@plt+0x2340>
  407480:	ldr	x0, [x19, #32]
  407484:	mov	x2, x20
  407488:	ldr	x3, [x0, #312]
  40748c:	ldr	x1, [x0, #352]
  407490:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  407494:	add	x0, x0, #0xe26
  407498:	bl	4049c0 <tigetstr@plt+0x2340>
  40749c:	ldr	x0, [x19, #32]
  4074a0:	ldr	x0, [x0, #312]
  4074a4:	cmp	x0, x20
  4074a8:	b.eq	4071c0 <tigetstr@plt+0x4b40>  // b.none
  4074ac:	mov	x0, x20
  4074b0:	bl	4024b0 <free@plt>
  4074b4:	b	4071c0 <tigetstr@plt+0x4b40>
  4074b8:	ldr	x3, [x0, #2872]
  4074bc:	mov	w1, w20
  4074c0:	mov	x2, x22
  4074c4:	mov	x0, x19
  4074c8:	bl	404a48 <tigetstr@plt+0x23c8>
  4074cc:	ldr	x0, [x19, #32]
  4074d0:	mov	w1, w20
  4074d4:	mov	x2, x23
  4074d8:	ldr	x3, [x0, #2880]
  4074dc:	mov	x0, x19
  4074e0:	bl	404a48 <tigetstr@plt+0x23c8>
  4074e4:	ldr	x0, [x19, #32]
  4074e8:	mov	w1, w20
  4074ec:	adrp	x2, 40b000 <tigetstr@plt+0x8980>
  4074f0:	add	x2, x2, #0x16d
  4074f4:	ldr	x3, [x0, #2416]
  4074f8:	mov	x0, x19
  4074fc:	bl	404a48 <tigetstr@plt+0x23c8>
  407500:	ldr	x0, [x19, #32]
  407504:	mov	w1, w20
  407508:	adrp	x2, 40b000 <tigetstr@plt+0x8980>
  40750c:	add	x20, x20, #0x1
  407510:	add	x2, x2, #0x192
  407514:	ldr	x3, [x0, #2424]
  407518:	mov	x0, x19
  40751c:	bl	404a48 <tigetstr@plt+0x23c8>
  407520:	mov	x1, #0xb                   	// #11
  407524:	ldr	x0, [x19, #32]
  407528:	mul	x1, x20, x1
  40752c:	ldrb	w1, [x1, x21]
  407530:	cbnz	w1, 4074b8 <tigetstr@plt+0x4e38>
  407534:	ldr	x1, [x0, #248]
  407538:	sub	x1, x1, #0x1
  40753c:	cmn	x1, #0x3
  407540:	b.ls	407554 <tigetstr@plt+0x4ed4>  // b.plast
  407544:	ldr	x1, [x0, #336]
  407548:	sub	x1, x1, #0x1
  40754c:	cmn	x1, #0x3
  407550:	b.hi	407570 <tigetstr@plt+0x4ef0>  // b.pmore
  407554:	ldr	x0, [x0, #416]
  407558:	sub	x0, x0, #0x1
  40755c:	cmn	x0, #0x3
  407560:	b.hi	407570 <tigetstr@plt+0x4ef0>  // b.pmore
  407564:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  407568:	add	x0, x0, #0xe3a
  40756c:	bl	4024e0 <_nc_warning@plt>
  407570:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  407574:	ldr	x2, [x0, #784]
  407578:	cbz	x2, 407588 <tigetstr@plt+0x4f08>
  40757c:	ldrb	w1, [sp, #148]
  407580:	mov	x0, x19
  407584:	blr	x2
  407588:	ldp	x29, x30, [sp, #16]
  40758c:	ldp	x19, x20, [sp, #32]
  407590:	ldp	x21, x22, [sp, #48]
  407594:	ldp	x23, x24, [sp, #64]
  407598:	ldp	x25, x26, [sp, #80]
  40759c:	ldp	x27, x28, [sp, #96]
  4075a0:	add	sp, sp, #0x140
  4075a4:	ret
  4075a8:	mov	x23, x28
  4075ac:	b	4060ac <tigetstr@plt+0x3a2c>
  4075b0:	cbz	w1, 405e3c <tigetstr@plt+0x37bc>
  4075b4:	cmn	x21, #0x3
  4075b8:	b.hi	406808 <tigetstr@plt+0x4188>  // b.pmore
  4075bc:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  4075c0:	add	x1, x1, #0x59
  4075c4:	bl	402470 <strcmp@plt>
  4075c8:	cmp	w0, #0x0
  4075cc:	cset	w20, ne  // ne = any
  4075d0:	cmn	x27, #0x3
  4075d4:	b.hi	4075f0 <tigetstr@plt+0x4f70>  // b.pmore
  4075d8:	mov	x0, x26
  4075dc:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  4075e0:	add	x1, x1, #0x7f1
  4075e4:	bl	402470 <strcmp@plt>
  4075e8:	cmp	w0, #0x0
  4075ec:	cinc	w20, w20, ne  // ne = any
  4075f0:	cmn	x24, #0x3
  4075f4:	b.hi	406810 <tigetstr@plt+0x4190>  // b.pmore
  4075f8:	mov	x0, x22
  4075fc:	bl	402170 <strlen@plt>
  407600:	cmp	x0, #0x1
  407604:	b.ls	406810 <tigetstr@plt+0x4190>  // b.plast
  407608:	cmn	x25, #0x3
  40760c:	b.hi	407724 <tigetstr@plt+0x50a4>  // b.pmore
  407610:	add	w20, w20, #0x1
  407614:	mov	x0, x23
  407618:	bl	402170 <strlen@plt>
  40761c:	cmp	x0, #0x1
  407620:	b.ls	406818 <tigetstr@plt+0x4198>  // b.plast
  407624:	cmn	x21, #0x3
  407628:	b.ls	407638 <tigetstr@plt+0x4fb8>  // b.plast
  40762c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  407630:	add	x0, x0, #0x560
  407634:	bl	4024e0 <_nc_warning@plt>
  407638:	ldr	x0, [x19, #32]
  40763c:	ldr	x0, [x0, #152]
  407640:	sub	x0, x0, #0x1
  407644:	cmn	x0, #0x3
  407648:	b.ls	407658 <tigetstr@plt+0x4fd8>  // b.plast
  40764c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  407650:	add	x0, x0, #0x575
  407654:	bl	4024e0 <_nc_warning@plt>
  407658:	ldr	x0, [x19, #32]
  40765c:	ldr	x0, [x0, #112]
  407660:	sub	x0, x0, #0x1
  407664:	cmn	x0, #0x3
  407668:	b.ls	407678 <tigetstr@plt+0x4ff8>  // b.plast
  40766c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  407670:	add	x0, x0, #0x588
  407674:	bl	4024e0 <_nc_warning@plt>
  407678:	ldr	x0, [x19, #32]
  40767c:	ldr	x0, [x0, #136]
  407680:	sub	x0, x0, #0x1
  407684:	cmn	x0, #0x3
  407688:	b.ls	405e3c <tigetstr@plt+0x37bc>  // b.plast
  40768c:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  407690:	add	x0, x0, #0x59d
  407694:	bl	4024e0 <_nc_warning@plt>
  407698:	b	405e3c <tigetstr@plt+0x37bc>
  40769c:	cbz	w1, 405dc0 <tigetstr@plt+0x3740>
  4076a0:	cmn	x2, #0x3
  4076a4:	b.ls	4076b4 <tigetstr@plt+0x5034>  // b.plast
  4076a8:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4076ac:	add	x0, x0, #0x4f9
  4076b0:	bl	4024e0 <_nc_warning@plt>
  4076b4:	ldr	x0, [x19, #32]
  4076b8:	ldr	x0, [x0, #912]
  4076bc:	sub	x0, x0, #0x1
  4076c0:	cmn	x0, #0x3
  4076c4:	b.ls	4076d4 <tigetstr@plt+0x5054>  // b.plast
  4076c8:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4076cc:	add	x0, x0, #0x513
  4076d0:	bl	4024e0 <_nc_warning@plt>
  4076d4:	ldr	x0, [x19, #32]
  4076d8:	ldr	x0, [x0, #888]
  4076dc:	sub	x0, x0, #0x1
  4076e0:	cmn	x0, #0x3
  4076e4:	b.ls	4076f4 <tigetstr@plt+0x5074>  // b.plast
  4076e8:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  4076ec:	add	x0, x0, #0x52b
  4076f0:	bl	4024e0 <_nc_warning@plt>
  4076f4:	ldr	x0, [x19, #32]
  4076f8:	ldr	x0, [x0, #896]
  4076fc:	sub	x0, x0, #0x1
  407700:	cmn	x0, #0x3
  407704:	b.ls	405dc0 <tigetstr@plt+0x3740>  // b.plast
  407708:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  40770c:	add	x0, x0, #0x545
  407710:	bl	4024e0 <_nc_warning@plt>
  407714:	b	405dc0 <tigetstr@plt+0x3740>
  407718:	add	w27, w27, #0x1
  40771c:	mov	w0, w24
  407720:	b	406130 <tigetstr@plt+0x3ab0>
  407724:	cmn	x21, #0x3
  407728:	b.ls	407658 <tigetstr@plt+0x4fd8>  // b.plast
  40772c:	b	40762c <tigetstr@plt+0x4fac>
  407730:	adrp	x2, 421000 <tigetstr@plt+0x1e980>
  407734:	ldr	w3, [x2, #848]
  407738:	cmp	w3, #0x4
  40773c:	b.hi	407758 <tigetstr@plt+0x50d8>  // b.pmore
  407740:	adrp	x2, 40c000 <tigetstr@plt+0x9980>
  407744:	add	x2, x2, #0xf68
  407748:	ldrb	w2, [x2, w3, uxtw]
  40774c:	adr	x3, 407758 <tigetstr@plt+0x50d8>
  407750:	add	x2, x3, w2, sxtb #2
  407754:	br	x2
  407758:	mov	w0, #0x0                   	// #0
  40775c:	ret
  407760:	cmp	w0, #0x1
  407764:	b.eq	40777c <tigetstr@plt+0x50fc>  // b.none
  407768:	cmp	w0, #0x2
  40776c:	b.eq	407784 <tigetstr@plt+0x5104>  // b.none
  407770:	cmp	w1, #0x14
  407774:	cset	w0, ls  // ls = plast
  407778:	b	40775c <tigetstr@plt+0x50dc>
  40777c:	cmp	w1, #0x7
  407780:	b	407774 <tigetstr@plt+0x50f4>
  407784:	cmp	w1, #0x90
  407788:	b	407774 <tigetstr@plt+0x50f4>
  40778c:	cmp	w0, #0x1
  407790:	b.eq	4077c8 <tigetstr@plt+0x5148>  // b.none
  407794:	cmp	w0, #0x2
  407798:	b.ne	407770 <tigetstr@plt+0x50f0>  // b.any
  40779c:	cmp	w1, #0x90
  4077a0:	b.ls	407858 <tigetstr@plt+0x51d8>  // b.plast
  4077a4:	sub	w0, w1, #0xd8
  4077a8:	cmp	w0, #0x34
  4077ac:	b.ls	407858 <tigetstr@plt+0x51d8>  // b.plast
  4077b0:	sub	w0, w1, #0x9c
  4077b4:	cmp	w0, #0x1
  4077b8:	cset	w0, ls  // ls = plast
  4077bc:	cmp	w1, #0x93
  4077c0:	csinc	w0, w0, wzr, ne  // ne = any
  4077c4:	b	40775c <tigetstr@plt+0x50dc>
  4077c8:	cmp	w1, #0xa
  4077cc:	b	407774 <tigetstr@plt+0x50f4>
  4077d0:	cmp	w0, #0x1
  4077d4:	b.eq	40777c <tigetstr@plt+0x50fc>  // b.none
  4077d8:	cmp	w0, #0x2
  4077dc:	b.ne	407770 <tigetstr@plt+0x50f0>  // b.any
  4077e0:	cmp	w1, #0x90
  4077e4:	b.ls	407858 <tigetstr@plt+0x51d8>  // b.plast
  4077e8:	sub	w1, w1, #0xd8
  4077ec:	cmp	w1, #0x34
  4077f0:	b	407774 <tigetstr@plt+0x50f4>
  4077f4:	cmp	w0, #0x1
  4077f8:	b.eq	407820 <tigetstr@plt+0x51a0>  // b.none
  4077fc:	cmp	w0, #0x2
  407800:	b.eq	407838 <tigetstr@plt+0x51b8>  // b.none
  407804:	cmp	w1, #0x2b
  407808:	b.hi	407850 <tigetstr@plt+0x51d0>  // b.pmore
  40780c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  407810:	add	x0, x0, #0xf7c
  407814:	ldrb	w0, [x0, w1, uxtw]
  407818:	and	w0, w0, #0x1
  40781c:	b	40775c <tigetstr@plt+0x50dc>
  407820:	cmp	w1, #0x26
  407824:	b.hi	407850 <tigetstr@plt+0x51d0>  // b.pmore
  407828:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  40782c:	add	x0, x0, #0xf7c
  407830:	add	x0, x0, #0x2c
  407834:	b	407814 <tigetstr@plt+0x5194>
  407838:	cmp	w1, #0x19d
  40783c:	b.hi	407850 <tigetstr@plt+0x51d0>  // b.pmore
  407840:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  407844:	add	x0, x0, #0xf7c
  407848:	add	x0, x0, #0x53
  40784c:	b	407814 <tigetstr@plt+0x5194>
  407850:	mov	w0, #0x0                   	// #0
  407854:	b	407818 <tigetstr@plt+0x5198>
  407858:	mov	w0, #0x1                   	// #1
  40785c:	b	40775c <tigetstr@plt+0x50dc>
  407860:	adrp	x1, 421000 <tigetstr@plt+0x1e980>
  407864:	add	x1, x1, #0x350
  407868:	ldr	x0, [x1, #16]
  40786c:	add	x3, x1, #0x8
  407870:	cbz	x0, 407888 <tigetstr@plt+0x5208>
  407874:	ldr	x2, [x1, #8]
  407878:	sub	x0, x0, #0x1
  40787c:	ldrb	w4, [x2, x0]
  407880:	cmp	w4, #0x20
  407884:	b.eq	40788c <tigetstr@plt+0x520c>  // b.none
  407888:	ret
  40788c:	str	x0, [x3, #8]
  407890:	strb	wzr, [x2, x0]
  407894:	b	407868 <tigetstr@plt+0x51e8>
  407898:	ldrb	w4, [x1, w2, uxtw]
  40789c:	mov	w1, #0x3                   	// #3
  4078a0:	udiv	w1, w2, w1
  4078a4:	add	w1, w1, w1, lsl #1
  4078a8:	sub	w2, w2, w1
  4078ac:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  4078b0:	cmp	w2, #0x1
  4078b4:	b.eq	4078e8 <tigetstr@plt+0x5268>  // b.none
  4078b8:	cmp	w2, #0x2
  4078bc:	b.eq	407910 <tigetstr@plt+0x5290>  // b.none
  4078c0:	add	x1, x1, #0xf7c
  4078c4:	mov	x2, x0
  4078c8:	add	x1, x1, #0x1f1
  4078cc:	ubfx	x0, x4, #2, #6
  4078d0:	lsl	w4, w4, #4
  4078d4:	ldrb	w0, [x1, x0]
  4078d8:	strb	w0, [x2], #1
  4078dc:	str	w4, [x3]
  4078e0:	strb	wzr, [x2]
  4078e4:	ret
  4078e8:	mov	x2, x0
  4078ec:	ldr	w0, [x3]
  4078f0:	add	x1, x1, #0xf7c
  4078f4:	add	x1, x1, #0x1f1
  4078f8:	orr	w0, w0, w4, lsr #4
  4078fc:	lsl	w4, w4, #2
  407900:	and	x0, x0, #0x3f
  407904:	ldrb	w0, [x1, x0]
  407908:	strb	w0, [x2], #1
  40790c:	b	4078dc <tigetstr@plt+0x525c>
  407910:	ldr	w2, [x3]
  407914:	add	x1, x1, #0xf7c
  407918:	add	x1, x1, #0x1f1
  40791c:	orr	w2, w2, w4, lsr #6
  407920:	and	x4, x4, #0x3f
  407924:	and	x2, x2, #0x3f
  407928:	ldrb	w5, [x1, x2]
  40792c:	mov	x2, x0
  407930:	ldrb	w1, [x1, x4]
  407934:	strb	w5, [x2], #2
  407938:	strb	w1, [x0, #1]
  40793c:	str	wzr, [x3]
  407940:	b	4078e0 <tigetstr@plt+0x5260>
  407944:	stp	x29, x30, [sp, #-64]!
  407948:	mov	x29, sp
  40794c:	stp	x21, x22, [sp, #32]
  407950:	adrp	x22, 420000 <tigetstr@plt+0x1d980>
  407954:	mov	x21, x1
  407958:	ldr	x22, [x22, #4000]
  40795c:	str	x23, [sp, #48]
  407960:	ldrh	w23, [x0, #60]
  407964:	stp	x19, x20, [sp, #16]
  407968:	mov	x20, x0
  40796c:	mov	x19, #0x0                   	// #0
  407970:	cmp	w23, w19
  407974:	b.hi	407980 <tigetstr@plt+0x5300>  // b.pmore
  407978:	mov	x0, #0x0                   	// #0
  40797c:	b	4079b8 <tigetstr@plt+0x5338>
  407980:	mov	w1, w19
  407984:	mov	w0, #0x2                   	// #2
  407988:	bl	407730 <tigetstr@plt+0x50b0>
  40798c:	tst	w0, #0xff
  407990:	b.eq	4079cc <tigetstr@plt+0x534c>  // b.none
  407994:	ldr	x1, [x22, x19, lsl #3]
  407998:	mov	x0, x21
  40799c:	bl	402470 <strcmp@plt>
  4079a0:	cbnz	w0, 4079cc <tigetstr@plt+0x534c>
  4079a4:	ldr	x0, [x20, #32]
  4079a8:	ldr	x0, [x0, x19, lsl #3]
  4079ac:	sub	x1, x0, #0x1
  4079b0:	cmn	x1, #0x2
  4079b4:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  4079b8:	ldp	x19, x20, [sp, #16]
  4079bc:	ldp	x21, x22, [sp, #32]
  4079c0:	ldr	x23, [sp, #48]
  4079c4:	ldp	x29, x30, [sp], #64
  4079c8:	ret
  4079cc:	add	x19, x19, #0x1
  4079d0:	b	407970 <tigetstr@plt+0x52f0>
  4079d4:	cmp	w0, #0x1
  4079d8:	b.eq	407a04 <tigetstr@plt+0x5384>  // b.none
  4079dc:	cmp	w0, #0x2
  4079e0:	b.eq	407a18 <tigetstr@plt+0x5398>  // b.none
  4079e4:	cbnz	w0, 407a38 <tigetstr@plt+0x53b8>
  4079e8:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  4079ec:	ldr	x0, [x0, #880]
  4079f0:	ldr	x0, [x0, #16]
  4079f4:	ldrb	w0, [x0, w1, uxtw]
  4079f8:	cmp	w0, #0x0
  4079fc:	csinv	w0, w0, wzr, ne  // ne = any
  407a00:	ret
  407a04:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  407a08:	ldr	x0, [x0, #880]
  407a0c:	ldr	x0, [x0, #24]
  407a10:	ldr	w0, [x0, w1, uxtw #2]
  407a14:	b	407a00 <tigetstr@plt+0x5380>
  407a18:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  407a1c:	ldr	x0, [x0, #880]
  407a20:	ldr	x0, [x0, #32]
  407a24:	ldr	x1, [x0, w1, uxtw #3]
  407a28:	mov	w0, #0x1                   	// #1
  407a2c:	cmp	x1, #0x0
  407a30:	cneg	w0, w0, eq  // eq = none
  407a34:	b	407a00 <tigetstr@plt+0x5380>
  407a38:	mov	w0, #0x0                   	// #0
  407a3c:	b	407a00 <tigetstr@plt+0x5380>
  407a40:	stp	x29, x30, [sp, #-64]!
  407a44:	mov	x29, sp
  407a48:	stp	x19, x20, [sp, #16]
  407a4c:	mov	x19, x0
  407a50:	ldr	x20, [x0, #1168]
  407a54:	stp	x21, x22, [sp, #32]
  407a58:	str	x23, [sp, #48]
  407a5c:	sub	x0, x20, #0x1
  407a60:	cmn	x0, #0x3
  407a64:	b.hi	407a88 <tigetstr@plt+0x5408>  // b.pmore
  407a68:	adrp	x22, 40a000 <tigetstr@plt+0x7980>
  407a6c:	add	x22, x22, #0xa6e
  407a70:	ldrb	w21, [x20]
  407a74:	cbz	w21, 407a80 <tigetstr@plt+0x5400>
  407a78:	ldrb	w23, [x20, #1]
  407a7c:	cbnz	w23, 407aa0 <tigetstr@plt+0x5420>
  407a80:	mov	w0, #0x1                   	// #1
  407a84:	b	407a8c <tigetstr@plt+0x540c>
  407a88:	mov	w0, #0x0                   	// #0
  407a8c:	ldp	x19, x20, [sp, #16]
  407a90:	ldp	x21, x22, [sp, #32]
  407a94:	ldr	x23, [sp, #48]
  407a98:	ldp	x29, x30, [sp], #64
  407a9c:	ret
  407aa0:	mov	w1, w21
  407aa4:	mov	x0, x22
  407aa8:	bl	4024f0 <strchr@plt>
  407aac:	cbz	x0, 407ab8 <tigetstr@plt+0x5438>
  407ab0:	cmp	w21, w23
  407ab4:	b.ne	407ac0 <tigetstr@plt+0x5440>  // b.any
  407ab8:	add	x20, x20, #0x2
  407abc:	b	407a70 <tigetstr@plt+0x53f0>
  407ac0:	str	xzr, [x19, #200]
  407ac4:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  407ac8:	str	xzr, [x19, #304]
  407acc:	add	x0, x0, #0xc38
  407ad0:	bl	402440 <puts@plt>
  407ad4:	b	407a80 <tigetstr@plt+0x5400>
  407ad8:	stp	x29, x30, [sp, #-48]!
  407adc:	mov	x29, sp
  407ae0:	stp	x19, x20, [sp, #16]
  407ae4:	mov	x19, x0
  407ae8:	mov	x20, x2
  407aec:	ldp	x3, x0, [x0, #8]
  407af0:	stp	x21, x22, [sp, #32]
  407af4:	add	x22, x2, #0x1
  407af8:	mov	x21, x1
  407afc:	add	x3, x22, x3
  407b00:	cmp	x0, x3
  407b04:	b.cs	407b38 <tigetstr@plt+0x54b8>  // b.hs, b.nlast
  407b08:	add	x0, x0, #0x400
  407b0c:	add	x1, x0, x3
  407b10:	str	x1, [x19, #16]
  407b14:	ldr	x0, [x19]
  407b18:	bl	402230 <_nc_doalloc@plt>
  407b1c:	str	x0, [x19]
  407b20:	cbnz	x0, 407b38 <tigetstr@plt+0x54b8>
  407b24:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  407b28:	add	x0, x0, #0xc60
  407b2c:	bl	4021c0 <perror@plt>
  407b30:	mov	w0, #0x1                   	// #1
  407b34:	bl	4021a0 <exit@plt>
  407b38:	ldp	x3, x0, [x19]
  407b3c:	mov	x2, x22
  407b40:	mov	x1, x21
  407b44:	add	x0, x3, x0
  407b48:	bl	4025d0 <strncpy@plt>
  407b4c:	ldp	x0, x2, [x19]
  407b50:	add	x20, x20, x2
  407b54:	str	x20, [x19, #8]
  407b58:	strb	wzr, [x0, x20]
  407b5c:	ldp	x19, x20, [sp, #16]
  407b60:	ldp	x21, x22, [sp, #32]
  407b64:	ldp	x29, x30, [sp], #48
  407b68:	ret
  407b6c:	stp	x29, x30, [sp, #-32]!
  407b70:	mov	x29, sp
  407b74:	stp	x19, x20, [sp, #16]
  407b78:	mov	x20, x0
  407b7c:	cbnz	x1, 407bac <tigetstr@plt+0x552c>
  407b80:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  407b84:	add	x19, x0, #0x7f2
  407b88:	str	xzr, [x20, #8]
  407b8c:	mov	x0, x19
  407b90:	bl	402170 <strlen@plt>
  407b94:	mov	x1, x19
  407b98:	mov	x2, x0
  407b9c:	mov	x0, x20
  407ba0:	ldp	x19, x20, [sp, #16]
  407ba4:	ldp	x29, x30, [sp], #32
  407ba8:	b	407ad8 <tigetstr@plt+0x5458>
  407bac:	mov	x19, x1
  407bb0:	b	407b8c <tigetstr@plt+0x550c>
  407bb4:	stp	x29, x30, [sp, #-32]!
  407bb8:	mov	x29, sp
  407bbc:	str	x19, [sp, #16]
  407bc0:	adrp	x19, 421000 <tigetstr@plt+0x1e980>
  407bc4:	add	x19, x19, #0x350
  407bc8:	ldr	w0, [x19, #44]
  407bcc:	str	w0, [x19, #40]
  407bd0:	bl	407860 <tigetstr@plt+0x51e0>
  407bd4:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  407bd8:	ldr	x1, [x0, #720]
  407bdc:	add	x0, x19, #0x8
  407be0:	bl	407b6c <tigetstr@plt+0x54ec>
  407be4:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  407be8:	ldr	w0, [x0, #704]
  407bec:	str	w0, [x19, #44]
  407bf0:	ldr	x19, [sp, #16]
  407bf4:	ldp	x29, x30, [sp], #32
  407bf8:	ret
  407bfc:	stp	x29, x30, [sp, #-192]!
  407c00:	mov	x29, sp
  407c04:	stp	x21, x22, [sp, #32]
  407c08:	mov	x22, x0
  407c0c:	adrp	x21, 421000 <tigetstr@plt+0x1e980>
  407c10:	stp	x23, x24, [sp, #48]
  407c14:	adrp	x23, 421000 <tigetstr@plt+0x1e980>
  407c18:	add	x0, x23, #0x2d0
  407c1c:	stp	x19, x20, [sp, #16]
  407c20:	mov	w19, w1
  407c24:	adrp	x20, 421000 <tigetstr@plt+0x1e980>
  407c28:	ldr	x0, [x0, #8]
  407c2c:	stp	x25, x26, [sp, #64]
  407c30:	mov	w25, w2
  407c34:	stp	x27, x28, [sp, #80]
  407c38:	bl	402170 <strlen@plt>
  407c3c:	add	w19, w19, w0
  407c40:	str	w0, [sp, #108]
  407c44:	add	x0, x21, #0x2c0
  407c48:	add	x2, x20, #0x350
  407c4c:	ldr	w1, [x0, #4]
  407c50:	cmp	w1, #0x0
  407c54:	cset	w0, le
  407c58:	strb	w0, [x2, #48]
  407c5c:	and	w0, w25, #0x1
  407c60:	str	w0, [sp, #104]
  407c64:	tbz	w25, #0, 407c88 <tigetstr@plt+0x5608>
  407c68:	ldr	w0, [x2, #44]
  407c6c:	ldr	w2, [x21, #704]
  407c70:	cmp	w0, w2
  407c74:	b.le	407c88 <tigetstr@plt+0x5608>
  407c78:	add	w0, w0, w19
  407c7c:	cmp	w1, w0
  407c80:	b.ge	407c88 <tigetstr@plt+0x5608>  // b.tcont
  407c84:	bl	407bb4 <tigetstr@plt+0x5534>
  407c88:	and	w0, w25, #0xc
  407c8c:	cmp	w0, #0x4
  407c90:	b.ne	407fc4 <tigetstr@plt+0x5944>  // b.any
  407c94:	add	x0, x20, #0x350
  407c98:	ldrb	w1, [x0, #49]
  407c9c:	cbz	w1, 407fc4 <tigetstr@plt+0x5944>
  407ca0:	add	x21, x21, #0x2c0
  407ca4:	ldr	w24, [x21, #4]
  407ca8:	tbnz	w24, #31, 407fc4 <tigetstr@plt+0x5944>
  407cac:	ldr	w21, [x0, #44]
  407cb0:	add	w19, w21, w19
  407cb4:	cmp	w24, w19
  407cb8:	b.ge	407fc4 <tigetstr@plt+0x5944>  // b.tcont
  407cbc:	ldr	x0, [x23, #720]
  407cc0:	adrp	x26, 40e000 <tigetstr@plt+0xb980>
  407cc4:	add	x26, x26, #0xc6c
  407cc8:	str	x0, [sp, #112]
  407ccc:	mov	x0, x22
  407cd0:	bl	402170 <strlen@plt>
  407cd4:	mov	x27, x0
  407cd8:	mov	x19, #0x0                   	// #0
  407cdc:	mov	w3, #0x0                   	// #0
  407ce0:	mov	x4, x22
  407ce4:	mov	w28, #0x0                   	// #0
  407ce8:	b	407d20 <tigetstr@plt+0x56a0>
  407cec:	cmp	w0, #0x20
  407cf0:	b.ne	407d8c <tigetstr@plt+0x570c>  // b.any
  407cf4:	cbz	w3, 407d80 <tigetstr@plt+0x5700>
  407cf8:	mov	x1, x26
  407cfc:	add	x0, x19, w28, sxtw
  407d00:	str	x4, [sp, #96]
  407d04:	str	w3, [sp, #136]
  407d08:	bl	402520 <strcpy@plt>
  407d0c:	ldr	w3, [sp, #136]
  407d10:	add	w1, w28, #0x2
  407d14:	ldr	x4, [sp, #96]
  407d18:	add	x4, x4, #0x1
  407d1c:	mov	w28, w1
  407d20:	ldrb	w0, [x4]
  407d24:	cbnz	w0, 407cec <tigetstr@plt+0x566c>
  407d28:	cbz	w3, 407d9c <tigetstr@plt+0x571c>
  407d2c:	strb	wzr, [x19, w28, sxtw]
  407d30:	cbz	w3, 407dc0 <tigetstr@plt+0x5740>
  407d34:	mov	x0, x19
  407d38:	bl	402170 <strlen@plt>
  407d3c:	mov	x22, x0
  407d40:	add	x0, x20, #0x350
  407d44:	str	w22, [sp, #136]
  407d48:	ldr	w0, [x0, #52]
  407d4c:	sub	w0, w0, #0x2
  407d50:	cmp	w0, #0x1
  407d54:	b.hi	408030 <tigetstr@plt+0x59b0>  // b.pmore
  407d58:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  407d5c:	add	x0, x0, #0xc7b
  407d60:	str	x0, [x23, #720]
  407d64:	cmp	w21, #0x8
  407d68:	b.le	407dc8 <tigetstr@plt+0x5748>
  407d6c:	sub	w21, w21, #0x8
  407d70:	mov	w0, #0x8                   	// #8
  407d74:	cmp	w21, #0x8
  407d78:	csel	w21, w21, w0, le
  407d7c:	b	408054 <tigetstr@plt+0x59d4>
  407d80:	add	x27, x27, #0x2
  407d84:	mov	w1, w28
  407d88:	b	407d18 <tigetstr@plt+0x5698>
  407d8c:	add	w1, w28, #0x1
  407d90:	cbz	w3, 407d18 <tigetstr@plt+0x5698>
  407d94:	strb	w0, [x19, w28, sxtw]
  407d98:	b	407d18 <tigetstr@plt+0x5698>
  407d9c:	add	x0, x27, #0x1
  407da0:	bl	402290 <malloc@plt>
  407da4:	mov	x19, x0
  407da8:	cbnz	x0, 407dc0 <tigetstr@plt+0x5740>
  407dac:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  407db0:	add	x0, x0, #0xc6f
  407db4:	bl	4021c0 <perror@plt>
  407db8:	mov	w0, #0x1                   	// #1
  407dbc:	bl	4021a0 <exit@plt>
  407dc0:	mov	w3, #0x1                   	// #1
  407dc4:	b	407ce0 <tigetstr@plt+0x5660>
  407dc8:	mov	w21, #0x0                   	// #0
  407dcc:	strb	wzr, [sp, #176]
  407dd0:	b	408070 <tigetstr@plt+0x59f0>
  407dd4:	mov	w26, #0x0                   	// #0
  407dd8:	b	4080b8 <tigetstr@plt+0x5a38>
  407ddc:	ldr	w0, [sp, #104]
  407de0:	sub	w28, w0, w26
  407de4:	cbz	w24, 407df8 <tigetstr@plt+0x5778>
  407de8:	ldr	x0, [sp, #96]
  407dec:	sub	w28, w28, w21
  407df0:	ldr	x1, [sp, #120]
  407df4:	bl	407b6c <tigetstr@plt+0x54ec>
  407df8:	ldr	w0, [sp, #136]
  407dfc:	sxtw	x5, w24
  407e00:	sub	w0, w0, w24
  407e04:	cmp	w0, w28
  407e08:	csel	w2, w0, w28, le
  407e0c:	cmp	w2, #0x0
  407e10:	b.le	407fbc <tigetstr@plt+0x593c>
  407e14:	sub	w28, w2, #0x1
  407e18:	sxtw	x1, w28
  407e1c:	add	x4, x5, w28, sxtw
  407e20:	cbnz	w28, 407e2c <tigetstr@plt+0x57ac>
  407e24:	mov	w28, w2
  407e28:	b	407e54 <tigetstr@plt+0x57d4>
  407e2c:	ldrb	w6, [x19, x4]
  407e30:	cmp	w6, #0x5c
  407e34:	b.ne	407f08 <tigetstr@plt+0x5888>  // b.any
  407e38:	add	x4, x19, x4
  407e3c:	ldurb	w0, [x4, #-1]
  407e40:	cmp	w0, #0x5c
  407e44:	cset	w0, eq  // eq = none
  407e48:	sub	w28, w28, w0
  407e4c:	cmp	w2, w28
  407e50:	b.gt	407ed4 <tigetstr@plt+0x5854>
  407e54:	add	x4, x5, #0x1
  407e58:	add	x4, x19, x4
  407e5c:	mov	w6, w1
  407e60:	cbz	w1, 407ecc <tigetstr@plt+0x584c>
  407e64:	add	w0, w24, w1
  407e68:	add	x7, x1, x5
  407e6c:	sub	x1, x1, #0x1
  407e70:	ldrb	w8, [x4, x1]
  407e74:	cmp	w8, #0x25
  407e78:	b.ne	407e5c <tigetstr@plt+0x57dc>  // b.any
  407e7c:	cmp	w0, #0x0
  407e80:	b.le	407e94 <tigetstr@plt+0x5814>
  407e84:	add	x1, x19, x7
  407e88:	ldurb	w1, [x1, #-1]
  407e8c:	cmp	w1, #0x5c
  407e90:	b.eq	407fac <tigetstr@plt+0x592c>  // b.none
  407e94:	ldr	w4, [x27, #52]
  407e98:	add	w1, w0, #0x1
  407e9c:	sub	w4, w4, #0x2
  407ea0:	ldrb	w1, [x19, w1, sxtw]
  407ea4:	cmp	w4, #0x1
  407ea8:	b.hi	407f48 <tigetstr@plt+0x58c8>  // b.pmore
  407eac:	cmp	w1, #0x3e
  407eb0:	b.eq	407fb4 <tigetstr@plt+0x5934>  // b.none
  407eb4:	cmp	w1, #0x2b
  407eb8:	cset	w0, eq  // eq = none
  407ebc:	add	w0, w0, #0x2
  407ec0:	add	w0, w6, w0
  407ec4:	cmp	w2, w0
  407ec8:	csel	w28, w28, w6, ge  // ge = tcont
  407ecc:	cmp	w28, w2
  407ed0:	csel	w28, w28, w2, le
  407ed4:	ldr	x0, [sp, #96]
  407ed8:	sxtw	x2, w28
  407edc:	add	x1, x19, x5
  407ee0:	sub	w22, w22, w28
  407ee4:	add	w24, w24, w28
  407ee8:	bl	407ad8 <tigetstr@plt+0x5458>
  407eec:	cmp	w22, #0x0
  407ef0:	b.le	4080ec <tigetstr@plt+0x5a6c>
  407ef4:	bl	407bb4 <tigetstr@plt+0x5534>
  407ef8:	mov	w26, #0x0                   	// #0
  407efc:	mov	w0, #0x1                   	// #1
  407f00:	strb	w0, [x27, #48]
  407f04:	b	4080ec <tigetstr@plt+0x5a6c>
  407f08:	str	w2, [sp, #140]
  407f0c:	str	x1, [sp, #144]
  407f10:	str	w6, [sp, #152]
  407f14:	stp	x4, x5, [sp, #160]
  407f18:	bl	402480 <__ctype_b_loc@plt>
  407f1c:	ldr	w6, [sp, #152]
  407f20:	ldr	x0, [x0]
  407f24:	ubfiz	x6, x6, #1, #8
  407f28:	ldr	w2, [sp, #140]
  407f2c:	ldp	x4, x5, [sp, #160]
  407f30:	ldrh	w0, [x0, x6]
  407f34:	ldr	x1, [sp, #144]
  407f38:	sub	x4, x4, #0x1
  407f3c:	tbz	w0, #3, 407e24 <tigetstr@plt+0x57a4>
  407f40:	sub	w28, w28, #0x1
  407f44:	b	407e20 <tigetstr@plt+0x57a0>
  407f48:	cmp	w1, #0x27
  407f4c:	b.eq	407fb4 <tigetstr@plt+0x5934>  // b.none
  407f50:	cmp	w1, #0x7b
  407f54:	b.ne	407f84 <tigetstr@plt+0x5904>  // b.any
  407f58:	add	x1, x19, w0, sxtw
  407f5c:	mov	x4, #0x1                   	// #1
  407f60:	b	407f74 <tigetstr@plt+0x58f4>
  407f64:	add	w0, w4, #0x1
  407f68:	cmp	w7, #0x7d
  407f6c:	add	x4, x4, #0x1
  407f70:	b.eq	407ec0 <tigetstr@plt+0x5840>  // b.none
  407f74:	ldrb	w7, [x1, x4]
  407f78:	cbnz	w7, 407f64 <tigetstr@plt+0x58e4>
  407f7c:	mov	w0, #0x1                   	// #1
  407f80:	b	407ec0 <tigetstr@plt+0x5840>
  407f84:	ldr	x0, [sp, #128]
  407f88:	stp	w2, w6, [sp, #140]
  407f8c:	str	x5, [sp, #152]
  407f90:	bl	4024f0 <strchr@plt>
  407f94:	cmp	x0, #0x0
  407f98:	cset	w0, ne  // ne = any
  407f9c:	ldp	w2, w6, [sp, #140]
  407fa0:	add	w0, w0, #0x2
  407fa4:	ldr	x5, [sp, #152]
  407fa8:	b	407ec0 <tigetstr@plt+0x5840>
  407fac:	mov	w0, #0x0                   	// #0
  407fb0:	b	407ec0 <tigetstr@plt+0x5840>
  407fb4:	mov	w0, #0x4                   	// #4
  407fb8:	b	407ec0 <tigetstr@plt+0x5840>
  407fbc:	mov	w28, w2
  407fc0:	b	407ed4 <tigetstr@plt+0x5854>
  407fc4:	add	x19, x20, #0x350
  407fc8:	mov	x1, x22
  407fcc:	add	x19, x19, #0x8
  407fd0:	mov	x0, x19
  407fd4:	bl	407b6c <tigetstr@plt+0x54ec>
  407fd8:	tbz	w25, #2, 407fec <tigetstr@plt+0x596c>
  407fdc:	add	x23, x23, #0x2d0
  407fe0:	mov	x0, x19
  407fe4:	ldr	x1, [x23, #8]
  407fe8:	bl	407b6c <tigetstr@plt+0x54ec>
  407fec:	add	x20, x20, #0x350
  407ff0:	mov	x0, x22
  407ff4:	bl	402170 <strlen@plt>
  407ff8:	ldp	x21, x22, [sp, #32]
  407ffc:	ldr	w1, [x20, #44]
  408000:	ldp	x23, x24, [sp, #48]
  408004:	add	w1, w1, w0
  408008:	str	w1, [x20, #44]
  40800c:	ldp	x19, x20, [sp, #16]
  408010:	ldp	x25, x26, [sp, #64]
  408014:	ldp	x27, x28, [sp, #80]
  408018:	ldp	x29, x30, [sp], #192
  40801c:	ret
  408020:	cmp	w22, #0x0
  408024:	b.le	408130 <tigetstr@plt+0x5ab0>
  408028:	mov	w24, #0x0                   	// #0
  40802c:	b	408120 <tigetstr@plt+0x5aa0>
  408030:	mov	x0, x19
  408034:	mov	w1, #0x3d                  	// #61
  408038:	bl	4024f0 <strchr@plt>
  40803c:	cbz	x0, 407d64 <tigetstr@plt+0x56e4>
  408040:	add	x0, x0, #0x1
  408044:	mov	w21, #0x8                   	// #8
  408048:	sub	x0, x0, x19
  40804c:	cmp	w0, #0x8
  408050:	csel	w21, w0, w21, le
  408054:	adrp	x3, 40e000 <tigetstr@plt+0xb980>
  408058:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  40805c:	add	x3, x3, #0xc7e
  408060:	mov	w2, w21
  408064:	add	x1, x1, #0xc80
  408068:	add	x0, sp, #0xb0
  40806c:	bl	4021e0 <sprintf@plt>
  408070:	add	x0, x20, #0x350
  408074:	ldrb	w0, [x0, #56]
  408078:	cbz	w0, 40808c <tigetstr@plt+0x5a0c>
  40807c:	mov	x0, x19
  408080:	mov	w1, #0xa                   	// #10
  408084:	bl	4024f0 <strchr@plt>
  408088:	cbnz	x0, 408020 <tigetstr@plt+0x59a0>
  40808c:	add	x1, x20, #0x350
  408090:	ldr	w0, [x1, #52]
  408094:	sub	w0, w0, #0x2
  408098:	cmp	w0, #0x1
  40809c:	b.hi	407dd4 <tigetstr@plt+0x5754>  // b.pmore
  4080a0:	ldr	x0, [x1, #16]
  4080a4:	cbz	x0, 407dd4 <tigetstr@plt+0x5754>
  4080a8:	ldr	w0, [sp, #104]
  4080ac:	mov	w26, #0x3                   	// #3
  4080b0:	cmp	w0, #0x0
  4080b4:	csel	w26, w26, wzr, eq  // eq = none
  4080b8:	cmp	w24, #0x20
  4080bc:	mov	w0, #0x20                  	// #32
  4080c0:	csel	w0, w24, w0, ge  // ge = tcont
  4080c4:	add	x27, x20, #0x350
  4080c8:	str	w0, [sp, #104]
  4080cc:	add	x0, sp, #0xb0
  4080d0:	str	x0, [sp, #120]
  4080d4:	add	x0, x27, #0x8
  4080d8:	mov	w24, #0x0                   	// #0
  4080dc:	str	x0, [sp, #96]
  4080e0:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  4080e4:	add	x0, x0, #0xc84
  4080e8:	str	x0, [sp, #128]
  4080ec:	ldr	w0, [sp, #108]
  4080f0:	ldr	w1, [x27, #44]
  4080f4:	add	w0, w22, w0
  4080f8:	add	w0, w0, w1
  4080fc:	ldr	w1, [sp, #104]
  408100:	cmp	w0, w1
  408104:	b.gt	407ddc <tigetstr@plt+0x575c>
  408108:	cmp	w22, #0x0
  40810c:	b.le	408130 <tigetstr@plt+0x5ab0>
  408110:	cbz	w24, 408120 <tigetstr@plt+0x5aa0>
  408114:	add	x1, sp, #0xb0
  408118:	add	x0, x27, #0x8
  40811c:	bl	407b6c <tigetstr@plt+0x54ec>
  408120:	add	x0, x20, #0x350
  408124:	add	x1, x19, w24, sxtw
  408128:	add	x0, x0, #0x8
  40812c:	bl	407b6c <tigetstr@plt+0x54ec>
  408130:	tbz	w25, #2, 408148 <tigetstr@plt+0x5ac8>
  408134:	add	x1, x23, #0x2d0
  408138:	add	x0, x20, #0x350
  40813c:	add	x0, x0, #0x8
  408140:	ldr	x1, [x1, #8]
  408144:	bl	407b6c <tigetstr@plt+0x54ec>
  408148:	ldr	x0, [sp, #112]
  40814c:	str	x0, [x23, #720]
  408150:	bl	407bb4 <tigetstr@plt+0x5534>
  408154:	mov	x0, x19
  408158:	ldp	x19, x20, [sp, #16]
  40815c:	ldp	x21, x22, [sp, #32]
  408160:	ldp	x23, x24, [sp, #48]
  408164:	ldp	x25, x26, [sp, #64]
  408168:	ldp	x27, x28, [sp, #80]
  40816c:	ldp	x29, x30, [sp], #192
  408170:	b	4024b0 <free@plt>
  408174:	stp	x29, x30, [sp, #-32]!
  408178:	mov	x29, sp
  40817c:	str	x19, [sp, #16]
  408180:	mov	x19, x0
  408184:	bl	402170 <strlen@plt>
  408188:	mov	w1, w0
  40818c:	mov	x0, x19
  408190:	mov	w2, #0x5                   	// #5
  408194:	ldr	x19, [sp, #16]
  408198:	ldp	x29, x30, [sp], #32
  40819c:	b	407bfc <tigetstr@plt+0x557c>
  4081a0:	stp	x29, x30, [sp, #-48]!
  4081a4:	mov	x29, sp
  4081a8:	stp	x19, x20, [sp, #16]
  4081ac:	adrp	x19, 421000 <tigetstr@plt+0x1e980>
  4081b0:	add	x19, x19, #0x350
  4081b4:	mov	w20, w0
  4081b8:	add	x19, x19, #0x40
  4081bc:	stp	x21, x22, [sp, #32]
  4081c0:	adrp	x22, 40e000 <tigetstr@plt+0xb980>
  4081c4:	add	x22, x22, #0xca7
  4081c8:	mov	w21, #0x0                   	// #0
  4081cc:	cmp	w21, w20
  4081d0:	b.lt	4081e4 <tigetstr@plt+0x5b64>  // b.tstop
  4081d4:	ldp	x19, x20, [sp, #16]
  4081d8:	ldp	x21, x22, [sp, #32]
  4081dc:	ldp	x29, x30, [sp], #48
  4081e0:	ret
  4081e4:	mov	x1, x22
  4081e8:	mov	x0, x19
  4081ec:	mov	x2, #0x1                   	// #1
  4081f0:	add	w21, w21, #0x1
  4081f4:	bl	407ad8 <tigetstr@plt+0x5458>
  4081f8:	b	4081cc <tigetstr@plt+0x5b4c>
  4081fc:	stp	x29, x30, [sp, #-32]!
  408200:	mov	x29, sp
  408204:	str	x19, [sp, #16]
  408208:	mov	x19, x0
  40820c:	mov	w0, #0x0                   	// #0
  408210:	bl	402580 <_nc_get_hash_table@plt>
  408214:	mov	x1, x0
  408218:	mov	x0, x19
  40821c:	bl	4025b0 <_nc_find_entry@plt>
  408220:	cbz	x0, 408268 <tigetstr@plt+0x5be8>
  408224:	ldr	w1, [x0, #8]
  408228:	cmp	w1, #0x1
  40822c:	b.eq	408274 <tigetstr@plt+0x5bf4>  // b.none
  408230:	cmp	w1, #0x2
  408234:	b.eq	4082a4 <tigetstr@plt+0x5c24>  // b.none
  408238:	cbnz	w1, 4082d4 <tigetstr@plt+0x5c54>
  40823c:	ldrsh	w1, [x0, #12]
  408240:	cmp	w1, #0x2b
  408244:	b.gt	4082d4 <tigetstr@plt+0x5c54>
  408248:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  40824c:	add	x0, x0, #0xf7c
  408250:	sxtw	x2, w1
  408254:	ldrb	w0, [x0, w1, sxtw]
  408258:	cbz	w0, 4082d4 <tigetstr@plt+0x5c54>
  40825c:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  408260:	ldr	x0, [x0, #4032]
  408264:	ldr	x0, [x0, x2, lsl #3]
  408268:	ldr	x19, [sp, #16]
  40826c:	ldp	x29, x30, [sp], #32
  408270:	ret
  408274:	ldrsh	w1, [x0, #12]
  408278:	cmp	w1, #0x25
  40827c:	b.gt	4082d4 <tigetstr@plt+0x5c54>
  408280:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  408284:	add	x0, x0, #0xf7c
  408288:	add	x0, x0, #0x2c
  40828c:	sxtw	x2, w1
  408290:	ldrb	w0, [x0, w1, sxtw]
  408294:	cbz	w0, 4082d4 <tigetstr@plt+0x5c54>
  408298:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  40829c:	ldr	x0, [x0, #4056]
  4082a0:	b	408264 <tigetstr@plt+0x5be4>
  4082a4:	ldrsh	w1, [x0, #12]
  4082a8:	cmp	w1, #0x18f
  4082ac:	b.gt	4082d4 <tigetstr@plt+0x5c54>
  4082b0:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4082b4:	add	x0, x0, #0xf7c
  4082b8:	add	x0, x0, #0x53
  4082bc:	sxtw	x2, w1
  4082c0:	ldrb	w0, [x0, w1, sxtw]
  4082c4:	cbz	w0, 4082d4 <tigetstr@plt+0x5c54>
  4082c8:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  4082cc:	ldr	x0, [x0, #4008]
  4082d0:	b	408264 <tigetstr@plt+0x5be4>
  4082d4:	mov	x0, #0x0                   	// #0
  4082d8:	b	408268 <tigetstr@plt+0x5be8>
  4082dc:	stp	x29, x30, [sp, #-80]!
  4082e0:	cmp	w4, #0x0
  4082e4:	mov	x29, sp
  4082e8:	stp	x21, x22, [sp, #32]
  4082ec:	adrp	x21, 421000 <tigetstr@plt+0x1e980>
  4082f0:	mov	w22, w6
  4082f4:	stp	x25, x26, [sp, #64]
  4082f8:	mov	w26, w1
  4082fc:	add	x1, x21, #0x2c0
  408300:	stp	x19, x20, [sp, #16]
  408304:	adrp	x19, 421000 <tigetstr@plt+0x1e980>
  408308:	mov	w25, w5
  40830c:	stp	x23, x24, [sp, #48]
  408310:	mov	w23, w2
  408314:	ldrb	w2, [sp, #80]
  408318:	stp	w4, w5, [x1, #4]
  40831c:	add	x1, x19, #0x350
  408320:	mov	w24, w4
  408324:	strb	w2, [x1, #88]
  408328:	ldr	w2, [sp, #88]
  40832c:	strb	w3, [x1, #49]
  408330:	and	w2, w2, #0x3
  408334:	strb	w7, [x1, #56]
  408338:	str	w2, [x1, #92]
  40833c:	cset	w2, le
  408340:	strb	w2, [x1, #48]
  408344:	cbnz	x0, 408378 <tigetstr@plt+0x5cf8>
  408348:	str	wzr, [x19, #848]
  40834c:	add	x0, x19, #0x350
  408350:	cmp	w26, #0x4
  408354:	str	w26, [x0, #52]
  408358:	b.hi	40846c <tigetstr@plt+0x5dec>  // b.pmore
  40835c:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  408360:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  408364:	add	x1, x1, #0xf70
  408368:	ldrb	w1, [x1, w26, uxtw]
  40836c:	adr	x2, 408378 <tigetstr@plt+0x5cf8>
  408370:	add	x1, x2, w1, sxtb #2
  408374:	br	x1
  408378:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  40837c:	mov	x20, x0
  408380:	add	x1, x1, #0xc8a
  408384:	bl	402470 <strcmp@plt>
  408388:	cbz	w0, 4083b4 <tigetstr@plt+0x5d34>
  40838c:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  408390:	mov	x0, x20
  408394:	add	x1, x1, #0xc8f
  408398:	bl	402470 <strcmp@plt>
  40839c:	cbz	w0, 4083b4 <tigetstr@plt+0x5d34>
  4083a0:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  4083a4:	mov	x0, x20
  4083a8:	add	x1, x1, #0xc94
  4083ac:	bl	402470 <strcmp@plt>
  4083b0:	cbnz	w0, 4083c0 <tigetstr@plt+0x5d40>
  4083b4:	mov	w0, #0x1                   	// #1
  4083b8:	str	w0, [x19, #848]
  4083bc:	b	40834c <tigetstr@plt+0x5ccc>
  4083c0:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  4083c4:	mov	x0, x20
  4083c8:	add	x1, x1, #0xc9b
  4083cc:	bl	402470 <strcmp@plt>
  4083d0:	cbnz	w0, 4083dc <tigetstr@plt+0x5d5c>
  4083d4:	mov	w0, #0x2                   	// #2
  4083d8:	b	4083b8 <tigetstr@plt+0x5d38>
  4083dc:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  4083e0:	mov	x0, x20
  4083e4:	add	x1, x1, #0xc9e
  4083e8:	bl	402470 <strcmp@plt>
  4083ec:	cbnz	w0, 4083f8 <tigetstr@plt+0x5d78>
  4083f0:	mov	w0, #0x3                   	// #3
  4083f4:	b	4083b8 <tigetstr@plt+0x5d38>
  4083f8:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  4083fc:	mov	x0, x20
  408400:	add	x1, x1, #0xca2
  408404:	bl	402470 <strcmp@plt>
  408408:	cbnz	w0, 408348 <tigetstr@plt+0x5cc8>
  40840c:	mov	w0, #0x4                   	// #4
  408410:	b	4083b8 <tigetstr@plt+0x5d38>
  408414:	adrp	x2, 420000 <tigetstr@plt+0x1d980>
  408418:	add	x1, x19, #0x350
  40841c:	ldr	x2, [x2, #3920]
  408420:	str	x2, [x1, #96]
  408424:	adrp	x2, 420000 <tigetstr@plt+0x1d980>
  408428:	ldr	x2, [x2, #4064]
  40842c:	str	x2, [x1, #104]
  408430:	adrp	x2, 420000 <tigetstr@plt+0x1d980>
  408434:	ldr	x2, [x2, #4000]
  408438:	cmp	w24, #0x0
  40843c:	ccmp	w25, #0x1, #0x4, gt
  408440:	str	x2, [x1, #112]
  408444:	adrp	x2, 40e000 <tigetstr@plt+0xb980>
  408448:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  40844c:	add	x2, x2, #0xc88
  408450:	add	x1, x1, #0xd63
  408454:	csel	x1, x1, x2, gt
  408458:	add	x2, x0, #0x2d0
  40845c:	str	x1, [x2, #8]
  408460:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  408464:	add	x1, x1, #0xca6
  408468:	str	x1, [x0, #720]
  40846c:	mov	w0, #0x8                   	// #8
  408470:	str	w0, [x21, #704]
  408474:	add	x0, x19, #0x350
  408478:	str	w23, [x0, #120]
  40847c:	sub	w23, w23, #0x1
  408480:	cmp	w23, #0x3
  408484:	b.hi	4085cc <tigetstr@plt+0x5f4c>  // b.pmore
  408488:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  40848c:	add	x0, x0, #0xf78
  408490:	ldrb	w0, [x0, w23, uxtw]
  408494:	adr	x1, 4084a0 <tigetstr@plt+0x5e20>
  408498:	add	x0, x1, w0, sxtb #2
  40849c:	br	x0
  4084a0:	adrp	x2, 420000 <tigetstr@plt+0x1d980>
  4084a4:	add	x1, x19, #0x350
  4084a8:	ldr	x2, [x2, #4040]
  4084ac:	str	x2, [x1, #96]
  4084b0:	adrp	x2, 420000 <tigetstr@plt+0x1d980>
  4084b4:	ldr	x2, [x2, #3976]
  4084b8:	str	x2, [x1, #104]
  4084bc:	adrp	x2, 420000 <tigetstr@plt+0x1d980>
  4084c0:	ldr	x2, [x2, #3888]
  4084c4:	b	408438 <tigetstr@plt+0x5db8>
  4084c8:	adrp	x2, 420000 <tigetstr@plt+0x1d980>
  4084cc:	add	x1, x19, #0x350
  4084d0:	ldr	x2, [x2, #4032]
  4084d4:	str	x2, [x1, #96]
  4084d8:	adrp	x2, 420000 <tigetstr@plt+0x1d980>
  4084dc:	ldr	x2, [x2, #4056]
  4084e0:	str	x2, [x1, #104]
  4084e4:	adrp	x2, 420000 <tigetstr@plt+0x1d980>
  4084e8:	ldr	x2, [x2, #4008]
  4084ec:	str	x2, [x1, #112]
  4084f0:	add	x2, x0, #0x2d0
  4084f4:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  4084f8:	add	x1, x1, #0xcac
  4084fc:	str	x1, [x2, #8]
  408500:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  408504:	add	x1, x1, #0xca9
  408508:	b	408468 <tigetstr@plt+0x5de8>
  40850c:	cbz	w22, 4085d0 <tigetstr@plt+0x5f50>
  408510:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  408514:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  408518:	add	x1, x1, #0xcae
  40851c:	ldr	x0, [x0, #3968]
  408520:	ldr	x2, [x0]
  408524:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  408528:	ldr	x0, [x0, #3856]
  40852c:	ldr	x0, [x0]
  408530:	bl	402640 <fprintf@plt>
  408534:	add	x0, x19, #0x350
  408538:	add	x21, x21, #0x2c0
  40853c:	ldr	w4, [x19, #848]
  408540:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  408544:	ldp	x19, x20, [sp, #16]
  408548:	add	x1, x1, #0xd3b
  40854c:	ldr	w5, [x0, #52]
  408550:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  408554:	ldr	w3, [x21, #4]
  408558:	ldr	x0, [x0, #3968]
  40855c:	ldp	x21, x22, [sp, #32]
  408560:	ldr	x2, [x0]
  408564:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  408568:	ldp	x23, x24, [sp, #48]
  40856c:	ldr	x0, [x0, #3856]
  408570:	ldp	x25, x26, [sp, #64]
  408574:	ldp	x29, x30, [sp], #80
  408578:	ldr	x0, [x0]
  40857c:	b	402640 <fprintf@plt>
  408580:	cbz	w22, 4085a8 <tigetstr@plt+0x5f28>
  408584:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  408588:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  40858c:	add	x1, x1, #0xcd3
  408590:	ldr	x0, [x0, #3968]
  408594:	ldr	x2, [x0]
  408598:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  40859c:	ldr	x0, [x0, #3856]
  4085a0:	ldr	x0, [x0]
  4085a4:	bl	402640 <fprintf@plt>
  4085a8:	add	x1, x19, #0x350
  4085ac:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4085b0:	add	x0, x0, #0xf7c
  4085b4:	add	x2, x0, #0x234
  4085b8:	str	x2, [x1, #128]
  4085bc:	add	x2, x0, #0x2e4
  4085c0:	add	x0, x0, #0x380
  4085c4:	str	x2, [x1, #136]
  4085c8:	str	x0, [x1, #144]
  4085cc:	cbnz	w22, 408534 <tigetstr@plt+0x5eb4>
  4085d0:	ldp	x19, x20, [sp, #16]
  4085d4:	ldp	x21, x22, [sp, #32]
  4085d8:	ldp	x23, x24, [sp, #48]
  4085dc:	ldp	x25, x26, [sp, #64]
  4085e0:	ldp	x29, x30, [sp], #80
  4085e4:	ret
  4085e8:	cbz	w22, 408610 <tigetstr@plt+0x5f90>
  4085ec:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  4085f0:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  4085f4:	add	x1, x1, #0xcf7
  4085f8:	ldr	x0, [x0, #3968]
  4085fc:	ldr	x2, [x0]
  408600:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  408604:	ldr	x0, [x0, #3856]
  408608:	ldr	x0, [x0]
  40860c:	bl	402640 <fprintf@plt>
  408610:	add	x1, x19, #0x350
  408614:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  408618:	add	x0, x0, #0xf7c
  40861c:	add	x2, x0, #0x9f8
  408620:	str	x2, [x1, #128]
  408624:	add	x2, x0, #0xaa8
  408628:	add	x0, x0, #0xb44
  40862c:	str	x2, [x1, #136]
  408630:	b	4085c8 <tigetstr@plt+0x5f48>
  408634:	cbz	w22, 40865c <tigetstr@plt+0x5fdc>
  408638:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  40863c:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  408640:	add	x1, x1, #0xd18
  408644:	ldr	x0, [x0, #3968]
  408648:	ldr	x2, [x0]
  40864c:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  408650:	ldr	x0, [x0, #3856]
  408654:	ldr	x0, [x0]
  408658:	bl	402640 <fprintf@plt>
  40865c:	add	x1, x19, #0x350
  408660:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  408664:	add	x0, x0, #0x7c
  408668:	add	x2, x0, #0xbc
  40866c:	str	x2, [x1, #128]
  408670:	add	x2, x0, #0x16c
  408674:	add	x0, x0, #0x208
  408678:	str	x2, [x1, #136]
  40867c:	b	4085c8 <tigetstr@plt+0x5f48>
  408680:	stp	x29, x30, [sp, #-80]!
  408684:	mov	x29, sp
  408688:	stp	x19, x20, [sp, #16]
  40868c:	mov	w19, #0x0                   	// #0
  408690:	stp	x21, x22, [sp, #32]
  408694:	mov	x22, x0
  408698:	mov	x21, #0x0                   	// #0
  40869c:	stp	x23, x24, [sp, #48]
  4086a0:	adrp	x23, 40e000 <tigetstr@plt+0xb980>
  4086a4:	adrp	x24, 40e000 <tigetstr@plt+0xb980>
  4086a8:	add	x23, x23, #0xd68
  4086ac:	add	x24, x24, #0xd6b
  4086b0:	stp	x25, x26, [sp, #64]
  4086b4:	bl	402170 <strlen@plt>
  4086b8:	mov	x20, x0
  4086bc:	sub	w26, w0, #0x1
  4086c0:	cmp	w26, w21
  4086c4:	b.gt	4086d8 <tigetstr@plt+0x6058>
  4086c8:	cmp	w20, #0x32
  4086cc:	cset	w0, gt
  4086d0:	and	w19, w19, w0
  4086d4:	b	408704 <tigetstr@plt+0x6084>
  4086d8:	add	x25, x22, x21
  4086dc:	mov	x1, x23
  4086e0:	mov	x0, x25
  4086e4:	mov	x2, #0x2                   	// #2
  4086e8:	bl	4022b0 <strncmp@plt>
  4086ec:	cbz	w0, 408720 <tigetstr@plt+0x60a0>
  4086f0:	mov	x1, x24
  4086f4:	mov	x0, x25
  4086f8:	mov	x2, #0x2                   	// #2
  4086fc:	bl	4022b0 <strncmp@plt>
  408700:	cbnz	w0, 408724 <tigetstr@plt+0x60a4>
  408704:	mov	w0, w19
  408708:	ldp	x19, x20, [sp, #16]
  40870c:	ldp	x21, x22, [sp, #32]
  408710:	ldp	x23, x24, [sp, #48]
  408714:	ldp	x25, x26, [sp, #64]
  408718:	ldp	x29, x30, [sp], #80
  40871c:	ret
  408720:	mov	w19, #0x1                   	// #1
  408724:	add	x21, x21, #0x1
  408728:	b	4086c0 <tigetstr@plt+0x6040>
  40872c:	stp	x29, x30, [sp, #-112]!
  408730:	mov	x29, sp
  408734:	stp	x19, x20, [sp, #16]
  408738:	stp	x21, x22, [sp, #32]
  40873c:	mov	w22, w3
  408740:	stp	x23, x24, [sp, #48]
  408744:	mov	x24, x0
  408748:	mov	x0, x2
  40874c:	stp	x25, x26, [sp, #64]
  408750:	mov	x25, x1
  408754:	adrp	x23, 421000 <tigetstr@plt+0x1e980>
  408758:	stp	x27, x28, [sp, #80]
  40875c:	mov	x28, x2
  408760:	bl	408680 <tigetstr@plt+0x6000>
  408764:	and	w20, w0, #0xff
  408768:	add	x0, x23, #0x350
  40876c:	add	x19, x0, #0x40
  408770:	mov	w27, #0x0                   	// #0
  408774:	str	x0, [sp, #96]
  408778:	ldrb	w0, [x28]
  40877c:	cbnz	w0, 408788 <tigetstr@plt+0x6108>
  408780:	mov	x21, x28
  408784:	b	408a48 <tigetstr@plt+0x63c8>
  408788:	add	x21, x28, #0x1
  40878c:	cmp	w0, #0x74
  408790:	b.hi	4087b4 <tigetstr@plt+0x6134>  // b.pmore
  408794:	cmp	w0, #0x3e
  408798:	b.hi	4087bc <tigetstr@plt+0x613c>  // b.pmore
  40879c:	cmp	w0, #0x25
  4087a0:	b.eq	408ad4 <tigetstr@plt+0x6454>  // b.none
  4087a4:	cmp	w0, #0x3b
  4087a8:	b.eq	4089ac <tigetstr@plt+0x632c>  // b.none
  4087ac:	cmp	w0, #0x20
  4087b0:	b.eq	408ab8 <tigetstr@plt+0x6438>  // b.none
  4087b4:	mov	w27, #0x0                   	// #0
  4087b8:	b	408ad8 <tigetstr@plt+0x6458>
  4087bc:	sub	w0, w0, #0x3f
  4087c0:	mov	x1, #0x1                   	// #1
  4087c4:	lsl	x0, x1, x0
  4087c8:	mov	x1, #0x1                   	// #1
  4087cc:	movk	x1, #0x40, lsl #32
  4087d0:	movk	x1, #0x20, lsl #48
  4087d4:	tst	x0, x1
  4087d8:	b.ne	408860 <tigetstr@plt+0x61e0>  // b.any
  4087dc:	mov	x1, #0xa0000000            	// #2684354560
  4087e0:	tst	x0, x1
  4087e4:	b.ne	408848 <tigetstr@plt+0x61c8>  // b.any
  4087e8:	tbz	x0, #49, 4087b4 <tigetstr@plt+0x6134>
  4087ec:	ands	w27, w27, w20
  4087f0:	b.eq	408ae8 <tigetstr@plt+0x6468>  // b.none
  4087f4:	ldp	x2, x0, [x19]
  4087f8:	str	x2, [sp, #104]
  4087fc:	adrp	x20, 40e000 <tigetstr@plt+0xb980>
  408800:	sub	x21, x0, #0x1
  408804:	cmp	x0, #0x1
  408808:	add	x27, x2, x21
  40880c:	b.ls	408824 <tigetstr@plt+0x61a4>  // b.plast
  408810:	add	x1, x20, #0xd6e
  408814:	mov	x0, x27
  408818:	bl	402470 <strcmp@plt>
  40881c:	ldr	x2, [sp, #104]
  408820:	cbz	w0, 408aa8 <tigetstr@plt+0x6428>
  408824:	mov	w0, #0xa                   	// #10
  408828:	strb	w0, [x27]
  40882c:	add	w0, w22, #0x1
  408830:	bl	4081a0 <tigetstr@plt+0x5b20>
  408834:	add	x1, x20, #0xd6e
  408838:	mov	x0, x19
  40883c:	mov	x2, #0x1                   	// #1
  408840:	bl	407ad8 <tigetstr@plt+0x5458>
  408844:	b	408ab0 <tigetstr@plt+0x6430>
  408848:	mov	x1, x28
  40884c:	mov	x0, x19
  408850:	mov	x2, #0x1                   	// #1
  408854:	mov	x28, x21
  408858:	bl	407ad8 <tigetstr@plt+0x5458>
  40885c:	b	4087b4 <tigetstr@plt+0x6134>
  408860:	cbz	w27, 408ad8 <tigetstr@plt+0x6458>
  408864:	ldp	x0, x1, [x19]
  408868:	adrp	x27, 40e000 <tigetstr@plt+0xb980>
  40886c:	add	x0, x0, x1
  408870:	mov	w1, #0xa                   	// #10
  408874:	sturb	w1, [x0, #-1]
  408878:	ldrb	w0, [x28]
  40887c:	cmp	w0, #0x65
  408880:	b.ne	4088f0 <tigetstr@plt+0x6270>  // b.any
  408884:	mov	w0, w22
  408888:	bl	4081a0 <tigetstr@plt+0x5b20>
  40888c:	add	x1, x27, #0xd6e
  408890:	mov	x0, x19
  408894:	mov	x2, #0x1                   	// #1
  408898:	bl	407ad8 <tigetstr@plt+0x5458>
  40889c:	mov	x1, x28
  4088a0:	mov	x2, #0x1                   	// #1
  4088a4:	mov	x0, x19
  4088a8:	bl	407ad8 <tigetstr@plt+0x5458>
  4088ac:	mov	x0, x21
  4088b0:	bl	408680 <tigetstr@plt+0x6000>
  4088b4:	ands	w20, w0, #0xff
  4088b8:	b.ne	4088e8 <tigetstr@plt+0x6268>  // b.any
  4088bc:	ldrb	w0, [x28, #1]
  4088c0:	cbz	w0, 4088e8 <tigetstr@plt+0x6268>
  4088c4:	cmp	w0, #0x25
  4088c8:	b.eq	4088e8 <tigetstr@plt+0x6268>  // b.none
  4088cc:	mov	x0, x19
  4088d0:	mov	x2, #0x1                   	// #1
  4088d4:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  4088d8:	add	x1, x1, #0x59
  4088dc:	bl	407ad8 <tigetstr@plt+0x5458>
  4088e0:	add	w0, w22, #0x1
  4088e4:	bl	4081a0 <tigetstr@plt+0x5b20>
  4088e8:	mov	w27, #0x0                   	// #0
  4088ec:	b	408acc <tigetstr@plt+0x644c>
  4088f0:	add	w26, w22, #0x1
  4088f4:	mov	w0, w26
  4088f8:	bl	4081a0 <tigetstr@plt+0x5b20>
  4088fc:	add	x1, x27, #0xd6e
  408900:	mov	x0, x19
  408904:	mov	x2, #0x1                   	// #1
  408908:	bl	407ad8 <tigetstr@plt+0x5458>
  40890c:	mov	x0, x19
  408910:	mov	x1, x28
  408914:	mov	x2, #0x1                   	// #1
  408918:	bl	407ad8 <tigetstr@plt+0x5458>
  40891c:	ldrb	w0, [x28]
  408920:	cmp	w0, #0x3f
  408924:	b.ne	408974 <tigetstr@plt+0x62f4>  // b.any
  408928:	mov	x2, x21
  40892c:	mov	w3, w26
  408930:	mov	x1, x25
  408934:	mov	x0, x24
  408938:	bl	40872c <tigetstr@plt+0x60ac>
  40893c:	mov	x21, x0
  408940:	ldrb	w0, [x0]
  408944:	cmp	w0, #0x0
  408948:	cset	w27, ne  // ne = any
  40894c:	cmp	w0, #0x25
  408950:	csel	w27, w27, wzr, ne  // ne = any
  408954:	cbz	w27, 408acc <tigetstr@plt+0x644c>
  408958:	mov	x0, x19
  40895c:	mov	x2, #0x1                   	// #1
  408960:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  408964:	add	x1, x1, #0x59
  408968:	bl	407ad8 <tigetstr@plt+0x5458>
  40896c:	mov	w0, w26
  408970:	b	4088e4 <tigetstr@plt+0x6264>
  408974:	cmp	w22, #0x1
  408978:	b.ne	4088e8 <tigetstr@plt+0x6268>  // b.any
  40897c:	ldr	x0, [sp, #96]
  408980:	ldrb	w27, [x0, #88]
  408984:	cbz	w27, 408acc <tigetstr@plt+0x644c>
  408988:	ldr	x0, [x24]
  40898c:	bl	402160 <_nc_first_name@plt>
  408990:	mov	x1, x0
  408994:	ldrb	w2, [x28, #1]
  408998:	mov	x3, x25
  40899c:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  4089a0:	add	x0, x0, #0xd70
  4089a4:	bl	4024e0 <_nc_warning@plt>
  4089a8:	b	4088e8 <tigetstr@plt+0x6268>
  4089ac:	cbz	w27, 408ad8 <tigetstr@plt+0x6458>
  4089b0:	cmp	w22, #0x1
  4089b4:	b.le	408a68 <tigetstr@plt+0x63e8>
  4089b8:	add	x0, x23, #0x350
  4089bc:	add	x19, x0, #0x40
  4089c0:	ldr	x1, [x19, #8]
  4089c4:	ldr	x0, [x0, #64]
  4089c8:	add	x0, x0, x1
  4089cc:	mov	w1, #0xa                   	// #10
  4089d0:	sturb	w1, [x0, #-1]
  4089d4:	mov	w0, w22
  4089d8:	bl	4081a0 <tigetstr@plt+0x5b20>
  4089dc:	mov	x0, x19
  4089e0:	mov	x2, #0x1                   	// #1
  4089e4:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  4089e8:	add	x1, x1, #0xd6e
  4089ec:	bl	407ad8 <tigetstr@plt+0x5458>
  4089f0:	mov	x0, x19
  4089f4:	mov	x1, x28
  4089f8:	mov	x2, #0x1                   	// #1
  4089fc:	bl	407ad8 <tigetstr@plt+0x5458>
  408a00:	ldrb	w0, [x28, #1]
  408a04:	cmp	w0, #0x25
  408a08:	b.ne	408a48 <tigetstr@plt+0x63c8>  // b.any
  408a0c:	ldrb	w1, [x28, #2]
  408a10:	cbz	w1, 408a48 <tigetstr@plt+0x63c8>
  408a14:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  408a18:	add	x0, x0, #0xd8b
  408a1c:	bl	4024f0 <strchr@plt>
  408a20:	cbnz	x0, 408a48 <tigetstr@plt+0x63c8>
  408a24:	add	x23, x23, #0x350
  408a28:	mov	w1, #0xa                   	// #10
  408a2c:	ldr	x0, [x19, #8]
  408a30:	ldr	x2, [x23, #64]
  408a34:	add	x3, x0, #0x1
  408a38:	str	x3, [x19, #8]
  408a3c:	strb	w1, [x2, x0]
  408a40:	mov	w0, w22
  408a44:	bl	4081a0 <tigetstr@plt+0x5b20>
  408a48:	mov	x0, x21
  408a4c:	ldp	x19, x20, [sp, #16]
  408a50:	ldp	x21, x22, [sp, #32]
  408a54:	ldp	x23, x24, [sp, #48]
  408a58:	ldp	x25, x26, [sp, #64]
  408a5c:	ldp	x27, x28, [sp, #80]
  408a60:	ldp	x29, x30, [sp], #112
  408a64:	ret
  408a68:	ldr	x0, [sp, #96]
  408a6c:	ldrb	w27, [x0, #88]
  408a70:	cbz	w27, 408ad8 <tigetstr@plt+0x6458>
  408a74:	ldr	x0, [x24]
  408a78:	bl	402160 <_nc_first_name@plt>
  408a7c:	mov	x1, x0
  408a80:	mov	x2, x25
  408a84:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  408a88:	add	x0, x0, #0xd8f
  408a8c:	bl	4024e0 <_nc_warning@plt>
  408a90:	b	4087b4 <tigetstr@plt+0x6134>
  408a94:	ldrb	w0, [x2, x21]
  408a98:	cmp	w0, #0xa
  408a9c:	b.eq	408ab0 <tigetstr@plt+0x6430>  // b.none
  408aa0:	cmp	w0, #0x9
  408aa4:	b.ne	408824 <tigetstr@plt+0x61a4>  // b.any
  408aa8:	subs	x21, x21, #0x1
  408aac:	b.ne	408a94 <tigetstr@plt+0x6414>  // b.any
  408ab0:	mov	w20, #0x0                   	// #0
  408ab4:	b	4087b4 <tigetstr@plt+0x6134>
  408ab8:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  408abc:	add	x1, x1, #0xc6c
  408ac0:	mov	x2, #0x2                   	// #2
  408ac4:	mov	x0, x19
  408ac8:	bl	407ad8 <tigetstr@plt+0x5458>
  408acc:	mov	x28, x21
  408ad0:	b	408778 <tigetstr@plt+0x60f8>
  408ad4:	mov	w27, #0x1                   	// #1
  408ad8:	add	x21, x28, #0x1
  408adc:	mov	x1, x28
  408ae0:	mov	x2, #0x1                   	// #1
  408ae4:	b	408ac4 <tigetstr@plt+0x6444>
  408ae8:	mov	w20, #0x0                   	// #0
  408aec:	b	408ad8 <tigetstr@plt+0x6458>
  408af0:	mov	x12, #0x10e0                	// #4320
  408af4:	sub	sp, sp, x12
  408af8:	stp	x29, x30, [sp]
  408afc:	mov	x29, sp
  408b00:	stp	x19, x20, [sp, #16]
  408b04:	mov	x19, x0
  408b08:	adrp	x20, 421000 <tigetstr@plt+0x1e980>
  408b0c:	stp	x21, x22, [sp, #32]
  408b10:	mov	w22, w2
  408b14:	stp	x23, x24, [sp, #48]
  408b18:	stp	x25, x26, [sp, #64]
  408b1c:	stp	x27, x28, [sp, #80]
  408b20:	mov	w28, w5
  408b24:	stp	w4, w3, [sp, #136]
  408b28:	cbnz	x1, 408dcc <tigetstr@plt+0x674c>
  408b2c:	add	x0, x20, #0x350
  408b30:	adrp	x24, 407000 <tigetstr@plt+0x4980>
  408b34:	add	x24, x24, #0x9d4
  408b38:	str	x19, [x0, #32]
  408b3c:	add	x21, x20, #0x350
  408b40:	mov	x1, #0x0                   	// #0
  408b44:	add	x23, x21, #0x8
  408b48:	mov	x0, x23
  408b4c:	bl	407b6c <tigetstr@plt+0x54ec>
  408b50:	cbz	w22, 408dd4 <tigetstr@plt+0x6754>
  408b54:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  408b58:	ldr	w0, [x0, #704]
  408b5c:	str	w0, [x21, #44]
  408b60:	adrp	x25, 40e000 <tigetstr@plt+0xb980>
  408b64:	add	x0, x25, #0xdbb
  408b68:	str	x0, [sp, #112]
  408b6c:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  408b70:	add	x23, sp, #0xc8
  408b74:	mov	x21, #0x0                   	// #0
  408b78:	ldr	x0, [x0, #3912]
  408b7c:	mov	w22, #0x0                   	// #0
  408b80:	mov	w27, #0x0                   	// #0
  408b84:	str	x0, [sp, #120]
  408b88:	ldrh	w0, [x19, #56]
  408b8c:	mov	w26, w21
  408b90:	cmp	w0, w21
  408b94:	b.hi	408e44 <tigetstr@plt+0x67c4>  // b.pmore
  408b98:	add	x1, x20, #0x350
  408b9c:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  408ba0:	str	x0, [sp, #112]
  408ba4:	add	x2, x0, #0x2c0
  408ba8:	ldr	w3, [x1, #44]
  408bac:	ldr	w1, [x0, #704]
  408bb0:	cmp	w3, w1
  408bb4:	b.eq	408bc8 <tigetstr@plt+0x6548>  // b.none
  408bb8:	ldr	w0, [x2, #8]
  408bbc:	cmp	w0, #0x1
  408bc0:	b.le	408bc8 <tigetstr@plt+0x6548>
  408bc4:	bl	407bb4 <tigetstr@plt+0x5534>
  408bc8:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  408bcc:	add	x25, sp, #0xc8
  408bd0:	add	x0, x0, #0xdbd
  408bd4:	adrp	x26, 40a000 <tigetstr@plt+0x7980>
  408bd8:	mov	x23, #0x0                   	// #0
  408bdc:	mov	w21, #0x0                   	// #0
  408be0:	str	x0, [sp, #128]
  408be4:	add	x0, x26, #0xf43
  408be8:	str	x0, [sp, #104]
  408bec:	ldrh	w0, [x19, #58]
  408bf0:	mov	w26, w23
  408bf4:	cmp	w0, w23
  408bf8:	b.hi	408f48 <tigetstr@plt+0x68c8>  // b.pmore
  408bfc:	add	x0, x20, #0x350
  408c00:	ldr	x1, [sp, #112]
  408c04:	ldr	w2, [x0, #44]
  408c08:	ldr	x0, [sp, #112]
  408c0c:	add	x1, x1, #0x2c0
  408c10:	ldr	w0, [x0, #704]
  408c14:	cmp	w2, w0
  408c18:	b.eq	408c2c <tigetstr@plt+0x65ac>  // b.none
  408c1c:	ldr	w0, [x1, #8]
  408c20:	cmp	w0, #0x1
  408c24:	b.le	408c2c <tigetstr@plt+0x65ac>
  408c28:	bl	407bb4 <tigetstr@plt+0x5534>
  408c2c:	ldr	x0, [x19]
  408c30:	add	w21, w27, w21, lsl #1
  408c34:	bl	402170 <strlen@plt>
  408c38:	add	w0, w21, w0
  408c3c:	add	w26, w0, #0xd
  408c40:	tbnz	w0, #0, 408c48 <tigetstr@plt+0x65c8>
  408c44:	add	w26, w0, #0xe
  408c48:	add	x0, x20, #0x350
  408c4c:	ldr	w0, [x0, #52]
  408c50:	cmp	w0, #0x2
  408c54:	b.ne	408cac <tigetstr@plt+0x662c>  // b.any
  408c58:	ldr	x21, [x19, #32]
  408c5c:	ldr	x23, [x21, #3160]
  408c60:	sub	x0, x23, #0x1
  408c64:	cmn	x0, #0x3
  408c68:	b.hi	408cac <tigetstr@plt+0x662c>  // b.pmore
  408c6c:	ldr	x0, [x21, #400]
  408c70:	sub	x1, x0, #0x1
  408c74:	cmn	x1, #0x3
  408c78:	b.hi	408c8c <tigetstr@plt+0x660c>  // b.pmore
  408c7c:	mov	x1, x23
  408c80:	bl	402470 <strcmp@plt>
  408c84:	cbnz	w0, 408c8c <tigetstr@plt+0x660c>
  408c88:	str	xzr, [x21, #400]
  408c8c:	ldr	x0, [x21, #984]
  408c90:	sub	x1, x0, #0x1
  408c94:	cmn	x1, #0x3
  408c98:	b.hi	408cac <tigetstr@plt+0x662c>  // b.pmore
  408c9c:	mov	x1, x23
  408ca0:	bl	402470 <strcmp@plt>
  408ca4:	cbnz	w0, 408cac <tigetstr@plt+0x662c>
  408ca8:	str	xzr, [x21, #984]
  408cac:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  408cb0:	add	x0, x0, #0xdb9
  408cb4:	str	x0, [sp, #152]
  408cb8:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  408cbc:	add	x0, x0, #0x7c
  408cc0:	mov	x27, #0x0                   	// #0
  408cc4:	add	x0, x0, #0x880
  408cc8:	str	wzr, [sp, #112]
  408ccc:	str	x0, [sp, #160]
  408cd0:	ldrh	w0, [x19, #60]
  408cd4:	mov	w25, w27
  408cd8:	cmp	w0, w27
  408cdc:	b.hi	4090e0 <tigetstr@plt+0x6a60>  // b.pmore
  408ce0:	ldr	w0, [x20, #848]
  408ce4:	cmp	w0, #0x2
  408ce8:	b.ne	409644 <tigetstr@plt+0x6fc4>  // b.any
  408cec:	ldr	x0, [x19, #32]
  408cf0:	ldr	x2, [x0, #3288]
  408cf4:	sub	x0, x2, #0x1
  408cf8:	cmn	x0, #0x3
  408cfc:	b.hi	408d20 <tigetstr@plt+0x66a0>  // b.pmore
  408d00:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  408d04:	add	x1, x1, #0xe06
  408d08:	add	x21, sp, #0xc8
  408d0c:	mov	w22, #0x1                   	// #1
  408d10:	mov	x0, x21
  408d14:	bl	4021e0 <sprintf@plt>
  408d18:	mov	x0, x21
  408d1c:	bl	408174 <tigetstr@plt+0x5af4>
  408d20:	ldr	x0, [x19, #32]
  408d24:	ldr	x2, [x0, #3296]
  408d28:	sub	x0, x2, #0x1
  408d2c:	cmn	x0, #0x3
  408d30:	b.hi	409660 <tigetstr@plt+0x6fe0>  // b.pmore
  408d34:	add	x19, sp, #0xc8
  408d38:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  408d3c:	mov	x0, x19
  408d40:	add	x1, x1, #0xe0e
  408d44:	bl	4021e0 <sprintf@plt>
  408d48:	mov	x0, x19
  408d4c:	bl	408174 <tigetstr@plt+0x5af4>
  408d50:	add	x0, x20, #0x350
  408d54:	ldrb	w1, [x0, #49]
  408d58:	cbz	w1, 408d64 <tigetstr@plt+0x66e4>
  408d5c:	ldrb	w0, [x0, #48]
  408d60:	cbnz	w0, 409664 <tigetstr@plt+0x6fe4>
  408d64:	add	x1, x20, #0x350
  408d68:	add	x2, x1, #0x8
  408d6c:	ldr	x0, [x2, #8]
  408d70:	cmp	w0, #0x1
  408d74:	b.ls	409664 <tigetstr@plt+0x6fe4>  // b.plast
  408d78:	ldr	x1, [x1, #8]
  408d7c:	sub	w3, w0, #0x1
  408d80:	ldrb	w3, [x1, x3]
  408d84:	cmp	w3, #0x9
  408d88:	b.ne	409788 <tigetstr@plt+0x7108>  // b.any
  408d8c:	sub	w3, w0, #0x2
  408d90:	ldrb	w3, [x1, x3]
  408d94:	cmp	w3, #0xa
  408d98:	b.ne	409664 <tigetstr@plt+0x6fe4>  // b.any
  408d9c:	sub	x0, x0, #0x2
  408da0:	str	x0, [x2, #8]
  408da4:	add	x2, x20, #0x350
  408da8:	add	x0, x2, #0x8
  408dac:	ldr	x3, [x0, #8]
  408db0:	strb	wzr, [x1, x3]
  408db4:	ldr	w1, [x2, #40]
  408db8:	str	w1, [x2, #44]
  408dbc:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  408dc0:	add	x1, x1, #0xc7e
  408dc4:	bl	407b6c <tigetstr@plt+0x54ec>
  408dc8:	b	409664 <tigetstr@plt+0x6fe4>
  408dcc:	mov	x24, x1
  408dd0:	b	408b3c <tigetstr@plt+0x64bc>
  408dd4:	ldr	x1, [x19]
  408dd8:	mov	x0, x23
  408ddc:	bl	407b6c <tigetstr@plt+0x54ec>
  408de0:	ldr	w0, [sp, #136]
  408de4:	cbz	w0, 408e20 <tigetstr@plt+0x67a0>
  408de8:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  408dec:	add	x21, x20, #0x350
  408df0:	add	x22, x21, #0x8
  408df4:	ldr	x1, [x0, #728]
  408df8:	mov	x0, x22
  408dfc:	bl	407b6c <tigetstr@plt+0x54ec>
  408e00:	ldr	x0, [x21, #16]
  408e04:	str	w0, [x21, #44]
  408e08:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  408e0c:	ldr	w0, [x0, #712]
  408e10:	cmp	w0, #0x1
  408e14:	b.le	408b60 <tigetstr@plt+0x64e0>
  408e18:	bl	407bb4 <tigetstr@plt+0x5534>
  408e1c:	b	408b60 <tigetstr@plt+0x64e0>
  408e20:	ldr	x0, [x21, #8]
  408e24:	mov	w2, #0x3d                  	// #61
  408e28:	ldrb	w1, [x0]
  408e2c:	cbz	w1, 408de8 <tigetstr@plt+0x6768>
  408e30:	cmp	w1, #0x3a
  408e34:	b.ne	408e3c <tigetstr@plt+0x67bc>  // b.any
  408e38:	strb	w2, [x0]
  408e3c:	add	x0, x0, #0x1
  408e40:	b	408e28 <tigetstr@plt+0x67a8>
  408e44:	cmp	w21, #0x2b
  408e48:	b.hi	408e64 <tigetstr@plt+0x67e4>  // b.pmore
  408e4c:	add	x1, x20, #0x350
  408e50:	ldr	w3, [x1, #120]
  408e54:	cmp	w3, #0x1
  408e58:	b.eq	408e64 <tigetstr@plt+0x67e4>  // b.none
  408e5c:	ldr	x1, [x1, #128]
  408e60:	ldr	w26, [x1, x21, lsl #2]
  408e64:	cmp	w26, #0x2b
  408e68:	b.le	408f28 <tigetstr@plt+0x68a8>
  408e6c:	ldrh	w1, [x19, #62]
  408e70:	sub	w0, w0, w1
  408e74:	ldr	x1, [x19, #48]
  408e78:	sub	w0, w26, w0
  408e7c:	ldr	x25, [x1, w0, sxtw #3]
  408e80:	mov	w1, w26
  408e84:	mov	w0, #0x0                   	// #0
  408e88:	bl	407730 <tigetstr@plt+0x50b0>
  408e8c:	ands	w0, w0, #0xff
  408e90:	str	w0, [sp, #104]
  408e94:	b.eq	408f20 <tigetstr@plt+0x68a0>  // b.none
  408e98:	add	x0, x20, #0x350
  408e9c:	ldr	w1, [x0, #52]
  408ea0:	cmp	w1, #0x1
  408ea4:	b.hi	408ed8 <tigetstr@plt+0x6858>  // b.pmore
  408ea8:	ldr	w0, [x0, #120]
  408eac:	cmp	w0, #0x3
  408eb0:	b.eq	408ed8 <tigetstr@plt+0x6858>  // b.none
  408eb4:	ldr	x0, [sp, #120]
  408eb8:	ldrb	w0, [x0]
  408ebc:	cbnz	w0, 408ed8 <tigetstr@plt+0x6858>
  408ec0:	ldrb	w0, [x25]
  408ec4:	cmp	w0, #0x4f
  408ec8:	b.ne	408ed8 <tigetstr@plt+0x6858>  // b.any
  408ecc:	ldrb	w0, [x25, #1]
  408ed0:	cmp	w0, #0x54
  408ed4:	b.eq	408f20 <tigetstr@plt+0x68a0>  // b.none
  408ed8:	mov	w1, w26
  408edc:	mov	w0, #0x0                   	// #0
  408ee0:	blr	x24
  408ee4:	str	w0, [sp, #128]
  408ee8:	cmn	w0, #0x1
  408eec:	b.eq	408f20 <tigetstr@plt+0x68a0>  // b.none
  408ef0:	mov	x1, x25
  408ef4:	mov	x0, x23
  408ef8:	bl	402520 <strcpy@plt>
  408efc:	ldr	w3, [sp, #128]
  408f00:	cmp	w3, #0x0
  408f04:	b.gt	408f38 <tigetstr@plt+0x68b8>
  408f08:	ldr	x1, [sp, #112]
  408f0c:	mov	x0, x23
  408f10:	bl	4022d0 <strcat@plt>
  408f14:	mov	x0, x23
  408f18:	bl	408174 <tigetstr@plt+0x5af4>
  408f1c:	ldr	w22, [sp, #104]
  408f20:	add	x21, x21, #0x1
  408f24:	b	408b88 <tigetstr@plt+0x6508>
  408f28:	add	x0, x20, #0x350
  408f2c:	ldr	x0, [x0, #96]
  408f30:	ldr	x25, [x0, w26, sxtw #3]
  408f34:	b	408e80 <tigetstr@plt+0x6800>
  408f38:	add	w2, w26, #0x1
  408f3c:	cmp	w27, w2
  408f40:	csel	w27, w27, w2, cs  // cs = hs, nlast
  408f44:	b	408f14 <tigetstr@plt+0x6894>
  408f48:	cmp	w23, #0x26
  408f4c:	b.hi	408f68 <tigetstr@plt+0x68e8>  // b.pmore
  408f50:	add	x1, x20, #0x350
  408f54:	ldr	w2, [x1, #120]
  408f58:	cmp	w2, #0x1
  408f5c:	b.eq	408f68 <tigetstr@plt+0x68e8>  // b.none
  408f60:	ldr	x1, [x1, #136]
  408f64:	ldr	w26, [x1, x23, lsl #2]
  408f68:	cmp	w26, #0x26
  408f6c:	b.le	409040 <tigetstr@plt+0x69c0>
  408f70:	ldrh	w1, [x19, #64]
  408f74:	sub	w0, w0, w1
  408f78:	ldrh	w1, [x19, #62]
  408f7c:	sub	w0, w26, w0
  408f80:	add	w0, w0, w1
  408f84:	ldr	x1, [x19, #48]
  408f88:	ldr	x2, [x1, w0, sxtw #3]
  408f8c:	mov	w1, w26
  408f90:	mov	w0, #0x1                   	// #1
  408f94:	str	x2, [sp, #144]
  408f98:	bl	407730 <tigetstr@plt+0x50b0>
  408f9c:	ands	w0, w0, #0xff
  408fa0:	str	w0, [sp, #120]
  408fa4:	b.eq	409038 <tigetstr@plt+0x69b8>  // b.none
  408fa8:	add	x0, x20, #0x350
  408fac:	ldr	x2, [sp, #144]
  408fb0:	ldr	w1, [x0, #52]
  408fb4:	cmp	w1, #0x1
  408fb8:	b.hi	408ff0 <tigetstr@plt+0x6970>  // b.pmore
  408fbc:	ldr	w0, [x0, #120]
  408fc0:	cmp	w0, #0x3
  408fc4:	b.eq	408ff0 <tigetstr@plt+0x6970>  // b.none
  408fc8:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  408fcc:	ldr	x0, [x0, #3912]
  408fd0:	ldrb	w0, [x0]
  408fd4:	cbnz	w0, 408ff0 <tigetstr@plt+0x6970>
  408fd8:	ldrb	w0, [x2]
  408fdc:	cmp	w0, #0x4f
  408fe0:	b.ne	408ff0 <tigetstr@plt+0x6970>  // b.any
  408fe4:	ldrb	w0, [x2, #1]
  408fe8:	cmp	w0, #0x54
  408fec:	b.eq	409038 <tigetstr@plt+0x69b8>  // b.none
  408ff0:	str	x2, [sp, #144]
  408ff4:	mov	w1, w26
  408ff8:	mov	w0, #0x1                   	// #1
  408ffc:	blr	x24
  409000:	cmn	w0, #0x1
  409004:	b.eq	409038 <tigetstr@plt+0x69b8>  // b.none
  409008:	ldr	x0, [x19, #24]
  40900c:	ubfiz	x22, x26, #2, #32
  409010:	ldr	x2, [sp, #144]
  409014:	ldr	w0, [x0, x22]
  409018:	tbz	w0, #31, 409050 <tigetstr@plt+0x69d0>
  40901c:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  409020:	mov	x0, x25
  409024:	add	x1, x1, #0xdb9
  409028:	bl	4021e0 <sprintf@plt>
  40902c:	mov	x0, x25
  409030:	bl	408174 <tigetstr@plt+0x5af4>
  409034:	ldr	w22, [sp, #120]
  409038:	add	x23, x23, #0x1
  40903c:	b	408bec <tigetstr@plt+0x656c>
  409040:	add	x0, x20, #0x350
  409044:	ldr	x0, [x0, #104]
  409048:	ldr	x2, [x0, w26, sxtw #3]
  40904c:	b	408f8c <tigetstr@plt+0x690c>
  409050:	ldr	x1, [sp, #128]
  409054:	mov	x0, x25
  409058:	bl	4021e0 <sprintf@plt>
  40905c:	mov	x0, x25
  409060:	bl	402170 <strlen@plt>
  409064:	ldr	x1, [x19, #24]
  409068:	add	x0, x25, x0
  40906c:	ldr	w2, [x1, x22]
  409070:	add	x1, x20, #0x350
  409074:	ldr	w1, [x1, #52]
  409078:	cmp	w1, #0x2
  40907c:	b.eq	4090bc <tigetstr@plt+0x6a3c>  // b.none
  409080:	cmp	w2, #0xff
  409084:	b.le	4090bc <tigetstr@plt+0x6a3c>
  409088:	sxtw	x5, w2
  40908c:	mov	w1, #0x8                   	// #8
  409090:	mov	x6, #0x1                   	// #1
  409094:	lsl	x4, x6, x1
  409098:	sub	x7, x4, #0x10
  40909c:	cmp	x5, x7
  4090a0:	b.cc	4090b0 <tigetstr@plt+0x6a30>  // b.lo, b.ul, b.last
  4090a4:	add	x4, x4, #0x10
  4090a8:	cmp	x5, x4
  4090ac:	b.cc	4090d4 <tigetstr@plt+0x6a54>  // b.lo, b.ul, b.last
  4090b0:	add	w1, w1, #0x1
  4090b4:	cmp	w1, #0x40
  4090b8:	b.ne	409094 <tigetstr@plt+0x6a14>  // b.any
  4090bc:	ldr	x1, [sp, #104]
  4090c0:	bl	4021e0 <sprintf@plt>
  4090c4:	add	w3, w26, #0x1
  4090c8:	cmp	w21, w3
  4090cc:	csel	w21, w21, w3, cs  // cs = hs, nlast
  4090d0:	b	40902c <tigetstr@plt+0x69ac>
  4090d4:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  4090d8:	add	x1, x1, #0xda9
  4090dc:	b	4090c0 <tigetstr@plt+0x6a40>
  4090e0:	cmp	w27, #0x19d
  4090e4:	b.hi	409100 <tigetstr@plt+0x6a80>  // b.pmore
  4090e8:	add	x1, x20, #0x350
  4090ec:	ldr	w2, [x1, #120]
  4090f0:	cmp	w2, #0x1
  4090f4:	b.eq	409100 <tigetstr@plt+0x6a80>  // b.none
  4090f8:	ldr	x1, [x1, #144]
  4090fc:	ldr	w25, [x1, x27, lsl #2]
  409100:	cmp	w25, #0x19d
  409104:	b.le	4091ac <tigetstr@plt+0x6b2c>
  409108:	ldrh	w1, [x19, #66]
  40910c:	ldrh	w2, [x19, #62]
  409110:	sub	w0, w0, w1
  409114:	ldrh	w1, [x19, #64]
  409118:	sub	w0, w25, w0
  40911c:	add	w1, w1, w2
  409120:	add	w0, w0, w1
  409124:	ldr	x1, [x19, #48]
  409128:	ldr	x21, [x1, w0, sxtw #3]
  40912c:	mov	w1, w25
  409130:	mov	w0, #0x2                   	// #2
  409134:	bl	407730 <tigetstr@plt+0x50b0>
  409138:	ands	w0, w0, #0xff
  40913c:	str	w0, [sp, #104]
  409140:	b.eq	4091a4 <tigetstr@plt+0x6b24>  // b.none
  409144:	mov	w0, w25
  409148:	add	x2, x20, #0x350
  40914c:	ldr	x1, [x19, #32]
  409150:	str	x0, [sp, #144]
  409154:	ubfiz	x0, x25, #3, #32
  409158:	str	x0, [sp, #120]
  40915c:	add	x3, x1, x0
  409160:	ldr	x23, [x1, x0]
  409164:	ldr	w0, [x2, #52]
  409168:	cmp	w0, #0x1
  40916c:	b.hi	4091bc <tigetstr@plt+0x6b3c>  // b.pmore
  409170:	ldr	w0, [x2, #120]
  409174:	cmp	w0, #0x3
  409178:	b.eq	4092d0 <tigetstr@plt+0x6c50>  // b.none
  40917c:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  409180:	ldr	x0, [x0, #3912]
  409184:	ldrb	w0, [x0]
  409188:	cbnz	w0, 4092d0 <tigetstr@plt+0x6c50>
  40918c:	ldrb	w0, [x21]
  409190:	cmp	w0, #0x4f
  409194:	b.ne	4092d0 <tigetstr@plt+0x6c50>  // b.any
  409198:	ldrb	w0, [x21, #1]
  40919c:	cmp	w0, #0x54
  4091a0:	b.ne	4092d0 <tigetstr@plt+0x6c50>  // b.any
  4091a4:	add	x27, x27, #0x1
  4091a8:	b	408cd0 <tigetstr@plt+0x6650>
  4091ac:	add	x0, x20, #0x350
  4091b0:	ldr	x0, [x0, #112]
  4091b4:	ldr	x21, [x0, w25, sxtw #3]
  4091b8:	b	40912c <tigetstr@plt+0x6aac>
  4091bc:	str	x1, [sp, #128]
  4091c0:	cmp	w0, #0x2
  4091c4:	str	x3, [sp, #168]
  4091c8:	b.ne	4092d0 <tigetstr@plt+0x6c50>  // b.any
  4091cc:	mov	x0, x21
  4091d0:	bl	402170 <strlen@plt>
  4091d4:	cmp	x0, #0x2
  4091d8:	b.hi	4091a4 <tigetstr@plt+0x6b24>  // b.pmore
  4091dc:	ldr	x1, [sp, #128]
  4091e0:	ldr	x3, [sp, #168]
  4091e4:	ldr	x0, [x1, #416]
  4091e8:	sub	x0, x0, #0x1
  4091ec:	cmn	x0, #0x3
  4091f0:	b.ls	409204 <tigetstr@plt+0x6b84>  // b.plast
  4091f4:	ldr	x0, [x1, #864]
  4091f8:	sub	x0, x0, #0x1
  4091fc:	cmn	x0, #0x3
  409200:	b.hi	40925c <tigetstr@plt+0x6bdc>  // b.pmore
  409204:	add	x0, x1, #0xf8
  409208:	cmp	x3, x0
  40920c:	b.ne	409238 <tigetstr@plt+0x6bb8>  // b.any
  409210:	ldr	x0, [x1, #248]
  409214:	cbnz	x0, 409238 <tigetstr@plt+0x6bb8>
  409218:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  40921c:	add	x2, sp, #0xc8
  409220:	add	x1, x1, #0xdc1
  409224:	mov	x0, x2
  409228:	bl	402520 <strcpy@plt>
  40922c:	bl	408174 <tigetstr@plt+0x5af4>
  409230:	ldr	w22, [sp, #104]
  409234:	b	4091a4 <tigetstr@plt+0x6b24>
  409238:	add	x0, x1, #0x150
  40923c:	cmp	x3, x0
  409240:	b.ne	40925c <tigetstr@plt+0x6bdc>  // b.any
  409244:	ldr	x0, [x1, #336]
  409248:	cbnz	x0, 40925c <tigetstr@plt+0x6bdc>
  40924c:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  409250:	add	x2, sp, #0xc8
  409254:	add	x1, x1, #0xdc5
  409258:	b	409224 <tigetstr@plt+0x6ba4>
  40925c:	ldr	x0, [x1, #312]
  409260:	sub	x0, x0, #0x1
  409264:	cmn	x0, #0x3
  409268:	b.hi	4092d0 <tigetstr@plt+0x6c50>  // b.pmore
  40926c:	add	x0, x1, #0x138
  409270:	cmp	x3, x0
  409274:	b.ne	4092d0 <tigetstr@plt+0x6c50>  // b.any
  409278:	ldr	x0, [x1, #1048]
  40927c:	str	x0, [sp, #128]
  409280:	add	x0, x20, #0x350
  409284:	ldr	x0, [x0, #152]
  409288:	str	x0, [x1, #1048]
  40928c:	mov	x0, x19
  409290:	bl	4025c0 <_nc_trim_sgr0@plt>
  409294:	mov	x1, x0
  409298:	mov	x0, x23
  40929c:	str	x1, [sp, #168]
  4092a0:	bl	402470 <strcmp@plt>
  4092a4:	ldr	x1, [sp, #168]
  4092a8:	cbnz	w0, 4093ac <tigetstr@plt+0x6d2c>
  4092ac:	ldr	x0, [x19, #32]
  4092b0:	ldr	x0, [x0, #312]
  4092b4:	cmp	x0, x1
  4092b8:	b.eq	4092c4 <tigetstr@plt+0x6c44>  // b.none
  4092bc:	mov	x0, x1
  4092c0:	bl	4024b0 <free@plt>
  4092c4:	ldr	x0, [x19, #32]
  4092c8:	ldr	x1, [sp, #128]
  4092cc:	str	x1, [x0, #1048]
  4092d0:	mov	w1, w25
  4092d4:	mov	w0, #0x2                   	// #2
  4092d8:	blr	x24
  4092dc:	strb	wzr, [sp, #200]
  4092e0:	sub	x1, x23, #0x1
  4092e4:	cmn	w0, #0x1
  4092e8:	b.eq	40961c <tigetstr@plt+0x6f9c>  // b.none
  4092ec:	cmn	x1, #0x3
  4092f0:	b.hi	4097e0 <tigetstr@plt+0x7160>  // b.pmore
  4092f4:	ldr	w1, [sp, #112]
  4092f8:	add	w0, w25, #0x1
  4092fc:	add	x3, x20, #0x350
  409300:	cmp	w1, w0
  409304:	csel	w0, w1, w0, cs  // cs = hs, nlast
  409308:	str	w0, [sp, #112]
  40930c:	ldr	w0, [x3, #52]
  409310:	sub	w1, w0, #0x2
  409314:	cmp	w1, #0x1
  409318:	b.hi	409570 <tigetstr@plt+0x6ef0>  // b.pmore
  40931c:	mov	w2, w28
  409320:	mov	x0, x23
  409324:	mov	w1, #0x1                   	// #1
  409328:	bl	402410 <_nc_tic_expand@plt>
  40932c:	cmp	w25, #0x19d
  409330:	mov	x3, x0
  409334:	b.hi	4093b4 <tigetstr@plt+0x6d34>  // b.pmore
  409338:	ldr	x1, [sp, #144]
  40933c:	ldr	x0, [sp, #160]
  409340:	ldrsh	w2, [x0, x1, lsl #1]
  409344:	mov	x1, x3
  409348:	mov	x0, x21
  40934c:	str	x3, [sp, #128]
  409350:	bl	4021b0 <_nc_infotocap@plt>
  409354:	mov	x4, x0
  409358:	cbnz	x0, 409504 <tigetstr@plt+0x6e84>
  40935c:	add	x0, x20, #0x350
  409360:	ldr	x3, [sp, #128]
  409364:	ldr	w0, [x0, #52]
  409368:	cmp	w0, #0x3
  40936c:	b.ne	4093dc <tigetstr@plt+0x6d5c>  // b.any
  409370:	add	x4, sp, #0xc8
  409374:	mov	x2, x21
  409378:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  40937c:	add	x1, x1, #0xdc9
  409380:	mov	x21, x4
  409384:	mov	x0, x4
  409388:	bl	4021e0 <sprintf@plt>
  40938c:	mov	x0, x21
  409390:	bl	408174 <tigetstr@plt+0x5af4>
  409394:	mov	x0, x23
  409398:	bl	402170 <strlen@plt>
  40939c:	add	w0, w0, #0x1
  4093a0:	add	w26, w26, w0
  4093a4:	ldr	w22, [sp, #104]
  4093a8:	b	409624 <tigetstr@plt+0x6fa4>
  4093ac:	mov	x23, x1
  4093b0:	b	4092c4 <tigetstr@plt+0x6c44>
  4093b4:	ldrb	w1, [x0]
  4093b8:	cmp	w1, #0x6b
  4093bc:	b.eq	4093d4 <tigetstr@plt+0x6d54>  // b.none
  4093c0:	str	x0, [sp, #128]
  4093c4:	bl	408680 <tigetstr@plt+0x6000>
  4093c8:	and	w2, w0, #0xff
  4093cc:	ldr	x3, [sp, #128]
  4093d0:	b	409344 <tigetstr@plt+0x6cc4>
  4093d4:	mov	w2, #0x0                   	// #0
  4093d8:	b	409344 <tigetstr@plt+0x6cc4>
  4093dc:	ldr	w0, [sp, #140]
  4093e0:	str	x3, [sp, #128]
  4093e4:	cbnz	w0, 4091a4 <tigetstr@plt+0x6b24>
  4093e8:	mov	x0, x21
  4093ec:	bl	402170 <strlen@plt>
  4093f0:	add	x22, sp, #0xc8
  4093f4:	add	w4, w0, #0x3
  4093f8:	ldr	x3, [sp, #128]
  4093fc:	mov	x25, x22
  409400:	mov	x1, #0x1012                	// #4114
  409404:	mov	w8, #0x3a5c                	// #14940
  409408:	mov	x6, x3
  40940c:	sub	x0, x22, x25
  409410:	ldrb	w5, [x6], #1
  409414:	strb	w5, [x22]
  409418:	cbz	w5, 409458 <tigetstr@plt+0x6dd8>
  40941c:	cmp	x0, x1
  409420:	b.le	4094bc <tigetstr@plt+0x6e3c>
  409424:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  409428:	mov	x3, x21
  40942c:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  409430:	add	x1, x1, #0xde8
  409434:	ldr	x0, [x0, #3968]
  409438:	str	w4, [sp, #128]
  40943c:	ldr	x2, [x0]
  409440:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  409444:	ldr	x0, [x0, #3856]
  409448:	ldr	x0, [x0]
  40944c:	bl	402640 <fprintf@plt>
  409450:	strb	wzr, [x22]
  409454:	ldr	w4, [sp, #128]
  409458:	sub	x22, x22, x25
  40945c:	mov	w2, #0x9                   	// #9
  409460:	add	w22, w4, w22
  409464:	adrp	x0, 40a000 <tigetstr@plt+0x7980>
  409468:	mov	w1, w22
  40946c:	add	x0, x0, #0xd50
  409470:	sub	w22, w22, #0x2
  409474:	bl	407bfc <tigetstr@plt+0x557c>
  409478:	mov	w1, w22
  40947c:	mov	w2, #0x8                   	// #8
  409480:	mov	x0, x21
  409484:	bl	407bfc <tigetstr@plt+0x557c>
  409488:	mov	x0, x21
  40948c:	bl	402170 <strlen@plt>
  409490:	sub	w22, w22, w0
  409494:	mov	w1, w22
  409498:	mov	w2, #0xa                   	// #10
  40949c:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  4094a0:	add	x0, x0, #0xe1a
  4094a4:	bl	407bfc <tigetstr@plt+0x557c>
  4094a8:	sub	w1, w22, #0x1
  4094ac:	mov	x0, x25
  4094b0:	mov	w2, #0xc                   	// #12
  4094b4:	bl	407bfc <tigetstr@plt+0x557c>
  4094b8:	b	409394 <tigetstr@plt+0x6d14>
  4094bc:	add	x2, x22, #0x1
  4094c0:	cmp	w5, #0x3a
  4094c4:	b.ne	4094dc <tigetstr@plt+0x6e5c>  // b.any
  4094c8:	strh	w8, [x22]
  4094cc:	add	x22, x2, #0x1
  4094d0:	mov	x3, x6
  4094d4:	strb	wzr, [x2, #1]
  4094d8:	b	409408 <tigetstr@plt+0x6d88>
  4094dc:	cmp	w5, #0x5c
  4094e0:	b.ne	4094fc <tigetstr@plt+0x6e7c>  // b.any
  4094e4:	ldrb	w0, [x3, #1]
  4094e8:	add	x6, x3, #0x2
  4094ec:	strb	w0, [x22, #1]
  4094f0:	cbnz	w0, 4094cc <tigetstr@plt+0x6e4c>
  4094f4:	mov	x22, x2
  4094f8:	b	409458 <tigetstr@plt+0x6dd8>
  4094fc:	mov	x2, x22
  409500:	b	4094cc <tigetstr@plt+0x6e4c>
  409504:	mov	x0, x21
  409508:	str	x4, [sp, #104]
  40950c:	bl	402170 <strlen@plt>
  409510:	mov	x1, x0
  409514:	ldr	x4, [sp, #104]
  409518:	str	x1, [sp, #128]
  40951c:	mov	x0, x4
  409520:	bl	402170 <strlen@plt>
  409524:	mov	x25, x0
  409528:	ldr	x1, [sp, #128]
  40952c:	mov	x0, x21
  409530:	mov	w2, #0x1                   	// #1
  409534:	add	w1, w1, #0x1
  409538:	add	w1, w1, w25
  40953c:	bl	407bfc <tigetstr@plt+0x557c>
  409540:	add	w1, w25, #0x1
  409544:	mov	w2, #0x2                   	// #2
  409548:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  40954c:	add	x0, x0, #0xe1a
  409550:	bl	407bfc <tigetstr@plt+0x557c>
  409554:	ldr	x4, [sp, #104]
  409558:	mov	w1, w25
  40955c:	mov	w2, #0x4                   	// #4
  409560:	mov	x0, x4
  409564:	bl	407bfc <tigetstr@plt+0x557c>
  409568:	str	w22, [sp, #104]
  40956c:	b	409394 <tigetstr@plt+0x6d14>
  409570:	cmp	w0, #0x0
  409574:	mov	w2, w28
  409578:	cset	w1, eq  // eq = none
  40957c:	mov	x0, x23
  409580:	str	x3, [sp, #128]
  409584:	bl	402410 <_nc_tic_expand@plt>
  409588:	mov	x25, x0
  40958c:	ldr	x3, [sp, #128]
  409590:	mov	x1, #0x0                   	// #0
  409594:	add	x22, x3, #0x40
  409598:	mov	x0, x22
  40959c:	bl	407b6c <tigetstr@plt+0x54ec>
  4095a0:	mov	x1, x21
  4095a4:	mov	x0, x22
  4095a8:	bl	407b6c <tigetstr@plt+0x54ec>
  4095ac:	mov	x0, x22
  4095b0:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  4095b4:	add	x1, x1, #0xe1a
  4095b8:	bl	407b6c <tigetstr@plt+0x54ec>
  4095bc:	ldr	x3, [sp, #128]
  4095c0:	ldrb	w0, [x3, #56]
  4095c4:	cbz	w0, 409608 <tigetstr@plt+0x6f88>
  4095c8:	ldr	w0, [x3, #52]
  4095cc:	cmp	w0, #0x1
  4095d0:	b.hi	409608 <tigetstr@plt+0x6f88>  // b.pmore
  4095d4:	mov	x2, x25
  4095d8:	mov	x1, x21
  4095dc:	mov	x0, x19
  4095e0:	mov	w3, #0x1                   	// #1
  4095e4:	bl	40872c <tigetstr@plt+0x60ac>
  4095e8:	mov	x0, x23
  4095ec:	bl	402170 <strlen@plt>
  4095f0:	add	w0, w0, #0x1
  4095f4:	add	w26, w26, w0
  4095f8:	add	x0, x20, #0x350
  4095fc:	ldr	x0, [x0, #64]
  409600:	bl	408174 <tigetstr@plt+0x5af4>
  409604:	b	4093a4 <tigetstr@plt+0x6d24>
  409608:	add	x0, x20, #0x350
  40960c:	mov	x1, x25
  409610:	add	x0, x0, #0x40
  409614:	bl	407b6c <tigetstr@plt+0x54ec>
  409618:	b	4095e8 <tigetstr@plt+0x6f68>
  40961c:	cmn	x1, #0x3
  409620:	b.hi	4091a4 <tigetstr@plt+0x6b24>  // b.pmore
  409624:	ldr	x0, [x19, #32]
  409628:	ldr	x1, [sp, #120]
  40962c:	ldr	x0, [x0, x1]
  409630:	cmp	x0, x23
  409634:	b.eq	4091a4 <tigetstr@plt+0x6b24>  // b.none
  409638:	mov	x0, x23
  40963c:	bl	4024b0 <free@plt>
  409640:	b	4091a4 <tigetstr@plt+0x6b24>
  409644:	cmp	w0, #0x3
  409648:	b.ne	409660 <tigetstr@plt+0x6fe0>  // b.any
  40964c:	ldr	x23, [x19, #32]
  409650:	ldr	x0, [x23, #1168]
  409654:	sub	x0, x0, #0x1
  409658:	cmn	x0, #0x3
  40965c:	b.ls	40974c <tigetstr@plt+0x70cc>  // b.plast
  409660:	cbnz	w22, 408d50 <tigetstr@plt+0x66d0>
  409664:	ldr	w0, [sp, #136]
  409668:	cbz	w0, 4097d0 <tigetstr@plt+0x7150>
  40966c:	ldr	w0, [sp, #112]
  409670:	add	w0, w26, w0, lsl #1
  409674:	mov	x12, #0x10e0                	// #4320
  409678:	ldp	x29, x30, [sp]
  40967c:	ldp	x19, x20, [sp, #16]
  409680:	ldp	x21, x22, [sp, #32]
  409684:	ldp	x23, x24, [sp, #48]
  409688:	ldp	x25, x26, [sp, #64]
  40968c:	ldp	x27, x28, [sp, #80]
  409690:	add	sp, sp, x12
  409694:	ret
  409698:	ldr	x0, [x23, #1168]
  40969c:	bl	4024f0 <strchr@plt>
  4096a0:	cbz	x0, 409760 <tigetstr@plt+0x70e0>
  4096a4:	ldrb	w0, [x0, #1]
  4096a8:	add	x19, x19, #0x1
  4096ac:	strb	w0, [x21], #1
  4096b0:	ldrb	w1, [x19]
  4096b4:	cbnz	w1, 409698 <tigetstr@plt+0x7018>
  4096b8:	mov	w0, #0x1                   	// #1
  4096bc:	strb	wzr, [x21]
  4096c0:	cbz	w0, 409660 <tigetstr@plt+0x6fe0>
  4096c4:	add	x0, x20, #0x350
  4096c8:	mov	w2, w28
  4096cc:	mov	x23, #0x1013                	// #4115
  4096d0:	ldr	w0, [x0, #52]
  4096d4:	cmp	w0, #0x0
  4096d8:	mov	x0, x24
  4096dc:	cset	w1, eq  // eq = none
  4096e0:	add	x24, sp, #0xc8
  4096e4:	bl	402410 <_nc_tic_expand@plt>
  4096e8:	mov	x19, x0
  4096ec:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  4096f0:	mov	x0, x24
  4096f4:	add	x1, x1, #0xe16
  4096f8:	bl	402520 <strcpy@plt>
  4096fc:	ldrb	w0, [x19]
  409700:	cbz	w0, 409744 <tigetstr@plt+0x70c4>
  409704:	mov	x0, x24
  409708:	bl	402170 <strlen@plt>
  40970c:	mov	x22, x0
  409710:	mov	x0, x19
  409714:	bl	402170 <strlen@plt>
  409718:	add	x22, x22, x0
  40971c:	add	x22, x22, #0x1
  409720:	mov	x21, x0
  409724:	cmp	x22, x23
  409728:	b.ls	409768 <tigetstr@plt+0x70e8>  // b.plast
  40972c:	ldrb	w22, [x19, x0]
  409730:	strb	wzr, [x19, x0]
  409734:	mov	x1, x19
  409738:	mov	x0, x24
  40973c:	bl	4022d0 <strcat@plt>
  409740:	cbnz	w22, 409770 <tigetstr@plt+0x70f0>
  409744:	mov	x0, x24
  409748:	b	408d4c <tigetstr@plt+0x66cc>
  40974c:	add	x21, sp, #0xb8
  409750:	adrp	x19, 40e000 <tigetstr@plt+0xb980>
  409754:	mov	x24, x21
  409758:	add	x19, x19, #0xdad
  40975c:	b	4096b0 <tigetstr@plt+0x7030>
  409760:	mov	w0, #0x0                   	// #0
  409764:	b	4096bc <tigetstr@plt+0x703c>
  409768:	mov	w22, #0x0                   	// #0
  40976c:	b	409734 <tigetstr@plt+0x70b4>
  409770:	mov	x0, x19
  409774:	strb	w22, [x19, x21]
  409778:	ldrb	w1, [x0, x21]
  40977c:	strb	w1, [x0], #1
  409780:	cbnz	w1, 409778 <tigetstr@plt+0x70f8>
  409784:	b	4096fc <tigetstr@plt+0x707c>
  409788:	cmp	w0, #0x3
  40978c:	b.ls	409664 <tigetstr@plt+0x6fe4>  // b.plast
  409790:	cmp	w3, #0x3a
  409794:	b.ne	409664 <tigetstr@plt+0x6fe4>  // b.any
  409798:	sub	w3, w0, #0x2
  40979c:	ldrb	w3, [x1, x3]
  4097a0:	cmp	w3, #0x9
  4097a4:	b.ne	409664 <tigetstr@plt+0x6fe4>  // b.any
  4097a8:	sub	w3, w0, #0x3
  4097ac:	ldrb	w3, [x1, x3]
  4097b0:	cmp	w3, #0xa
  4097b4:	b.ne	409664 <tigetstr@plt+0x6fe4>  // b.any
  4097b8:	sub	w3, w0, #0x4
  4097bc:	ldrb	w3, [x1, x3]
  4097c0:	cmp	w3, #0x5c
  4097c4:	b.ne	409664 <tigetstr@plt+0x6fe4>  // b.any
  4097c8:	sub	x0, x0, #0x4
  4097cc:	b	408da0 <tigetstr@plt+0x6720>
  4097d0:	add	x20, x20, #0x350
  4097d4:	ldr	x0, [x20, #8]
  4097d8:	bl	402170 <strlen@plt>
  4097dc:	b	409674 <tigetstr@plt+0x6ff4>
  4097e0:	ldr	x1, [sp, #152]
  4097e4:	add	x0, sp, #0xc8
  4097e8:	mov	x2, x21
  4097ec:	mov	x21, x0
  4097f0:	bl	4021e0 <sprintf@plt>
  4097f4:	mov	x0, x21
  4097f8:	b	40922c <tigetstr@plt+0x6bac>
  4097fc:	sub	sp, sp, #0xf0
  409800:	sub	sp, sp, #0x10, lsl #12
  409804:	stp	x29, x30, [sp]
  409808:	mov	x29, sp
  40980c:	stp	x19, x20, [sp, #16]
  409810:	stp	x21, x22, [sp, #32]
  409814:	adrp	x21, 421000 <tigetstr@plt+0x1e980>
  409818:	add	x20, x21, #0x350
  40981c:	stp	x23, x24, [sp, #48]
  409820:	mov	w23, w1
  409824:	ldr	w1, [x20, #92]
  409828:	stp	x25, x26, [sp, #64]
  40982c:	stp	x27, x28, [sp, #80]
  409830:	str	w1, [sp, #120]
  409834:	mov	w1, w1
  409838:	cbz	w1, 4099ec <tigetstr@plt+0x736c>
  40983c:	adrp	x2, 421000 <tigetstr@plt+0x1e980>
  409840:	add	x3, x2, #0x2d0
  409844:	adrp	x1, 40a000 <tigetstr@plt+0x7980>
  409848:	add	x1, x1, #0x7f2
  40984c:	add	x22, sp, #0xf0
  409850:	adrp	x24, 40f000 <tigetstr@plt+0xc980>
  409854:	str	x1, [x3, #8]
  409858:	adrp	x1, 421000 <tigetstr@plt+0x1e980>
  40985c:	add	x19, x24, #0x59
  409860:	mov	w3, #0x10000               	// #65536
  409864:	str	x19, [x2, #720]
  409868:	add	x2, sp, #0x98
  40986c:	str	wzr, [x1, #704]
  409870:	mov	x1, x22
  409874:	str	wzr, [sp, #152]
  409878:	bl	402400 <_nc_write_object@plt>
  40987c:	cbnz	w0, 409894 <tigetstr@plt+0x7214>
  409880:	ldr	w0, [x20, #92]
  409884:	tbnz	w0, #0, 4098b8 <tigetstr@plt+0x7238>
  409888:	add	x0, x21, #0x350
  40988c:	ldr	w1, [x0, #92]
  409890:	tbnz	w1, #1, 409910 <tigetstr@plt+0x7290>
  409894:	ldp	x29, x30, [sp]
  409898:	ldp	x19, x20, [sp, #16]
  40989c:	ldp	x21, x22, [sp, #32]
  4098a0:	ldp	x23, x24, [sp, #48]
  4098a4:	ldp	x25, x26, [sp, #64]
  4098a8:	ldp	x27, x28, [sp, #80]
  4098ac:	add	sp, sp, #0xf0
  4098b0:	add	sp, sp, #0x10, lsl #12
  4098b4:	ret
  4098b8:	ldr	x0, [x20, #16]
  4098bc:	cbz	x0, 4098c8 <tigetstr@plt+0x7248>
  4098c0:	mov	x0, x19
  4098c4:	bl	408174 <tigetstr@plt+0x5af4>
  4098c8:	adrp	x20, 40e000 <tigetstr@plt+0xb980>
  4098cc:	add	x23, sp, #0xa0
  4098d0:	add	x20, x20, #0xe38
  4098d4:	mov	x19, #0x0                   	// #0
  4098d8:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  4098dc:	add	x0, x0, #0xe33
  4098e0:	bl	408174 <tigetstr@plt+0x5af4>
  4098e4:	ldr	w0, [sp, #152]
  4098e8:	cmp	w0, w19
  4098ec:	b.ls	409888 <tigetstr@plt+0x7208>  // b.plast
  4098f0:	ldrb	w2, [x22, x19]
  4098f4:	mov	x1, x20
  4098f8:	mov	x0, x23
  4098fc:	add	x19, x19, #0x1
  409900:	bl	4021e0 <sprintf@plt>
  409904:	mov	x0, x23
  409908:	bl	408174 <tigetstr@plt+0x5af4>
  40990c:	b	4098e4 <tigetstr@plt+0x7264>
  409910:	ldr	x0, [x0, #16]
  409914:	str	wzr, [sp, #156]
  409918:	cbz	x0, 409924 <tigetstr@plt+0x72a4>
  40991c:	add	x0, x24, #0x59
  409920:	bl	408174 <tigetstr@plt+0x5af4>
  409924:	add	x23, sp, #0x9c
  409928:	add	x20, sp, #0xa0
  40992c:	mov	w19, #0x0                   	// #0
  409930:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  409934:	add	x0, x0, #0xe3d
  409938:	bl	408174 <tigetstr@plt+0x5af4>
  40993c:	ldr	w0, [sp, #152]
  409940:	cmp	w0, w19
  409944:	b.hi	409998 <tigetstr@plt+0x7318>  // b.pmore
  409948:	mov	w2, #0x3                   	// #3
  40994c:	udiv	w2, w19, w2
  409950:	add	w2, w2, w2, lsl #1
  409954:	sub	w2, w19, w2
  409958:	cmp	w2, #0x1
  40995c:	b.eq	4099bc <tigetstr@plt+0x733c>  // b.none
  409960:	cmp	w2, #0x2
  409964:	b.ne	409894 <tigetstr@plt+0x7214>  // b.any
  409968:	add	x1, x21, #0x350
  40996c:	add	x6, sp, #0xa0
  409970:	add	x3, sp, #0x9c
  409974:	add	x1, x1, #0xa0
  409978:	mov	w2, #0x1                   	// #1
  40997c:	mov	x0, x6
  409980:	bl	407898 <tigetstr@plt+0x5218>
  409984:	mov	x0, x6
  409988:	bl	408174 <tigetstr@plt+0x5af4>
  40998c:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  409990:	add	x0, x0, #0xe1a
  409994:	b	4099e4 <tigetstr@plt+0x7364>
  409998:	mov	w2, w19
  40999c:	mov	x3, x23
  4099a0:	mov	x1, x22
  4099a4:	mov	x0, x20
  4099a8:	bl	407898 <tigetstr@plt+0x5218>
  4099ac:	add	w19, w19, #0x1
  4099b0:	mov	x0, x20
  4099b4:	bl	408174 <tigetstr@plt+0x5af4>
  4099b8:	b	40993c <tigetstr@plt+0x72bc>
  4099bc:	add	x1, x21, #0x350
  4099c0:	add	x6, sp, #0xa0
  4099c4:	add	x3, sp, #0x9c
  4099c8:	add	x1, x1, #0xa0
  4099cc:	mov	x0, x6
  4099d0:	bl	407898 <tigetstr@plt+0x5218>
  4099d4:	mov	x0, x6
  4099d8:	bl	408174 <tigetstr@plt+0x5af4>
  4099dc:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  4099e0:	add	x0, x0, #0xe42
  4099e4:	bl	408174 <tigetstr@plt+0x5af4>
  4099e8:	b	409894 <tigetstr@plt+0x7214>
  4099ec:	mov	x19, x0
  4099f0:	ldr	w0, [x20, #52]
  4099f4:	mov	w22, w2
  4099f8:	mov	w27, w3
  4099fc:	sub	w0, w0, #0x2
  409a00:	mov	x26, x4
  409a04:	cmp	w0, #0x1
  409a08:	b.hi	409bc0 <tigetstr@plt+0x7540>  // b.pmore
  409a0c:	ldp	x24, x20, [x19, #24]
  409a10:	ldr	x0, [x20, #16]
  409a14:	sub	x1, x0, #0x1
  409a18:	cmn	x1, #0x3
  409a1c:	b.hi	409a40 <tigetstr@plt+0x73c0>  // b.pmore
  409a20:	mov	w1, #0x2a                  	// #42
  409a24:	bl	4024f0 <strchr@plt>
  409a28:	cbz	x0, 409a40 <tigetstr@plt+0x73c0>
  409a2c:	add	x0, x0, #0x1
  409a30:	bl	402270 <atoi@plt>
  409a34:	sxth	w0, w0
  409a38:	cbz	w0, 409a40 <tigetstr@plt+0x73c0>
  409a3c:	str	w0, [x24, #136]
  409a40:	ldr	x28, [x20, #824]
  409a44:	sub	x25, x28, #0x1
  409a48:	cmn	x25, #0x3
  409a4c:	b.hi	409a74 <tigetstr@plt+0x73f4>  // b.pmore
  409a50:	mov	x0, x28
  409a54:	mov	w1, #0x2a                  	// #42
  409a58:	bl	4024f0 <strchr@plt>
  409a5c:	cbz	x0, 409a74 <tigetstr@plt+0x73f4>
  409a60:	add	x0, x0, #0x1
  409a64:	bl	402270 <atoi@plt>
  409a68:	sxth	w0, w0
  409a6c:	cbz	w0, 409a74 <tigetstr@plt+0x73f4>
  409a70:	str	w0, [x24, #140]
  409a74:	ldr	x0, [x20, #3152]
  409a78:	sub	x0, x0, #0x1
  409a7c:	cmn	x0, #0x3
  409a80:	b.ls	409a9c <tigetstr@plt+0x741c>  // b.plast
  409a84:	ldr	x0, [x20, #400]
  409a88:	sub	x1, x0, #0x1
  409a8c:	cmn	x1, #0x3
  409a90:	b.hi	409a9c <tigetstr@plt+0x741c>  // b.pmore
  409a94:	str	xzr, [x20, #400]
  409a98:	str	x0, [x20, #3152]
  409a9c:	ldr	x0, [x20, #3160]
  409aa0:	sub	x0, x0, #0x1
  409aa4:	cmn	x0, #0x3
  409aa8:	b.ls	409ae4 <tigetstr@plt+0x7464>  // b.plast
  409aac:	ldr	x1, [x20, #984]
  409ab0:	sub	x0, x1, #0x1
  409ab4:	cmn	x0, #0x3
  409ab8:	b.hi	409ae4 <tigetstr@plt+0x7464>  // b.pmore
  409abc:	ldr	x0, [x20, #976]
  409ac0:	sub	x0, x0, #0x1
  409ac4:	cmn	x0, #0x3
  409ac8:	b.ls	409ae4 <tigetstr@plt+0x7464>  // b.plast
  409acc:	ldr	x0, [x20, #992]
  409ad0:	sub	x0, x0, #0x1
  409ad4:	cmn	x0, #0x3
  409ad8:	b.ls	409ae4 <tigetstr@plt+0x7464>  // b.plast
  409adc:	str	xzr, [x20, #984]
  409ae0:	str	x1, [x20, #3160]
  409ae4:	ldr	w0, [x24, #132]
  409ae8:	cmn	w0, #0x1
  409aec:	b.ne	409b10 <tigetstr@plt+0x7490>  // b.any
  409af0:	ldr	w1, [x24, #16]
  409af4:	cmn	w1, #0x1
  409af8:	b.eq	409b10 <tigetstr@plt+0x7490>  // b.none
  409afc:	ldr	x0, [x20, #288]
  409b00:	sub	x0, x0, #0x1
  409b04:	cmn	x0, #0x3
  409b08:	b.hi	409b10 <tigetstr@plt+0x7490>  // b.pmore
  409b0c:	str	w1, [x24, #132]
  409b10:	cmn	x25, #0x3
  409b14:	b.hi	409bb8 <tigetstr@plt+0x7538>  // b.pmore
  409b18:	mov	x1, x28
  409b1c:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  409b20:	add	x0, x0, #0x59
  409b24:	bl	402470 <strcmp@plt>
  409b28:	cmp	w0, #0x0
  409b2c:	cset	w0, eq  // eq = none
  409b30:	ldr	x1, [x19, #16]
  409b34:	strb	w0, [x1, #41]
  409b38:	ldr	x20, [x19, #32]
  409b3c:	ldr	x0, [x20, #112]
  409b40:	sub	x1, x0, #0x1
  409b44:	cmn	x1, #0x3
  409b48:	b.hi	409b70 <tigetstr@plt+0x74f0>  // b.pmore
  409b4c:	mov	w1, #0x2a                  	// #42
  409b50:	bl	4024f0 <strchr@plt>
  409b54:	cbz	x0, 409b70 <tigetstr@plt+0x74f0>
  409b58:	add	x0, x0, #0x1
  409b5c:	bl	402270 <atoi@plt>
  409b60:	sxth	w0, w0
  409b64:	cbz	w0, 409b70 <tigetstr@plt+0x74f0>
  409b68:	ldr	x1, [x19, #24]
  409b6c:	str	w0, [x1, #144]
  409b70:	ldr	x0, [x20, #1072]
  409b74:	adrp	x25, 40e000 <tigetstr@plt+0xb980>
  409b78:	sub	x1, x0, #0x1
  409b7c:	cmn	x1, #0x3
  409b80:	b.hi	409ba8 <tigetstr@plt+0x7528>  // b.pmore
  409b84:	mov	w1, #0x2a                  	// #42
  409b88:	bl	4024f0 <strchr@plt>
  409b8c:	cbz	x0, 409ba8 <tigetstr@plt+0x7528>
  409b90:	add	x0, x0, #0x1
  409b94:	bl	402270 <atoi@plt>
  409b98:	sxth	w0, w0
  409b9c:	cbz	w0, 409ba8 <tigetstr@plt+0x7528>
  409ba0:	ldr	x1, [x19, #24]
  409ba4:	str	w0, [x1, #148]
  409ba8:	add	x25, x25, #0xe1c
  409bac:	mov	w24, #0x0                   	// #0
  409bb0:	mov	w20, #0x3ff                 	// #1023
  409bb4:	b	409bd0 <tigetstr@plt+0x7550>
  409bb8:	mov	w0, #0x0                   	// #0
  409bbc:	b	409b30 <tigetstr@plt+0x74b0>
  409bc0:	adrp	x25, 40e000 <tigetstr@plt+0xb980>
  409bc4:	add	x25, x25, #0xe2a
  409bc8:	mov	w24, #0x1                   	// #1
  409bcc:	mov	w20, #0x1000                	// #4096
  409bd0:	ldr	x1, [x19, #32]
  409bd4:	add	x0, x21, #0x350
  409bd8:	mov	w5, w27
  409bdc:	mov	w4, w24
  409be0:	mov	w3, w23
  409be4:	mov	w2, #0x0                   	// #0
  409be8:	ldr	x1, [x1, #1048]
  409bec:	str	x1, [x0, #152]
  409bf0:	mov	x1, x26
  409bf4:	mov	x0, x19
  409bf8:	bl	408af0 <tigetstr@plt+0x6470>
  409bfc:	cmp	w0, w20
  409c00:	b.le	40a060 <tigetstr@plt+0x79e0>
  409c04:	cbz	w22, 40a060 <tigetstr@plt+0x79e0>
  409c08:	add	x0, sp, #0xf0
  409c0c:	mov	x1, x19
  409c10:	mov	x2, #0x48                  	// #72
  409c14:	str	x0, [sp, #112]
  409c18:	bl	402150 <memcpy@plt>
  409c1c:	cbnz	w23, 409c34 <tigetstr@plt+0x75b4>
  409c20:	mov	w23, #0x1                   	// #1
  409c24:	mov	w1, w20
  409c28:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  409c2c:	add	x0, x0, #0xe45
  409c30:	bl	4025f0 <printf@plt>
  409c34:	mov	w5, w27
  409c38:	mov	w4, w24
  409c3c:	mov	w3, w23
  409c40:	mov	x1, x26
  409c44:	mov	x0, x19
  409c48:	mov	w2, #0x0                   	// #0
  409c4c:	bl	408af0 <tigetstr@plt+0x6470>
  409c50:	cmp	w0, w20
  409c54:	b.le	409894 <tigetstr@plt+0x7214>
  409c58:	adrp	x28, 40e000 <tigetstr@plt+0xb980>
  409c5c:	mov	x22, #0x0                   	// #0
  409c60:	add	x28, x28, #0xe8b
  409c64:	mov	w1, #0x0                   	// #0
  409c68:	b	409cf8 <tigetstr@plt+0x7678>
  409c6c:	add	x3, x4, x22, lsl #3
  409c70:	ldr	x3, [x3, #3312]
  409c74:	sub	x3, x3, #0x1
  409c78:	cmn	x3, #0x3
  409c7c:	b.hi	409cf4 <tigetstr@plt+0x7674>  // b.pmore
  409c80:	ldrh	w1, [x19, #66]
  409c84:	sub	w2, w2, w1
  409c88:	ldrh	w1, [x19, #64]
  409c8c:	sub	w0, w0, w2
  409c90:	ldrh	w2, [x19, #62]
  409c94:	add	w1, w1, w2
  409c98:	add	w0, w0, w1
  409c9c:	ldr	x1, [x19, #48]
  409ca0:	ldr	x1, [x1, w0, sxtw #3]
  409ca4:	str	xzr, [x4, #1048]
  409ca8:	str	x1, [sp, #104]
  409cac:	mov	x0, x1
  409cb0:	bl	402170 <strlen@plt>
  409cb4:	cmp	x0, #0x2
  409cb8:	ldr	x1, [sp, #104]
  409cbc:	b.hi	409ccc <tigetstr@plt+0x764c>  // b.pmore
  409cc0:	mov	w2, w20
  409cc4:	mov	x0, x28
  409cc8:	bl	4025f0 <printf@plt>
  409ccc:	mov	x1, x26
  409cd0:	mov	w5, w27
  409cd4:	mov	w4, w24
  409cd8:	mov	w3, w23
  409cdc:	mov	x0, x19
  409ce0:	mov	w2, #0x0                   	// #0
  409ce4:	bl	408af0 <tigetstr@plt+0x6470>
  409ce8:	cmp	w0, w20
  409cec:	mov	w1, #0x1                   	// #1
  409cf0:	b.le	409d0c <tigetstr@plt+0x768c>
  409cf4:	add	x22, x22, #0x1
  409cf8:	ldrh	w2, [x19, #60]
  409cfc:	add	w0, w22, #0x19e
  409d00:	ldr	x4, [x19, #32]
  409d04:	cmp	w2, w0
  409d08:	b.hi	409c6c <tigetstr@plt+0x75ec>  // b.pmore
  409d0c:	ldr	x2, [x19, #32]
  409d10:	ldr	x0, [x2, #1048]
  409d14:	sub	x0, x0, #0x1
  409d18:	cmn	x0, #0x3
  409d1c:	b.hi	409d60 <tigetstr@plt+0x76e0>  // b.pmore
  409d20:	str	xzr, [x2, #1048]
  409d24:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  409d28:	mov	w1, w20
  409d2c:	add	x0, x0, #0xeb8
  409d30:	bl	4025f0 <printf@plt>
  409d34:	mov	w5, w27
  409d38:	mov	w4, w24
  409d3c:	mov	w3, w23
  409d40:	mov	x1, x26
  409d44:	mov	x0, x19
  409d48:	mov	w2, #0x0                   	// #0
  409d4c:	bl	408af0 <tigetstr@plt+0x6470>
  409d50:	cmp	w0, w20
  409d54:	b.le	409d94 <tigetstr@plt+0x7714>
  409d58:	mov	w1, #0x1                   	// #1
  409d5c:	b	409d64 <tigetstr@plt+0x76e4>
  409d60:	cbnz	w1, 409d34 <tigetstr@plt+0x76b4>
  409d64:	ldr	x0, [x19, #32]
  409d68:	str	w1, [sp, #104]
  409d6c:	bl	407a40 <tigetstr@plt+0x53c0>
  409d70:	tst	w0, #0xff
  409d74:	ldr	w1, [sp, #104]
  409d78:	b.eq	409ddc <tigetstr@plt+0x775c>  // b.none
  409d7c:	ldr	x0, [x19, #32]
  409d80:	mov	w1, w20
  409d84:	str	xzr, [x0, #1168]
  409d88:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  409d8c:	add	x0, x0, #0xee6
  409d90:	bl	4025f0 <printf@plt>
  409d94:	mov	w5, w27
  409d98:	mov	w4, w24
  409d9c:	mov	w3, w23
  409da0:	mov	x1, x26
  409da4:	mov	x0, x19
  409da8:	mov	w2, #0x0                   	// #0
  409dac:	bl	408af0 <tigetstr@plt+0x6470>
  409db0:	cmp	w0, w20
  409db4:	b.gt	409de0 <tigetstr@plt+0x7760>
  409db8:	add	x21, x21, #0x350
  409dbc:	mov	x2, #0x48                  	// #72
  409dc0:	ldr	x0, [x19, #32]
  409dc4:	ldr	x1, [x21, #152]
  409dc8:	str	x1, [x0, #1048]
  409dcc:	ldr	x1, [sp, #112]
  409dd0:	mov	x0, x19
  409dd4:	bl	402150 <memcpy@plt>
  409dd8:	b	409894 <tigetstr@plt+0x7214>
  409ddc:	cbnz	w1, 409d94 <tigetstr@plt+0x7714>
  409de0:	ldr	w0, [x21, #848]
  409de4:	mov	w1, w20
  409de8:	str	w0, [sp, #124]
  409dec:	mov	w0, #0x4                   	// #4
  409df0:	str	w0, [x21, #848]
  409df4:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  409df8:	add	x0, x0, #0xf15
  409dfc:	bl	4025f0 <printf@plt>
  409e00:	mov	w5, w27
  409e04:	mov	w4, w24
  409e08:	mov	w3, w23
  409e0c:	mov	x1, x26
  409e10:	mov	x0, x19
  409e14:	mov	w2, #0x0                   	// #0
  409e18:	bl	408af0 <tigetstr@plt+0x6470>
  409e1c:	mov	w22, w0
  409e20:	cmp	w20, w0
  409e24:	b.ge	409fcc <tigetstr@plt+0x794c>  // b.tcont
  409e28:	sub	w0, w0, w20
  409e2c:	add	x28, sp, #0xa0
  409e30:	mov	w5, #0x0                   	// #0
  409e34:	mov	w2, #0x0                   	// #0
  409e38:	str	w0, [sp, #104]
  409e3c:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  409e40:	add	x0, x0, #0xf5d
  409e44:	str	x0, [sp, #128]
  409e48:	ldr	x1, [sp, #128]
  409e4c:	mov	x0, x28
  409e50:	stp	w2, w5, [sp, #136]
  409e54:	bl	4021e0 <sprintf@plt>
  409e58:	mov	x1, x28
  409e5c:	mov	x0, x19
  409e60:	bl	407944 <tigetstr@plt+0x52c4>
  409e64:	sub	x1, x0, #0x1
  409e68:	ldp	w2, w5, [sp, #136]
  409e6c:	cmn	x1, #0x3
  409e70:	b.hi	409e84 <tigetstr@plt+0x7804>  // b.pmore
  409e74:	ldrh	w6, [x19, #60]
  409e78:	mov	x1, #0x0                   	// #0
  409e7c:	cmp	w6, w1
  409e80:	b.hi	409f50 <tigetstr@plt+0x78d0>  // b.pmore
  409e84:	add	w2, w2, #0x1
  409e88:	cmp	w2, #0xb
  409e8c:	b.ne	409e48 <tigetstr@plt+0x77c8>  // b.any
  409e90:	cbnz	w5, 409f94 <tigetstr@plt+0x7914>
  409e94:	sub	w0, w22, w20
  409e98:	mov	w2, #0x3c                  	// #60
  409e9c:	str	w0, [sp, #104]
  409ea0:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  409ea4:	add	x0, x0, #0xfa8
  409ea8:	str	x0, [sp, #128]
  409eac:	ldr	x1, [sp, #128]
  409eb0:	mov	x0, x28
  409eb4:	str	w2, [sp, #136]
  409eb8:	bl	4021e0 <sprintf@plt>
  409ebc:	mov	x1, x28
  409ec0:	mov	x0, x19
  409ec4:	bl	407944 <tigetstr@plt+0x52c4>
  409ec8:	sub	x1, x0, #0x1
  409ecc:	ldr	w2, [sp, #136]
  409ed0:	cmn	x1, #0x3
  409ed4:	b.hi	409ee8 <tigetstr@plt+0x7868>  // b.pmore
  409ed8:	ldrh	w5, [x19, #60]
  409edc:	mov	x1, #0x0                   	// #0
  409ee0:	cmp	w5, w1
  409ee4:	b.hi	409fd8 <tigetstr@plt+0x7958>  // b.pmore
  409ee8:	sub	w2, w2, #0x1
  409eec:	cmn	w2, #0x1
  409ef0:	b.ne	409eac <tigetstr@plt+0x782c>  // b.any
  409ef4:	ldr	w0, [sp, #120]
  409ef8:	cbnz	w0, 40a024 <tigetstr@plt+0x79a4>
  409efc:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  409f00:	ldr	x0, [x0, #3856]
  409f04:	ldr	x20, [x0]
  409f08:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  409f0c:	ldr	x0, [x0, #3968]
  409f10:	ldr	x23, [x0]
  409f14:	ldr	x0, [x19]
  409f18:	bl	402160 <_nc_first_name@plt>
  409f1c:	mov	x3, x0
  409f20:	mov	w4, w22
  409f24:	mov	x2, x23
  409f28:	mov	x0, x20
  409f2c:	adrp	x1, 40e000 <tigetstr@plt+0xb980>
  409f30:	add	x1, x1, #0xff9
  409f34:	bl	402640 <fprintf@plt>
  409f38:	mov	x2, x25
  409f3c:	mov	w1, w22
  409f40:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  409f44:	add	x0, x0, #0x18
  409f48:	bl	4025f0 <printf@plt>
  409f4c:	b	409fcc <tigetstr@plt+0x794c>
  409f50:	ldr	x4, [x19, #32]
  409f54:	lsl	x3, x1, #3
  409f58:	ldr	x3, [x4, x3]
  409f5c:	add	x7, x4, x1, lsl #3
  409f60:	add	x1, x1, #0x1
  409f64:	cmp	x0, x3
  409f68:	b.ne	409e7c <tigetstr@plt+0x77fc>  // b.any
  409f6c:	str	xzr, [x7]
  409f70:	stp	w2, w5, [sp, #136]
  409f74:	bl	402170 <strlen@plt>
  409f78:	ldr	w1, [sp, #104]
  409f7c:	ldp	w2, w5, [sp, #136]
  409f80:	sub	w1, w1, #0x5
  409f84:	subs	w0, w1, w0
  409f88:	str	w0, [sp, #104]
  409f8c:	add	w5, w5, #0x1
  409f90:	b.pl	409e84 <tigetstr@plt+0x7804>  // b.nfrst
  409f94:	mov	w1, w20
  409f98:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  409f9c:	add	x0, x0, #0xf62
  409fa0:	bl	4025f0 <printf@plt>
  409fa4:	mov	w5, w27
  409fa8:	mov	w4, w24
  409fac:	mov	w3, w23
  409fb0:	mov	x1, x26
  409fb4:	mov	x0, x19
  409fb8:	mov	w2, #0x0                   	// #0
  409fbc:	bl	408af0 <tigetstr@plt+0x6470>
  409fc0:	mov	w22, w0
  409fc4:	cmp	w20, w0
  409fc8:	b.lt	409e94 <tigetstr@plt+0x7814>  // b.tstop
  409fcc:	ldr	w0, [sp, #124]
  409fd0:	str	w0, [x21, #848]
  409fd4:	b	409db8 <tigetstr@plt+0x7738>
  409fd8:	ldr	x4, [x19, #32]
  409fdc:	lsl	x3, x1, #3
  409fe0:	ldr	x3, [x4, x3]
  409fe4:	add	x6, x4, x1, lsl #3
  409fe8:	add	x1, x1, #0x1
  409fec:	cmp	x0, x3
  409ff0:	b.ne	409ee0 <tigetstr@plt+0x7860>  // b.any
  409ff4:	str	xzr, [x6]
  409ff8:	str	w2, [sp, #136]
  409ffc:	bl	402170 <strlen@plt>
  40a000:	ldr	w1, [sp, #104]
  40a004:	ldr	w2, [sp, #120]
  40a008:	sub	w1, w1, #0x5
  40a00c:	add	w2, w2, #0x1
  40a010:	subs	w0, w1, w0
  40a014:	str	w0, [sp, #104]
  40a018:	str	w2, [sp, #120]
  40a01c:	ldr	w2, [sp, #136]
  40a020:	b.pl	409ee8 <tigetstr@plt+0x7868>  // b.nfrst
  40a024:	mov	w1, w20
  40a028:	adrp	x0, 40e000 <tigetstr@plt+0xb980>
  40a02c:	add	x0, x0, #0xfad
  40a030:	bl	4025f0 <printf@plt>
  40a034:	mov	w5, w27
  40a038:	mov	w4, w24
  40a03c:	mov	w3, w23
  40a040:	mov	x1, x26
  40a044:	mov	x0, x19
  40a048:	mov	w2, #0x0                   	// #0
  40a04c:	bl	408af0 <tigetstr@plt+0x6470>
  40a050:	mov	w22, w0
  40a054:	cmp	w20, w0
  40a058:	b.lt	409efc <tigetstr@plt+0x787c>  // b.tstop
  40a05c:	b	409fcc <tigetstr@plt+0x794c>
  40a060:	mov	w1, #0x92                  	// #146
  40a064:	mov	w0, #0x2                   	// #2
  40a068:	bl	407730 <tigetstr@plt+0x50b0>
  40a06c:	tst	w0, #0xff
  40a070:	b.ne	409894 <tigetstr@plt+0x7214>  // b.any
  40a074:	add	x20, sp, #0xf0
  40a078:	mov	x1, x19
  40a07c:	mov	x2, #0x48                  	// #72
  40a080:	mov	x0, x20
  40a084:	bl	402150 <memcpy@plt>
  40a088:	ldr	x0, [x19, #32]
  40a08c:	bl	407a40 <tigetstr@plt+0x53c0>
  40a090:	tst	w0, #0xff
  40a094:	b.eq	40a0b4 <tigetstr@plt+0x7a34>  // b.none
  40a098:	mov	w5, w27
  40a09c:	mov	w4, w24
  40a0a0:	mov	w3, w23
  40a0a4:	mov	x1, x26
  40a0a8:	mov	x0, x19
  40a0ac:	mov	w2, #0x0                   	// #0
  40a0b0:	bl	408af0 <tigetstr@plt+0x6470>
  40a0b4:	mov	x1, x20
  40a0b8:	mov	x2, #0x48                  	// #72
  40a0bc:	b	409dd0 <tigetstr@plt+0x7750>
  40a0c0:	mov	x12, #0x1020                	// #4128
  40a0c4:	sub	sp, sp, x12
  40a0c8:	mov	x5, x0
  40a0cc:	adrp	x0, 421000 <tigetstr@plt+0x1e980>
  40a0d0:	and	w6, w1, #0xff
  40a0d4:	stp	x29, x30, [sp]
  40a0d8:	mov	x29, sp
  40a0dc:	ldr	w0, [x0, #900]
  40a0e0:	str	x19, [sp, #16]
  40a0e4:	sub	w0, w0, #0x2
  40a0e8:	cmp	w0, #0x1
  40a0ec:	b.hi	40a0f4 <tigetstr@plt+0x7a74>  // b.pmore
  40a0f0:	bl	407860 <tigetstr@plt+0x51e0>
  40a0f4:	cmp	w6, #0x0
  40a0f8:	adrp	x2, 40f000 <tigetstr@plt+0xc980>
  40a0fc:	adrp	x4, 40f000 <tigetstr@plt+0xc980>
  40a100:	add	x2, x2, #0x60
  40a104:	add	x4, x4, #0x5b
  40a108:	mov	x3, x5
  40a10c:	csel	x2, x4, x2, ne  // ne = any
  40a110:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  40a114:	add	x1, x1, #0x64
  40a118:	add	x19, sp, #0x20
  40a11c:	mov	x0, x19
  40a120:	bl	4021e0 <sprintf@plt>
  40a124:	mov	x0, x19
  40a128:	bl	408174 <tigetstr@plt+0x5af4>
  40a12c:	mov	x12, #0x1020                	// #4128
  40a130:	ldp	x29, x30, [sp]
  40a134:	ldr	x19, [sp, #16]
  40a138:	add	sp, sp, x12
  40a13c:	ret
  40a140:	stp	x29, x30, [sp, #-80]!
  40a144:	mov	x29, sp
  40a148:	stp	x19, x20, [sp, #16]
  40a14c:	adrp	x20, 421000 <tigetstr@plt+0x1e980>
  40a150:	add	x0, x20, #0x350
  40a154:	stp	x21, x22, [sp, #32]
  40a158:	ldr	x19, [x0, #16]
  40a15c:	stp	x23, x24, [sp, #48]
  40a160:	stp	x25, x26, [sp, #64]
  40a164:	cbz	x19, 40a1a8 <tigetstr@plt+0x7b28>
  40a168:	ldr	w22, [x0, #52]
  40a16c:	sub	w19, w19, #0x1
  40a170:	ldr	x24, [x0, #8]
  40a174:	sub	w22, w22, #0x2
  40a178:	cmp	w22, #0x1
  40a17c:	mov	w25, #0x2c                  	// #44
  40a180:	mov	w1, #0x3a                  	// #58
  40a184:	sxtw	x19, w19
  40a188:	mov	x21, x0
  40a18c:	csel	w25, w25, w1, hi  // hi = pmore
  40a190:	sub	x26, x24, #0x1
  40a194:	cmp	w19, #0x0
  40a198:	b.gt	40a1ec <tigetstr@plt+0x7b6c>
  40a19c:	add	x0, x20, #0x350
  40a1a0:	ldr	x0, [x0, #16]
  40a1a4:	strb	wzr, [x24, x0]
  40a1a8:	add	x0, x20, #0x350
  40a1ac:	ldr	x0, [x0, #8]
  40a1b0:	cbz	x0, 40a1cc <tigetstr@plt+0x7b4c>
  40a1b4:	adrp	x1, 420000 <tigetstr@plt+0x1d980>
  40a1b8:	ldr	x1, [x1, #3896]
  40a1bc:	ldr	x1, [x1]
  40a1c0:	bl	402190 <fputs@plt>
  40a1c4:	mov	w0, #0xa                   	// #10
  40a1c8:	bl	402620 <putchar@plt>
  40a1cc:	add	x20, x20, #0x350
  40a1d0:	ldp	x21, x22, [sp, #32]
  40a1d4:	ldr	w0, [x20, #16]
  40a1d8:	ldp	x19, x20, [sp, #16]
  40a1dc:	ldp	x23, x24, [sp, #48]
  40a1e0:	ldp	x25, x26, [sp, #64]
  40a1e4:	ldp	x29, x30, [sp], #80
  40a1e8:	ret
  40a1ec:	ldrb	w23, [x24, x19]
  40a1f0:	cmp	w23, #0xa
  40a1f4:	b.eq	40a210 <tigetstr@plt+0x7b90>  // b.none
  40a1f8:	bl	402480 <__ctype_b_loc@plt>
  40a1fc:	ldr	x0, [x0]
  40a200:	ubfiz	x1, x23, #1, #8
  40a204:	ldrh	w0, [x0, x1]
  40a208:	tbz	w0, #13, 40a218 <tigetstr@plt+0x7b98>
  40a20c:	str	x19, [x21, #16]
  40a210:	sub	x19, x19, #0x1
  40a214:	b	40a194 <tigetstr@plt+0x7b14>
  40a218:	cmp	w23, #0x5c
  40a21c:	ccmp	w22, #0x1, #0x2, eq  // eq = none
  40a220:	b.ls	40a20c <tigetstr@plt+0x7b8c>  // b.plast
  40a224:	cmp	w25, w23
  40a228:	b.ne	40a19c <tigetstr@plt+0x7b1c>  // b.any
  40a22c:	ldrb	w0, [x26, x19]
  40a230:	cmp	w0, #0x5c
  40a234:	b.eq	40a19c <tigetstr@plt+0x7b1c>  // b.none
  40a238:	add	x0, x19, #0x1
  40a23c:	str	x0, [x21, #16]
  40a240:	b	40a210 <tigetstr@plt+0x7b90>
  40a244:	stp	x29, x30, [sp, #-64]!
  40a248:	mov	x29, sp
  40a24c:	stp	x19, x20, [sp, #16]
  40a250:	mov	x20, x0
  40a254:	mov	x19, x1
  40a258:	stp	x21, x22, [sp, #32]
  40a25c:	ands	w22, w2, #0xff
  40a260:	stp	x23, x24, [sp, #48]
  40a264:	b.ne	40a280 <tigetstr@plt+0x7c00>  // b.any
  40a268:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  40a26c:	ldr	x0, [x0, #3896]
  40a270:	ldr	x1, [x0]
  40a274:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40a278:	add	x0, x0, #0x69
  40a27c:	bl	402190 <fputs@plt>
  40a280:	adrp	x24, 420000 <tigetstr@plt+0x1d980>
  40a284:	adrp	x21, 421000 <tigetstr@plt+0x1e980>
  40a288:	add	x21, x21, #0x350
  40a28c:	mov	x23, #0x0                   	// #0
  40a290:	ldr	x24, [x24, #3912]
  40a294:	mov	w1, w23
  40a298:	ldrh	w0, [x19, #56]
  40a29c:	cmp	w0, w23
  40a2a0:	b.hi	40a34c <tigetstr@plt+0x7ccc>  // b.pmore
  40a2a4:	cbnz	w22, 40a2c0 <tigetstr@plt+0x7c40>
  40a2a8:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  40a2ac:	ldr	x0, [x0, #3896]
  40a2b0:	ldr	x1, [x0]
  40a2b4:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40a2b8:	add	x0, x0, #0x82
  40a2bc:	bl	402190 <fputs@plt>
  40a2c0:	adrp	x24, 420000 <tigetstr@plt+0x1d980>
  40a2c4:	adrp	x21, 421000 <tigetstr@plt+0x1e980>
  40a2c8:	add	x21, x21, #0x350
  40a2cc:	mov	x23, #0x0                   	// #0
  40a2d0:	ldr	x24, [x24, #3912]
  40a2d4:	mov	w1, w23
  40a2d8:	ldrh	w2, [x19, #58]
  40a2dc:	cmp	w2, w23
  40a2e0:	b.hi	40a3d8 <tigetstr@plt+0x7d58>  // b.pmore
  40a2e4:	cbnz	w22, 40a300 <tigetstr@plt+0x7c80>
  40a2e8:	adrp	x0, 420000 <tigetstr@plt+0x1d980>
  40a2ec:	ldr	x0, [x0, #3896]
  40a2f0:	ldr	x1, [x0]
  40a2f4:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40a2f8:	add	x0, x0, #0x9a
  40a2fc:	bl	402190 <fputs@plt>
  40a300:	adrp	x23, 420000 <tigetstr@plt+0x1d980>
  40a304:	adrp	x21, 421000 <tigetstr@plt+0x1e980>
  40a308:	add	x21, x21, #0x350
  40a30c:	mov	x22, #0x0                   	// #0
  40a310:	ldr	x23, [x23, #3912]
  40a314:	mov	w1, w22
  40a318:	ldrh	w2, [x19, #60]
  40a31c:	cmp	w2, w22
  40a320:	b.hi	40a46c <tigetstr@plt+0x7dec>  // b.pmore
  40a324:	mov	x16, x20
  40a328:	adrp	x2, 40f000 <tigetstr@plt+0xc980>
  40a32c:	ldp	x19, x20, [sp, #16]
  40a330:	add	x2, x2, #0xb2
  40a334:	ldp	x21, x22, [sp, #32]
  40a338:	mov	w1, #0x0                   	// #0
  40a33c:	ldp	x23, x24, [sp, #48]
  40a340:	mov	w0, #0x3                   	// #3
  40a344:	ldp	x29, x30, [sp], #64
  40a348:	br	x16
  40a34c:	cmp	w23, #0x2b
  40a350:	b.hi	40a368 <tigetstr@plt+0x7ce8>  // b.pmore
  40a354:	ldr	w2, [x21, #120]
  40a358:	cmp	w2, #0x1
  40a35c:	b.eq	40a368 <tigetstr@plt+0x7ce8>  // b.none
  40a360:	ldr	x1, [x21, #128]
  40a364:	ldr	w1, [x1, x23, lsl #2]
  40a368:	cmp	w1, #0x2b
  40a36c:	b.le	40a3cc <tigetstr@plt+0x7d4c>
  40a370:	ldrh	w2, [x19, #62]
  40a374:	sub	w0, w0, w2
  40a378:	ldr	x2, [x19, #48]
  40a37c:	sub	w0, w1, w0
  40a380:	ldr	x2, [x2, w0, sxtw #3]
  40a384:	ldr	w0, [x21, #52]
  40a388:	cmp	w0, #0x1
  40a38c:	b.hi	40a3bc <tigetstr@plt+0x7d3c>  // b.pmore
  40a390:	ldr	w0, [x21, #120]
  40a394:	cmp	w0, #0x3
  40a398:	b.eq	40a3bc <tigetstr@plt+0x7d3c>  // b.none
  40a39c:	ldrb	w0, [x24]
  40a3a0:	cbnz	w0, 40a3bc <tigetstr@plt+0x7d3c>
  40a3a4:	ldrb	w0, [x2]
  40a3a8:	cmp	w0, #0x4f
  40a3ac:	b.ne	40a3bc <tigetstr@plt+0x7d3c>  // b.any
  40a3b0:	ldrb	w0, [x2, #1]
  40a3b4:	cmp	w0, #0x54
  40a3b8:	b.eq	40a3c4 <tigetstr@plt+0x7d44>  // b.none
  40a3bc:	mov	w0, #0x0                   	// #0
  40a3c0:	blr	x20
  40a3c4:	add	x23, x23, #0x1
  40a3c8:	b	40a294 <tigetstr@plt+0x7c14>
  40a3cc:	ldr	x0, [x21, #96]
  40a3d0:	ldr	x2, [x0, w1, sxtw #3]
  40a3d4:	b	40a384 <tigetstr@plt+0x7d04>
  40a3d8:	cmp	w23, #0x26
  40a3dc:	b.hi	40a3f4 <tigetstr@plt+0x7d74>  // b.pmore
  40a3e0:	ldr	w0, [x21, #120]
  40a3e4:	cmp	w0, #0x1
  40a3e8:	b.eq	40a3f4 <tigetstr@plt+0x7d74>  // b.none
  40a3ec:	ldr	x0, [x21, #136]
  40a3f0:	ldr	w1, [x0, x23, lsl #2]
  40a3f4:	cmp	w1, #0x26
  40a3f8:	b.le	40a460 <tigetstr@plt+0x7de0>
  40a3fc:	ldrh	w0, [x19, #64]
  40a400:	sub	w2, w2, w0
  40a404:	ldrh	w0, [x19, #62]
  40a408:	sub	w2, w1, w2
  40a40c:	add	w2, w2, w0
  40a410:	ldr	x0, [x19, #48]
  40a414:	ldr	x2, [x0, w2, sxtw #3]
  40a418:	ldr	w0, [x21, #52]
  40a41c:	cmp	w0, #0x1
  40a420:	b.hi	40a450 <tigetstr@plt+0x7dd0>  // b.pmore
  40a424:	ldr	w0, [x21, #120]
  40a428:	cmp	w0, #0x3
  40a42c:	b.eq	40a450 <tigetstr@plt+0x7dd0>  // b.none
  40a430:	ldrb	w0, [x24]
  40a434:	cbnz	w0, 40a450 <tigetstr@plt+0x7dd0>
  40a438:	ldrb	w0, [x2]
  40a43c:	cmp	w0, #0x4f
  40a440:	b.ne	40a450 <tigetstr@plt+0x7dd0>  // b.any
  40a444:	ldrb	w0, [x2, #1]
  40a448:	cmp	w0, #0x54
  40a44c:	b.eq	40a458 <tigetstr@plt+0x7dd8>  // b.none
  40a450:	mov	w0, #0x1                   	// #1
  40a454:	blr	x20
  40a458:	add	x23, x23, #0x1
  40a45c:	b	40a2d4 <tigetstr@plt+0x7c54>
  40a460:	ldr	x0, [x21, #104]
  40a464:	ldr	x2, [x0, w1, sxtw #3]
  40a468:	b	40a418 <tigetstr@plt+0x7d98>
  40a46c:	cmp	w22, #0x19d
  40a470:	b.hi	40a488 <tigetstr@plt+0x7e08>  // b.pmore
  40a474:	ldr	w0, [x21, #120]
  40a478:	cmp	w0, #0x1
  40a47c:	b.eq	40a488 <tigetstr@plt+0x7e08>  // b.none
  40a480:	ldr	x0, [x21, #144]
  40a484:	ldr	w1, [x0, x22, lsl #2]
  40a488:	cmp	w1, #0x19d
  40a48c:	b.le	40a4fc <tigetstr@plt+0x7e7c>
  40a490:	ldrh	w0, [x19, #66]
  40a494:	ldrh	w3, [x19, #62]
  40a498:	sub	w2, w2, w0
  40a49c:	ldrh	w0, [x19, #64]
  40a4a0:	sub	w2, w1, w2
  40a4a4:	add	w0, w0, w3
  40a4a8:	add	w2, w2, w0
  40a4ac:	ldr	x0, [x19, #48]
  40a4b0:	ldr	x2, [x0, w2, sxtw #3]
  40a4b4:	ldr	w0, [x21, #52]
  40a4b8:	cmp	w0, #0x1
  40a4bc:	b.hi	40a4ec <tigetstr@plt+0x7e6c>  // b.pmore
  40a4c0:	ldr	w0, [x21, #120]
  40a4c4:	cmp	w0, #0x3
  40a4c8:	b.eq	40a4ec <tigetstr@plt+0x7e6c>  // b.none
  40a4cc:	ldrb	w0, [x23]
  40a4d0:	cbnz	w0, 40a4ec <tigetstr@plt+0x7e6c>
  40a4d4:	ldrb	w0, [x2]
  40a4d8:	cmp	w0, #0x4f
  40a4dc:	b.ne	40a4ec <tigetstr@plt+0x7e6c>  // b.any
  40a4e0:	ldrb	w0, [x2, #1]
  40a4e4:	cmp	w0, #0x54
  40a4e8:	b.eq	40a4f4 <tigetstr@plt+0x7e74>  // b.none
  40a4ec:	mov	w0, #0x2                   	// #2
  40a4f0:	blr	x20
  40a4f4:	add	x22, x22, #0x1
  40a4f8:	b	40a314 <tigetstr@plt+0x7c94>
  40a4fc:	ldr	x0, [x21, #112]
  40a500:	ldr	x2, [x0, w1, sxtw #3]
  40a504:	b	40a4b4 <tigetstr@plt+0x7e34>
  40a508:	stp	x29, x30, [sp, #-288]!
  40a50c:	mov	x29, sp
  40a510:	stp	x19, x20, [sp, #16]
  40a514:	mov	x19, x0
  40a518:	ldr	x0, [x0, #32]
  40a51c:	ldr	x20, [x0, #1168]
  40a520:	sub	x0, x20, #0x1
  40a524:	cmn	x0, #0x3
  40a528:	b.ls	40a564 <tigetstr@plt+0x7ee4>  // b.plast
  40a52c:	ldp	x19, x20, [sp, #16]
  40a530:	ldp	x29, x30, [sp], #288
  40a534:	ret
  40a538:	cmp	w2, w1
  40a53c:	b.cs	40a5f8 <tigetstr@plt+0x7f78>  // b.hs, b.nlast
  40a540:	add	x2, x0, #0x1
  40a544:	ldrb	w3, [x20, x2]
  40a548:	cmp	w3, #0x0
  40a54c:	csel	x0, x0, x2, eq  // eq = none
  40a550:	mov	w2, w1
  40a554:	add	x0, x0, #0x1
  40a558:	ldrb	w1, [x20, x0]
  40a55c:	cbnz	w1, 40a538 <tigetstr@plt+0x7eb8>
  40a560:	b	40a52c <tigetstr@plt+0x7eac>
  40a564:	mov	w2, #0x0                   	// #0
  40a568:	mov	x0, #0x0                   	// #0
  40a56c:	b	40a558 <tigetstr@plt+0x7ed8>
  40a570:	add	x4, x0, #0x1
  40a574:	ldrb	w5, [x20, x4]
  40a578:	cbz	w5, 40a588 <tigetstr@plt+0x7f08>
  40a57c:	mov	x0, x4
  40a580:	strb	w5, [x3, w1, uxtw]
  40a584:	mov	w1, w2
  40a588:	add	x0, x0, #0x1
  40a58c:	mov	w2, w1
  40a590:	ldrb	w1, [x20, x0]
  40a594:	cbnz	w1, 40a570 <tigetstr@plt+0x7ef0>
  40a598:	mov	x1, #0x0                   	// #0
  40a59c:	mov	x0, #0x0                   	// #0
  40a5a0:	ldrb	w5, [x3, x0]
  40a5a4:	cbz	w5, 40a5c8 <tigetstr@plt+0x7f48>
  40a5a8:	ldr	x6, [x19, #32]
  40a5ac:	add	x4, x1, #0x1
  40a5b0:	ldr	x6, [x6, #1168]
  40a5b4:	strb	w0, [x6, x1]
  40a5b8:	add	x1, x1, #0x2
  40a5bc:	ldr	x6, [x19, #32]
  40a5c0:	ldr	x6, [x6, #1168]
  40a5c4:	strb	w5, [x6, x4]
  40a5c8:	add	x0, x0, #0x1
  40a5cc:	cmp	x0, #0x100
  40a5d0:	b.ne	40a5a0 <tigetstr@plt+0x7f20>  // b.any
  40a5d4:	cbz	w2, 40a5e8 <tigetstr@plt+0x7f68>
  40a5d8:	ldr	x0, [x19, #32]
  40a5dc:	ldr	x0, [x0, #1168]
  40a5e0:	strb	w2, [x0, x1]
  40a5e4:	add	x1, x1, #0x1
  40a5e8:	ldr	x0, [x19, #32]
  40a5ec:	ldr	x0, [x0, #1168]
  40a5f0:	strb	wzr, [x0, x1]
  40a5f4:	b	40a52c <tigetstr@plt+0x7eac>
  40a5f8:	add	x3, sp, #0x20
  40a5fc:	mov	x2, #0x100                 	// #256
  40a600:	mov	x0, x3
  40a604:	mov	w1, #0x0                   	// #0
  40a608:	bl	402300 <memset@plt>
  40a60c:	mov	x3, x0
  40a610:	mov	w2, #0x0                   	// #0
  40a614:	mov	x0, #0x0                   	// #0
  40a618:	b	40a590 <tigetstr@plt+0x7f10>
  40a61c:	stp	x29, x30, [sp, #-48]!
  40a620:	adrp	x2, 40f000 <tigetstr@plt+0xc980>
  40a624:	mov	x29, sp
  40a628:	stp	x21, x22, [sp, #32]
  40a62c:	add	x21, x2, #0xb8
  40a630:	mov	x22, x0
  40a634:	add	x21, x21, #0x4
  40a638:	stp	x19, x20, [sp, #16]
  40a63c:	mov	x20, x2
  40a640:	mov	w19, #0x0                   	// #0
  40a644:	mov	x1, x21
  40a648:	mov	x0, x22
  40a64c:	bl	402470 <strcmp@plt>
  40a650:	cbnz	w0, 40a670 <tigetstr@plt+0x7ff0>
  40a654:	add	x2, x20, #0xb8
  40a658:	ubfiz	x19, x19, #4, #32
  40a65c:	ldr	w0, [x2, x19]
  40a660:	ldp	x19, x20, [sp, #16]
  40a664:	ldp	x21, x22, [sp, #32]
  40a668:	ldp	x29, x30, [sp], #48
  40a66c:	ret
  40a670:	add	w19, w19, #0x1
  40a674:	add	x21, x21, #0x10
  40a678:	cmp	w19, #0xf
  40a67c:	b.ne	40a644 <tigetstr@plt+0x7fc4>  // b.any
  40a680:	mov	w0, #0x0                   	// #0
  40a684:	b	40a660 <tigetstr@plt+0x7fe0>
  40a688:	stp	x29, x30, [sp, #-48]!
  40a68c:	mov	x29, sp
  40a690:	stp	x19, x20, [sp, #16]
  40a694:	mov	x19, x1
  40a698:	str	x21, [sp, #32]
  40a69c:	mov	x21, x0
  40a6a0:	bl	402170 <strlen@plt>
  40a6a4:	mov	x20, x0
  40a6a8:	mov	x0, x19
  40a6ac:	bl	402170 <strlen@plt>
  40a6b0:	cmp	x20, x0
  40a6b4:	b.ne	40a6e0 <tigetstr@plt+0x8060>  // b.any
  40a6b8:	mov	x2, x20
  40a6bc:	mov	x1, x19
  40a6c0:	mov	x0, x21
  40a6c4:	bl	4022b0 <strncmp@plt>
  40a6c8:	cmp	w0, #0x0
  40a6cc:	cset	w0, eq  // eq = none
  40a6d0:	ldp	x19, x20, [sp, #16]
  40a6d4:	ldr	x21, [sp, #32]
  40a6d8:	ldp	x29, x30, [sp], #48
  40a6dc:	ret
  40a6e0:	mov	w0, #0x0                   	// #0
  40a6e4:	b	40a6d0 <tigetstr@plt+0x8050>
  40a6e8:	stp	x29, x30, [sp, #-64]!
  40a6ec:	mov	x29, sp
  40a6f0:	stp	x19, x20, [sp, #16]
  40a6f4:	adrp	x20, 420000 <tigetstr@plt+0x1d980>
  40a6f8:	add	x20, x20, #0xb90
  40a6fc:	stp	x21, x22, [sp, #32]
  40a700:	adrp	x21, 420000 <tigetstr@plt+0x1d980>
  40a704:	add	x21, x21, #0xb88
  40a708:	sub	x20, x20, x21
  40a70c:	mov	w22, w0
  40a710:	stp	x23, x24, [sp, #48]
  40a714:	mov	x23, x1
  40a718:	mov	x24, x2
  40a71c:	bl	402100 <_nc_set_writedir@plt-0x40>
  40a720:	cmp	xzr, x20, asr #3
  40a724:	b.eq	40a750 <tigetstr@plt+0x80d0>  // b.none
  40a728:	asr	x20, x20, #3
  40a72c:	mov	x19, #0x0                   	// #0
  40a730:	ldr	x3, [x21, x19, lsl #3]
  40a734:	mov	x2, x24
  40a738:	add	x19, x19, #0x1
  40a73c:	mov	x1, x23
  40a740:	mov	w0, w22
  40a744:	blr	x3
  40a748:	cmp	x20, x19
  40a74c:	b.ne	40a730 <tigetstr@plt+0x80b0>  // b.any
  40a750:	ldp	x19, x20, [sp, #16]
  40a754:	ldp	x21, x22, [sp, #32]
  40a758:	ldp	x23, x24, [sp, #48]
  40a75c:	ldp	x29, x30, [sp], #64
  40a760:	ret
  40a764:	nop
  40a768:	ret
  40a76c:	nop
  40a770:	adrp	x2, 421000 <tigetstr@plt+0x1e980>
  40a774:	mov	x1, #0x0                   	// #0
  40a778:	ldr	x2, [x2, #688]
  40a77c:	b	4021f0 <__cxa_atexit@plt>
  40a780:	mov	x2, x1
  40a784:	mov	x1, x0
  40a788:	mov	w0, #0x0                   	// #0
  40a78c:	b	402630 <__xstat@plt>

Disassembly of section .fini:

000000000040a790 <.fini>:
  40a790:	stp	x29, x30, [sp, #-16]!
  40a794:	mov	x29, sp
  40a798:	ldp	x29, x30, [sp], #16
  40a79c:	ret
