{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476326824123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476326824133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 19:47:03 2016 " "Processing started: Wed Oct 12 19:47:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476326824133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476326824133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476326824133 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1476326825133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ReadRegister1 readRegister1 regfile.sv(4) " "Verilog HDL Declaration information at regfile.sv(4): object \"ReadRegister1\" differs only in case from object \"readRegister1\" in the same scope" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476326825200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ReadRegister2 readRegister2 regfile.sv(4) " "Verilog HDL Declaration information at regfile.sv(4): object \"ReadRegister2\" differs only in case from object \"readRegister2\" in the same scope" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476326825200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 12 12 " "Found 12 design units, including 12 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF1 " "Found entity 2: DFF1" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFF4 " "Found entity 3: DFF4" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "4 DFF16 " "Found entity 4: DFF16" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "5 DFF64 " "Found entity 5: DFF64" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder_2to4 " "Found entity 6: decoder_2to4" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder_3to8 " "Found entity 7: decoder_3to8" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "8 decoder_5to32 " "Found entity 8: decoder_5to32" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux_4to1 " "Found entity 9: mux_4to1" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux_16to1 " "Found entity 10: mux_16to1" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux_32to1 " "Found entity 11: mux_32to1" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "12 regstim " "Found entity 12: regstim" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476326825253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 decoder_5to32:WriteRegisterister " "Elaborating entity \"decoder_5to32\" for hierarchy \"decoder_5to32:WriteRegisterister\"" {  } { { "regfile.sv" "WriteRegisterister" { Text "D:/EE 469/Lab 1/regfile.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326825336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2to4 decoder_5to32:WriteRegisterister\|decoder_2to4:d0 " "Elaborating entity \"decoder_2to4\" for hierarchy \"decoder_5to32:WriteRegisterister\|decoder_2to4:d0\"" {  } { { "regfile.sv" "d0" { Text "D:/EE 469/Lab 1/regfile.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326825343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 decoder_5to32:WriteRegisterister\|decoder_3to8:d1 " "Elaborating entity \"decoder_3to8\" for hierarchy \"decoder_5to32:WriteRegisterister\|decoder_3to8:d1\"" {  } { { "regfile.sv" "d1" { Text "D:/EE 469/Lab 1/regfile.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326825352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF64 DFF64:eachRegister\[0\].register " "Elaborating entity \"DFF64\" for hierarchy \"DFF64:eachRegister\[0\].register\"" {  } { { "regfile.sv" "eachRegister\[0\].register" { Text "D:/EE 469/Lab 1/regfile.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326825361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF16 DFF64:eachRegister\[0\].register\|DFF16:dff1 " "Elaborating entity \"DFF16\" for hierarchy \"DFF64:eachRegister\[0\].register\|DFF16:dff1\"" {  } { { "regfile.sv" "dff1" { Text "D:/EE 469/Lab 1/regfile.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326825371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF4 DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1 " "Elaborating entity \"DFF4\" for hierarchy \"DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1\"" {  } { { "regfile.sv" "dff1" { Text "D:/EE 469/Lab 1/regfile.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326825381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1 DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1\|DFF1:dff1 " "Elaborating entity \"DFF1\" for hierarchy \"DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1\|DFF1:dff1\"" {  } { { "regfile.sv" "dff1" { Text "D:/EE 469/Lab 1/regfile.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326825388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32to1 mux_32to1:readRegister1 " "Elaborating entity \"mux_32to1\" for hierarchy \"mux_32to1:readRegister1\"" {  } { { "regfile.sv" "readRegister1" { Text "D:/EE 469/Lab 1/regfile.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326828792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16to1 mux_32to1:readRegister1\|mux_16to1:mux0 " "Elaborating entity \"mux_16to1\" for hierarchy \"mux_32to1:readRegister1\|mux_16to1:mux0\"" {  } { { "regfile.sv" "mux0" { Text "D:/EE 469/Lab 1/regfile.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326828980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_32to1:readRegister1\|mux_16to1:mux0\|mux_4to1:mux0 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_32to1:readRegister1\|mux_16to1:mux0\|mux_4to1:mux0\"" {  } { { "regfile.sv" "mux0" { Text "D:/EE 469/Lab 1/regfile.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326829064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1476326838093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE 469/Lab 1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/EE 469/Lab 1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1476326838709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1476326840196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840196 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegister\[3\] " "No output dependent on input pin \"WriteRegister\[3\]\"" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840405 "|regfile|WriteRegister[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegister\[4\] " "No output dependent on input pin \"WriteRegister\[4\]\"" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840405 "|regfile|WriteRegister[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegWrite " "No output dependent on input pin \"RegWrite\"" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840405 "|regfile|RegWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadRegister1\[0\] " "No output dependent on input pin \"ReadRegister1\[0\]\"" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840405 "|regfile|ReadRegister1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadRegister2\[0\] " "No output dependent on input pin \"ReadRegister2\[0\]\"" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840405 "|regfile|ReadRegister2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadRegister1\[2\] " "No output dependent on input pin \"ReadRegister1\[2\]\"" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840405 "|regfile|ReadRegister1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadRegister2\[2\] " "No output dependent on input pin \"ReadRegister2\[2\]\"" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840405 "|regfile|ReadRegister2[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1476326840405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "986 " "Implemented 986 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1476326840408 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1476326840408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "776 " "Implemented 776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1476326840408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1476326840408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476326840468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 19:47:20 2016 " "Processing ended: Wed Oct 12 19:47:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476326840468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476326840468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476326840468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476326840468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476326824123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476326824133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 19:47:03 2016 " "Processing started: Wed Oct 12 19:47:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476326824133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476326824133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476326824133 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1476326825133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ReadRegister1 readRegister1 regfile.sv(4) " "Verilog HDL Declaration information at regfile.sv(4): object \"ReadRegister1\" differs only in case from object \"readRegister1\" in the same scope" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476326825200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ReadRegister2 readRegister2 regfile.sv(4) " "Verilog HDL Declaration information at regfile.sv(4): object \"ReadRegister2\" differs only in case from object \"readRegister2\" in the same scope" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476326825200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 12 12 " "Found 12 design units, including 12 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF1 " "Found entity 2: DFF1" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFF4 " "Found entity 3: DFF4" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "4 DFF16 " "Found entity 4: DFF16" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "5 DFF64 " "Found entity 5: DFF64" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder_2to4 " "Found entity 6: decoder_2to4" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder_3to8 " "Found entity 7: decoder_3to8" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "8 decoder_5to32 " "Found entity 8: decoder_5to32" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux_4to1 " "Found entity 9: mux_4to1" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux_16to1 " "Found entity 10: mux_16to1" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux_32to1 " "Found entity 11: mux_32to1" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""} { "Info" "ISGN_ENTITY_NAME" "12 regstim " "Found entity 12: regstim" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476326825203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476326825253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 decoder_5to32:WriteRegisterister " "Elaborating entity \"decoder_5to32\" for hierarchy \"decoder_5to32:WriteRegisterister\"" {  } { { "regfile.sv" "WriteRegisterister" { Text "D:/EE 469/Lab 1/regfile.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326825336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2to4 decoder_5to32:WriteRegisterister\|decoder_2to4:d0 " "Elaborating entity \"decoder_2to4\" for hierarchy \"decoder_5to32:WriteRegisterister\|decoder_2to4:d0\"" {  } { { "regfile.sv" "d0" { Text "D:/EE 469/Lab 1/regfile.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326825343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 decoder_5to32:WriteRegisterister\|decoder_3to8:d1 " "Elaborating entity \"decoder_3to8\" for hierarchy \"decoder_5to32:WriteRegisterister\|decoder_3to8:d1\"" {  } { { "regfile.sv" "d1" { Text "D:/EE 469/Lab 1/regfile.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326825352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF64 DFF64:eachRegister\[0\].register " "Elaborating entity \"DFF64\" for hierarchy \"DFF64:eachRegister\[0\].register\"" {  } { { "regfile.sv" "eachRegister\[0\].register" { Text "D:/EE 469/Lab 1/regfile.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326825361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF16 DFF64:eachRegister\[0\].register\|DFF16:dff1 " "Elaborating entity \"DFF16\" for hierarchy \"DFF64:eachRegister\[0\].register\|DFF16:dff1\"" {  } { { "regfile.sv" "dff1" { Text "D:/EE 469/Lab 1/regfile.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326825371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF4 DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1 " "Elaborating entity \"DFF4\" for hierarchy \"DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1\"" {  } { { "regfile.sv" "dff1" { Text "D:/EE 469/Lab 1/regfile.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326825381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1 DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1\|DFF1:dff1 " "Elaborating entity \"DFF1\" for hierarchy \"DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1\|DFF1:dff1\"" {  } { { "regfile.sv" "dff1" { Text "D:/EE 469/Lab 1/regfile.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326825388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32to1 mux_32to1:readRegister1 " "Elaborating entity \"mux_32to1\" for hierarchy \"mux_32to1:readRegister1\"" {  } { { "regfile.sv" "readRegister1" { Text "D:/EE 469/Lab 1/regfile.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326828792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16to1 mux_32to1:readRegister1\|mux_16to1:mux0 " "Elaborating entity \"mux_16to1\" for hierarchy \"mux_32to1:readRegister1\|mux_16to1:mux0\"" {  } { { "regfile.sv" "mux0" { Text "D:/EE 469/Lab 1/regfile.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326828980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_32to1:readRegister1\|mux_16to1:mux0\|mux_4to1:mux0 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_32to1:readRegister1\|mux_16to1:mux0\|mux_4to1:mux0\"" {  } { { "regfile.sv" "mux0" { Text "D:/EE 469/Lab 1/regfile.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476326829064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1476326838093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE 469/Lab 1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/EE 469/Lab 1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1476326838709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1476326840196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840196 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegister\[3\] " "No output dependent on input pin \"WriteRegister\[3\]\"" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840405 "|regfile|WriteRegister[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegister\[4\] " "No output dependent on input pin \"WriteRegister\[4\]\"" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840405 "|regfile|WriteRegister[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegWrite " "No output dependent on input pin \"RegWrite\"" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840405 "|regfile|RegWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadRegister1\[0\] " "No output dependent on input pin \"ReadRegister1\[0\]\"" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840405 "|regfile|ReadRegister1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadRegister2\[0\] " "No output dependent on input pin \"ReadRegister2\[0\]\"" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840405 "|regfile|ReadRegister2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadRegister1\[2\] " "No output dependent on input pin \"ReadRegister1\[2\]\"" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840405 "|regfile|ReadRegister1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadRegister2\[2\] " "No output dependent on input pin \"ReadRegister2\[2\]\"" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476326840405 "|regfile|ReadRegister2[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1476326840405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "986 " "Implemented 986 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1476326840408 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1476326840408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "776 " "Implemented 776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1476326840408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1476326840408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476326840468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 19:47:20 2016 " "Processing ended: Wed Oct 12 19:47:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476326840468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476326840468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476326840468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476326840468 ""}
