function comp = ClockGen_DUT

comp.settings.language = 'VERILOG';
comp.settings.lib = 'design9';
comp.settings.entity = 'ClockGen_DUT';
comp.settings.arch = 'ClockGen_DUT';
comp.settings.ahdl_path = 'C:\Program Files (x86)\Aldec\Active-HDL 6.3\';
comp.settings.dsn_path = 'c:\My_Designs\design9\design9';
comp.settings.dsn_file = 'design9.adf';
comp.settings.wsp_path = 'c:\My_Designs\design9';
comp.settings.wsp_file = 'design9.aws';
comp.settings.wave = 0;
comp.settings.active = 1;
comp.settings.inputs = 0;
comp.settings.outputs = 0;




comp.src(1).file = 'c:\My_Designs\design9\design9/src/ClockGen.v';


