// Seed: 1425852313
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_6;
endmodule
module module_1 #(
    parameter id_11 = 32'd26
) (
    input tri id_0,
    output wand id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply0 id_6,
    input supply0 id_7,
    input uwire id_8,
    output wand id_9,
    output tri id_10,
    output supply1 _id_11
);
  integer [1 'b0 : id_11  ==  1] id_13;
  assign id_10 = id_6 ? -1 : id_2;
  real id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  wire id_15 = id_13;
endmodule
