
SBUSEthernet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fcd0  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e08  0800feb4  0800feb4  00010eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011cbc  08011cbc  00013070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011cbc  08011cbc  00012cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011cc4  08011cc4  00013070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011cc4  08011cc4  00012cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011cc8  08011cc8  00012cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08011ccc  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000083d8  20000070  08011d3c  00013070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20008448  08011d3c  00013448  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00013070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000199b0  00000000  00000000  00013099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f74  00000000  00000000  0002ca49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001298  00000000  00000000  000319c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e92  00000000  00000000  00032c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a803  00000000  00000000  00033aea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020944  00000000  00000000  0005e2ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca3e1  00000000  00000000  0007ec31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00149012  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005030  00000000  00000000  00149058  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0014e088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	0800fe9c 	.word	0x0800fe9c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	0800fe9c 	.word	0x0800fe9c

08000224 <__aeabi_uldivmod>:
 8000224:	b953      	cbnz	r3, 800023c <__aeabi_uldivmod+0x18>
 8000226:	b94a      	cbnz	r2, 800023c <__aeabi_uldivmod+0x18>
 8000228:	2900      	cmp	r1, #0
 800022a:	bf08      	it	eq
 800022c:	2800      	cmpeq	r0, #0
 800022e:	bf1c      	itt	ne
 8000230:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000234:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000238:	f000 b98c 	b.w	8000554 <__aeabi_idiv0>
 800023c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000240:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000244:	f000 f806 	bl	8000254 <__udivmoddi4>
 8000248:	f8dd e004 	ldr.w	lr, [sp, #4]
 800024c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000250:	b004      	add	sp, #16
 8000252:	4770      	bx	lr

08000254 <__udivmoddi4>:
 8000254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000258:	9d08      	ldr	r5, [sp, #32]
 800025a:	468e      	mov	lr, r1
 800025c:	4604      	mov	r4, r0
 800025e:	4688      	mov	r8, r1
 8000260:	2b00      	cmp	r3, #0
 8000262:	d14a      	bne.n	80002fa <__udivmoddi4+0xa6>
 8000264:	428a      	cmp	r2, r1
 8000266:	4617      	mov	r7, r2
 8000268:	d962      	bls.n	8000330 <__udivmoddi4+0xdc>
 800026a:	fab2 f682 	clz	r6, r2
 800026e:	b14e      	cbz	r6, 8000284 <__udivmoddi4+0x30>
 8000270:	f1c6 0320 	rsb	r3, r6, #32
 8000274:	fa01 f806 	lsl.w	r8, r1, r6
 8000278:	fa20 f303 	lsr.w	r3, r0, r3
 800027c:	40b7      	lsls	r7, r6
 800027e:	ea43 0808 	orr.w	r8, r3, r8
 8000282:	40b4      	lsls	r4, r6
 8000284:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	fa1f fc87 	uxth.w	ip, r7
 8000290:	fb0e 8811 	mls	r8, lr, r1, r8
 8000294:	fb01 f20c 	mul.w	r2, r1, ip
 8000298:	0c23      	lsrs	r3, r4, #16
 800029a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800029e:	429a      	cmp	r2, r3
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0x62>
 80002a2:	18fb      	adds	r3, r7, r3
 80002a4:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002a8:	f080 80eb 	bcs.w	8000482 <__udivmoddi4+0x22e>
 80002ac:	429a      	cmp	r2, r3
 80002ae:	f240 80e8 	bls.w	8000482 <__udivmoddi4+0x22e>
 80002b2:	3902      	subs	r1, #2
 80002b4:	443b      	add	r3, r7
 80002b6:	1a9a      	subs	r2, r3, r2
 80002b8:	fbb2 f0fe 	udiv	r0, r2, lr
 80002bc:	fb0e 2210 	mls	r2, lr, r0, r2
 80002c0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c4:	b2a3      	uxth	r3, r4
 80002c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ca:	459c      	cmp	ip, r3
 80002cc:	d909      	bls.n	80002e2 <__udivmoddi4+0x8e>
 80002ce:	18fb      	adds	r3, r7, r3
 80002d0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002d4:	f080 80d7 	bcs.w	8000486 <__udivmoddi4+0x232>
 80002d8:	459c      	cmp	ip, r3
 80002da:	f240 80d4 	bls.w	8000486 <__udivmoddi4+0x232>
 80002de:	443b      	add	r3, r7
 80002e0:	3802      	subs	r0, #2
 80002e2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e6:	2100      	movs	r1, #0
 80002e8:	eba3 030c 	sub.w	r3, r3, ip
 80002ec:	b11d      	cbz	r5, 80002f6 <__udivmoddi4+0xa2>
 80002ee:	2200      	movs	r2, #0
 80002f0:	40f3      	lsrs	r3, r6
 80002f2:	e9c5 3200 	strd	r3, r2, [r5]
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d905      	bls.n	800030a <__udivmoddi4+0xb6>
 80002fe:	b10d      	cbz	r5, 8000304 <__udivmoddi4+0xb0>
 8000300:	e9c5 0100 	strd	r0, r1, [r5]
 8000304:	2100      	movs	r1, #0
 8000306:	4608      	mov	r0, r1
 8000308:	e7f5      	b.n	80002f6 <__udivmoddi4+0xa2>
 800030a:	fab3 f183 	clz	r1, r3
 800030e:	2900      	cmp	r1, #0
 8000310:	d146      	bne.n	80003a0 <__udivmoddi4+0x14c>
 8000312:	4573      	cmp	r3, lr
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xc8>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 8108 	bhi.w	800052c <__udivmoddi4+0x2d8>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000322:	2001      	movs	r0, #1
 8000324:	4690      	mov	r8, r2
 8000326:	2d00      	cmp	r5, #0
 8000328:	d0e5      	beq.n	80002f6 <__udivmoddi4+0xa2>
 800032a:	e9c5 4800 	strd	r4, r8, [r5]
 800032e:	e7e2      	b.n	80002f6 <__udivmoddi4+0xa2>
 8000330:	2a00      	cmp	r2, #0
 8000332:	f000 8091 	beq.w	8000458 <__udivmoddi4+0x204>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	2e00      	cmp	r6, #0
 800033c:	f040 80a5 	bne.w	800048a <__udivmoddi4+0x236>
 8000340:	1a8a      	subs	r2, r1, r2
 8000342:	2101      	movs	r1, #1
 8000344:	0c03      	lsrs	r3, r0, #16
 8000346:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034a:	b280      	uxth	r0, r0
 800034c:	b2bc      	uxth	r4, r7
 800034e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000352:	fb0e 221c 	mls	r2, lr, ip, r2
 8000356:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800035a:	fb04 f20c 	mul.w	r2, r4, ip
 800035e:	429a      	cmp	r2, r3
 8000360:	d907      	bls.n	8000372 <__udivmoddi4+0x11e>
 8000362:	18fb      	adds	r3, r7, r3
 8000364:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000368:	d202      	bcs.n	8000370 <__udivmoddi4+0x11c>
 800036a:	429a      	cmp	r2, r3
 800036c:	f200 80e3 	bhi.w	8000536 <__udivmoddi4+0x2e2>
 8000370:	46c4      	mov	ip, r8
 8000372:	1a9b      	subs	r3, r3, r2
 8000374:	fbb3 f2fe 	udiv	r2, r3, lr
 8000378:	fb0e 3312 	mls	r3, lr, r2, r3
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000384:	429c      	cmp	r4, r3
 8000386:	d907      	bls.n	8000398 <__udivmoddi4+0x144>
 8000388:	18fb      	adds	r3, r7, r3
 800038a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800038e:	d202      	bcs.n	8000396 <__udivmoddi4+0x142>
 8000390:	429c      	cmp	r4, r3
 8000392:	f200 80cd 	bhi.w	8000530 <__udivmoddi4+0x2dc>
 8000396:	4602      	mov	r2, r0
 8000398:	1b1b      	subs	r3, r3, r4
 800039a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039e:	e7a5      	b.n	80002ec <__udivmoddi4+0x98>
 80003a0:	f1c1 0620 	rsb	r6, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 f706 	lsr.w	r7, r2, r6
 80003aa:	431f      	orrs	r7, r3
 80003ac:	fa2e fa06 	lsr.w	sl, lr, r6
 80003b0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b4:	fbba f8f9 	udiv	r8, sl, r9
 80003b8:	fa0e fe01 	lsl.w	lr, lr, r1
 80003bc:	fa20 f306 	lsr.w	r3, r0, r6
 80003c0:	fb09 aa18 	mls	sl, r9, r8, sl
 80003c4:	fa1f fc87 	uxth.w	ip, r7
 80003c8:	ea43 030e 	orr.w	r3, r3, lr
 80003cc:	fa00 fe01 	lsl.w	lr, r0, r1
 80003d0:	fb08 f00c 	mul.w	r0, r8, ip
 80003d4:	0c1c      	lsrs	r4, r3, #16
 80003d6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80003da:	42a0      	cmp	r0, r4
 80003dc:	fa02 f201 	lsl.w	r2, r2, r1
 80003e0:	d90a      	bls.n	80003f8 <__udivmoddi4+0x1a4>
 80003e2:	193c      	adds	r4, r7, r4
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295	@ 0xffffffff
 80003e8:	f080 809e 	bcs.w	8000528 <__udivmoddi4+0x2d4>
 80003ec:	42a0      	cmp	r0, r4
 80003ee:	f240 809b 	bls.w	8000528 <__udivmoddi4+0x2d4>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	443c      	add	r4, r7
 80003f8:	1a24      	subs	r4, r4, r0
 80003fa:	b298      	uxth	r0, r3
 80003fc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000400:	fb09 4413 	mls	r4, r9, r3, r4
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800040c:	45a4      	cmp	ip, r4
 800040e:	d909      	bls.n	8000424 <__udivmoddi4+0x1d0>
 8000410:	193c      	adds	r4, r7, r4
 8000412:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000416:	f080 8085 	bcs.w	8000524 <__udivmoddi4+0x2d0>
 800041a:	45a4      	cmp	ip, r4
 800041c:	f240 8082 	bls.w	8000524 <__udivmoddi4+0x2d0>
 8000420:	3b02      	subs	r3, #2
 8000422:	443c      	add	r4, r7
 8000424:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000428:	eba4 040c 	sub.w	r4, r4, ip
 800042c:	fba0 8c02 	umull	r8, ip, r0, r2
 8000430:	4564      	cmp	r4, ip
 8000432:	4643      	mov	r3, r8
 8000434:	46e1      	mov	r9, ip
 8000436:	d364      	bcc.n	8000502 <__udivmoddi4+0x2ae>
 8000438:	d061      	beq.n	80004fe <__udivmoddi4+0x2aa>
 800043a:	b15d      	cbz	r5, 8000454 <__udivmoddi4+0x200>
 800043c:	ebbe 0203 	subs.w	r2, lr, r3
 8000440:	eb64 0409 	sbc.w	r4, r4, r9
 8000444:	fa04 f606 	lsl.w	r6, r4, r6
 8000448:	fa22 f301 	lsr.w	r3, r2, r1
 800044c:	431e      	orrs	r6, r3
 800044e:	40cc      	lsrs	r4, r1
 8000450:	e9c5 6400 	strd	r6, r4, [r5]
 8000454:	2100      	movs	r1, #0
 8000456:	e74e      	b.n	80002f6 <__udivmoddi4+0xa2>
 8000458:	fbb1 fcf2 	udiv	ip, r1, r2
 800045c:	0c01      	lsrs	r1, r0, #16
 800045e:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000462:	b280      	uxth	r0, r0
 8000464:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000468:	463b      	mov	r3, r7
 800046a:	fbb1 f1f7 	udiv	r1, r1, r7
 800046e:	4638      	mov	r0, r7
 8000470:	463c      	mov	r4, r7
 8000472:	46b8      	mov	r8, r7
 8000474:	46be      	mov	lr, r7
 8000476:	2620      	movs	r6, #32
 8000478:	eba2 0208 	sub.w	r2, r2, r8
 800047c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000480:	e765      	b.n	800034e <__udivmoddi4+0xfa>
 8000482:	4601      	mov	r1, r0
 8000484:	e717      	b.n	80002b6 <__udivmoddi4+0x62>
 8000486:	4610      	mov	r0, r2
 8000488:	e72b      	b.n	80002e2 <__udivmoddi4+0x8e>
 800048a:	f1c6 0120 	rsb	r1, r6, #32
 800048e:	fa2e fc01 	lsr.w	ip, lr, r1
 8000492:	40b7      	lsls	r7, r6
 8000494:	fa0e fe06 	lsl.w	lr, lr, r6
 8000498:	fa20 f101 	lsr.w	r1, r0, r1
 800049c:	ea41 010e 	orr.w	r1, r1, lr
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	fbbc f8fe 	udiv	r8, ip, lr
 80004a8:	b2bc      	uxth	r4, r7
 80004aa:	fb0e cc18 	mls	ip, lr, r8, ip
 80004ae:	fb08 f904 	mul.w	r9, r8, r4
 80004b2:	0c0a      	lsrs	r2, r1, #16
 80004b4:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80004b8:	40b0      	lsls	r0, r6
 80004ba:	4591      	cmp	r9, r2
 80004bc:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004c0:	b280      	uxth	r0, r0
 80004c2:	d93e      	bls.n	8000542 <__udivmoddi4+0x2ee>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004ca:	d201      	bcs.n	80004d0 <__udivmoddi4+0x27c>
 80004cc:	4591      	cmp	r9, r2
 80004ce:	d81f      	bhi.n	8000510 <__udivmoddi4+0x2bc>
 80004d0:	eba2 0209 	sub.w	r2, r2, r9
 80004d4:	fbb2 f9fe 	udiv	r9, r2, lr
 80004d8:	fb09 f804 	mul.w	r8, r9, r4
 80004dc:	fb0e 2a19 	mls	sl, lr, r9, r2
 80004e0:	b28a      	uxth	r2, r1
 80004e2:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 80004e6:	4542      	cmp	r2, r8
 80004e8:	d229      	bcs.n	800053e <__udivmoddi4+0x2ea>
 80004ea:	18ba      	adds	r2, r7, r2
 80004ec:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004f0:	d2c2      	bcs.n	8000478 <__udivmoddi4+0x224>
 80004f2:	4542      	cmp	r2, r8
 80004f4:	d2c0      	bcs.n	8000478 <__udivmoddi4+0x224>
 80004f6:	f1a9 0102 	sub.w	r1, r9, #2
 80004fa:	443a      	add	r2, r7
 80004fc:	e7bc      	b.n	8000478 <__udivmoddi4+0x224>
 80004fe:	45c6      	cmp	lr, r8
 8000500:	d29b      	bcs.n	800043a <__udivmoddi4+0x1e6>
 8000502:	ebb8 0302 	subs.w	r3, r8, r2
 8000506:	eb6c 0c07 	sbc.w	ip, ip, r7
 800050a:	3801      	subs	r0, #1
 800050c:	46e1      	mov	r9, ip
 800050e:	e794      	b.n	800043a <__udivmoddi4+0x1e6>
 8000510:	eba7 0909 	sub.w	r9, r7, r9
 8000514:	444a      	add	r2, r9
 8000516:	fbb2 f9fe 	udiv	r9, r2, lr
 800051a:	f1a8 0c02 	sub.w	ip, r8, #2
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7db      	b.n	80004dc <__udivmoddi4+0x288>
 8000524:	4603      	mov	r3, r0
 8000526:	e77d      	b.n	8000424 <__udivmoddi4+0x1d0>
 8000528:	46d0      	mov	r8, sl
 800052a:	e765      	b.n	80003f8 <__udivmoddi4+0x1a4>
 800052c:	4608      	mov	r0, r1
 800052e:	e6fa      	b.n	8000326 <__udivmoddi4+0xd2>
 8000530:	443b      	add	r3, r7
 8000532:	3a02      	subs	r2, #2
 8000534:	e730      	b.n	8000398 <__udivmoddi4+0x144>
 8000536:	f1ac 0c02 	sub.w	ip, ip, #2
 800053a:	443b      	add	r3, r7
 800053c:	e719      	b.n	8000372 <__udivmoddi4+0x11e>
 800053e:	4649      	mov	r1, r9
 8000540:	e79a      	b.n	8000478 <__udivmoddi4+0x224>
 8000542:	eba2 0209 	sub.w	r2, r2, r9
 8000546:	fbb2 f9fe 	udiv	r9, r2, lr
 800054a:	46c4      	mov	ip, r8
 800054c:	fb09 f804 	mul.w	r8, r9, r4
 8000550:	e7c4      	b.n	80004dc <__udivmoddi4+0x288>
 8000552:	bf00      	nop

08000554 <__aeabi_idiv0>:
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop

08000558 <get_buffer_count>:

volatile uint16_t PROG_BUFF_WRITE_index = 0;
volatile uint16_t PROG_BUFF_STATE = 0;

// Get number of bytes in buffer
uint16_t get_buffer_count(void) {
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
  uint16_t write_idx = USART_to_Eth_BUFF_WRITE_index;
 800055e:	4b0d      	ldr	r3, [pc, #52]	@ (8000594 <get_buffer_count+0x3c>)
 8000560:	881b      	ldrh	r3, [r3, #0]
 8000562:	80fb      	strh	r3, [r7, #6]
  uint16_t read_idx = USART_to_Eth_BUFF_READ_index;
 8000564:	4b0c      	ldr	r3, [pc, #48]	@ (8000598 <get_buffer_count+0x40>)
 8000566:	881b      	ldrh	r3, [r3, #0]
 8000568:	80bb      	strh	r3, [r7, #4]
  
  if (write_idx >= read_idx) {
 800056a:	88fa      	ldrh	r2, [r7, #6]
 800056c:	88bb      	ldrh	r3, [r7, #4]
 800056e:	429a      	cmp	r2, r3
 8000570:	d304      	bcc.n	800057c <get_buffer_count+0x24>
    return write_idx - read_idx;
 8000572:	88fa      	ldrh	r2, [r7, #6]
 8000574:	88bb      	ldrh	r3, [r7, #4]
 8000576:	1ad3      	subs	r3, r2, r3
 8000578:	b29b      	uxth	r3, r3
 800057a:	e006      	b.n	800058a <get_buffer_count+0x32>
  } else {
    return USART_TO_ETH_BUFF_SIZE - read_idx + write_idx;
 800057c:	88fa      	ldrh	r2, [r7, #6]
 800057e:	88bb      	ldrh	r3, [r7, #4]
 8000580:	1ad3      	subs	r3, r2, r3
 8000582:	b29b      	uxth	r3, r3
 8000584:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000588:	b29b      	uxth	r3, r3
  }
}
 800058a:	4618      	mov	r0, r3
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr
 8000594:	2000033a 	.word	0x2000033a
 8000598:	2000033c 	.word	0x2000033c

0800059c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  if(huart->Instance == USART1)
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a12      	ldr	r2, [pc, #72]	@ (80005f4 <HAL_UART_RxCpltCallback+0x58>)
 80005aa:	4293      	cmp	r3, r2
 80005ac:	d11e      	bne.n	80005ec <HAL_UART_RxCpltCallback+0x50>
  {
    USART_to_Eth_BUFF[USART_to_Eth_BUFF_WRITE_index++] = USART_RX;
 80005ae:	4b12      	ldr	r3, [pc, #72]	@ (80005f8 <HAL_UART_RxCpltCallback+0x5c>)
 80005b0:	881b      	ldrh	r3, [r3, #0]
 80005b2:	b29b      	uxth	r3, r3
 80005b4:	1c5a      	adds	r2, r3, #1
 80005b6:	b291      	uxth	r1, r2
 80005b8:	4a0f      	ldr	r2, [pc, #60]	@ (80005f8 <HAL_UART_RxCpltCallback+0x5c>)
 80005ba:	8011      	strh	r1, [r2, #0]
 80005bc:	461a      	mov	r2, r3
 80005be:	4b0f      	ldr	r3, [pc, #60]	@ (80005fc <HAL_UART_RxCpltCallback+0x60>)
 80005c0:	7819      	ldrb	r1, [r3, #0]
 80005c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000600 <HAL_UART_RxCpltCallback+0x64>)
 80005c4:	5499      	strb	r1, [r3, r2]
    if(USART_to_Eth_BUFF_WRITE_index >= USART_TO_ETH_BUFF_SIZE)
 80005c6:	4b0c      	ldr	r3, [pc, #48]	@ (80005f8 <HAL_UART_RxCpltCallback+0x5c>)
 80005c8:	881b      	ldrh	r3, [r3, #0]
 80005ca:	b29b      	uxth	r3, r3
 80005cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80005d0:	d302      	bcc.n	80005d8 <HAL_UART_RxCpltCallback+0x3c>
    {
      USART_to_Eth_BUFF_WRITE_index = 0;
 80005d2:	4b09      	ldr	r3, [pc, #36]	@ (80005f8 <HAL_UART_RxCpltCallback+0x5c>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	801a      	strh	r2, [r3, #0]
    }
    
    // Update timestamp when new data arrives
    last_rx_time = HAL_GetTick();
 80005d8:	f001 f958 	bl	800188c <HAL_GetTick>
 80005dc:	4603      	mov	r3, r0
 80005de:	4a09      	ldr	r2, [pc, #36]	@ (8000604 <HAL_UART_RxCpltCallback+0x68>)
 80005e0:	6013      	str	r3, [r2, #0]
    
    // Restart the interrupt-based reception for the next byte
    HAL_UART_Receive_IT(&huart1, &USART_RX, 1);
 80005e2:	2201      	movs	r2, #1
 80005e4:	4905      	ldr	r1, [pc, #20]	@ (80005fc <HAL_UART_RxCpltCallback+0x60>)
 80005e6:	4808      	ldr	r0, [pc, #32]	@ (8000608 <HAL_UART_RxCpltCallback+0x6c>)
 80005e8:	f004 fb2a 	bl	8004c40 <HAL_UART_Receive_IT>
  }
}
 80005ec:	bf00      	nop
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40013800 	.word	0x40013800
 80005f8:	2000033a 	.word	0x2000033a
 80005fc:	20000338 	.word	0x20000338
 8000600:	20000138 	.word	0x20000138
 8000604:	20000340 	.word	0x20000340
 8000608:	2000008c 	.word	0x2000008c

0800060c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  // Load configuration from flash memory
  load_config_from_flash();
 8000612:	f000 f9eb 	bl	80009ec <load_config_from_flash>
  
  if(UartBaudRate == 0xFFFFFFFF){
 8000616:	4b65      	ldr	r3, [pc, #404]	@ (80007ac <main+0x1a0>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800061e:	d152      	bne.n	80006c6 <main+0xba>
    //Uninitialized flash, set defaults
    UartBaudRate = 100000;
 8000620:	4b62      	ldr	r3, [pc, #392]	@ (80007ac <main+0x1a0>)
 8000622:	4a63      	ldr	r2, [pc, #396]	@ (80007b0 <main+0x1a4>)
 8000624:	601a      	str	r2, [r3, #0]
    UartWordLength = UART_WORDLENGTH_9B;
 8000626:	4b63      	ldr	r3, [pc, #396]	@ (80007b4 <main+0x1a8>)
 8000628:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800062c:	601a      	str	r2, [r3, #0]
    UartStopBits = UART_STOPBITS_2;
 800062e:	4b62      	ldr	r3, [pc, #392]	@ (80007b8 <main+0x1ac>)
 8000630:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000634:	601a      	str	r2, [r3, #0]
    UartParity = UART_PARITY_EVEN;
 8000636:	4b61      	ldr	r3, [pc, #388]	@ (80007bc <main+0x1b0>)
 8000638:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800063c:	601a      	str	r2, [r3, #0]
    UartInversion = UART_INVERSION_RXTX;
 800063e:	4b60      	ldr	r3, [pc, #384]	@ (80007c0 <main+0x1b4>)
 8000640:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000644:	601a      	str	r2, [r3, #0]
    UartTXInversion = 1;
 8000646:	4b5f      	ldr	r3, [pc, #380]	@ (80007c4 <main+0x1b8>)
 8000648:	2201      	movs	r2, #1
 800064a:	701a      	strb	r2, [r3, #0]
    UartRXInversion = 1;
 800064c:	4b5e      	ldr	r3, [pc, #376]	@ (80007c8 <main+0x1bc>)
 800064e:	2201      	movs	r2, #1
 8000650:	701a      	strb	r2, [r3, #0]
    IP_ADDRESS[0] = 192;
 8000652:	4b5e      	ldr	r3, [pc, #376]	@ (80007cc <main+0x1c0>)
 8000654:	22c0      	movs	r2, #192	@ 0xc0
 8000656:	701a      	strb	r2, [r3, #0]
    IP_ADDRESS[1] = 168;
 8000658:	4b5c      	ldr	r3, [pc, #368]	@ (80007cc <main+0x1c0>)
 800065a:	22a8      	movs	r2, #168	@ 0xa8
 800065c:	705a      	strb	r2, [r3, #1]
    IP_ADDRESS[2] = 144;
 800065e:	4b5b      	ldr	r3, [pc, #364]	@ (80007cc <main+0x1c0>)
 8000660:	2290      	movs	r2, #144	@ 0x90
 8000662:	709a      	strb	r2, [r3, #2]
    IP_ADDRESS[3] = 33;
 8000664:	4b59      	ldr	r3, [pc, #356]	@ (80007cc <main+0x1c0>)
 8000666:	2221      	movs	r2, #33	@ 0x21
 8000668:	70da      	strb	r2, [r3, #3]
    NETMASK_ADDRESS[0] = 255;
 800066a:	4b59      	ldr	r3, [pc, #356]	@ (80007d0 <main+0x1c4>)
 800066c:	22ff      	movs	r2, #255	@ 0xff
 800066e:	701a      	strb	r2, [r3, #0]
    NETMASK_ADDRESS[1] = 255;
 8000670:	4b57      	ldr	r3, [pc, #348]	@ (80007d0 <main+0x1c4>)
 8000672:	22ff      	movs	r2, #255	@ 0xff
 8000674:	705a      	strb	r2, [r3, #1]
    NETMASK_ADDRESS[2] = 255;
 8000676:	4b56      	ldr	r3, [pc, #344]	@ (80007d0 <main+0x1c4>)
 8000678:	22ff      	movs	r2, #255	@ 0xff
 800067a:	709a      	strb	r2, [r3, #2]
    NETMASK_ADDRESS[3] = 0;
 800067c:	4b54      	ldr	r3, [pc, #336]	@ (80007d0 <main+0x1c4>)
 800067e:	2200      	movs	r2, #0
 8000680:	70da      	strb	r2, [r3, #3]
    GATEWAY_ADDRESS[0] = 192;
 8000682:	4b54      	ldr	r3, [pc, #336]	@ (80007d4 <main+0x1c8>)
 8000684:	22c0      	movs	r2, #192	@ 0xc0
 8000686:	701a      	strb	r2, [r3, #0]
    GATEWAY_ADDRESS[1] = 168;
 8000688:	4b52      	ldr	r3, [pc, #328]	@ (80007d4 <main+0x1c8>)
 800068a:	22a8      	movs	r2, #168	@ 0xa8
 800068c:	705a      	strb	r2, [r3, #1]
    GATEWAY_ADDRESS[2] = 144;
 800068e:	4b51      	ldr	r3, [pc, #324]	@ (80007d4 <main+0x1c8>)
 8000690:	2290      	movs	r2, #144	@ 0x90
 8000692:	709a      	strb	r2, [r3, #2]
    GATEWAY_ADDRESS[3] = 1;
 8000694:	4b4f      	ldr	r3, [pc, #316]	@ (80007d4 <main+0x1c8>)
 8000696:	2201      	movs	r2, #1
 8000698:	70da      	strb	r2, [r3, #3]
    DEST_IP_ADDRESS[0] = 192;
 800069a:	4b4f      	ldr	r3, [pc, #316]	@ (80007d8 <main+0x1cc>)
 800069c:	22c0      	movs	r2, #192	@ 0xc0
 800069e:	701a      	strb	r2, [r3, #0]
    DEST_IP_ADDRESS[1] = 168;
 80006a0:	4b4d      	ldr	r3, [pc, #308]	@ (80007d8 <main+0x1cc>)
 80006a2:	22a8      	movs	r2, #168	@ 0xa8
 80006a4:	705a      	strb	r2, [r3, #1]
    DEST_IP_ADDRESS[2] = 144;
 80006a6:	4b4c      	ldr	r3, [pc, #304]	@ (80007d8 <main+0x1cc>)
 80006a8:	2290      	movs	r2, #144	@ 0x90
 80006aa:	709a      	strb	r2, [r3, #2]
    DEST_IP_ADDRESS[3] = 133;
 80006ac:	4b4a      	ldr	r3, [pc, #296]	@ (80007d8 <main+0x1cc>)
 80006ae:	2285      	movs	r2, #133	@ 0x85
 80006b0:	70da      	strb	r2, [r3, #3]
    RX_PORT = 5007;
 80006b2:	4b4a      	ldr	r3, [pc, #296]	@ (80007dc <main+0x1d0>)
 80006b4:	f241 328f 	movw	r2, #5007	@ 0x138f
 80006b8:	801a      	strh	r2, [r3, #0]
    TX_PORT = 5007;
 80006ba:	4b49      	ldr	r3, [pc, #292]	@ (80007e0 <main+0x1d4>)
 80006bc:	f241 328f 	movw	r2, #5007	@ 0x138f
 80006c0:	801a      	strh	r2, [r3, #0]

    //Update flash with defaults
    handle_save_config_command();
 80006c2:	f000 fc45 	bl	8000f50 <handle_save_config_command>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c6:	f001 f889 	bl	80017dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ca:	f000 f89b 	bl	8000804 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ce:	f000 f93b 	bl	8000948 <MX_GPIO_Init>
  MX_DMA_Init();
 80006d2:	f000 f91b 	bl	800090c <MX_DMA_Init>
  // MX_IWDG_Init();
  MX_USART1_UART_Init();
 80006d6:	f000 f8e5 	bl	80008a4 <MX_USART1_UART_Init>
  MX_LWIP_Init();
 80006da:	f005 f92d 	bl	8005938 <MX_LWIP_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &USART_RX, 1);
 80006de:	2201      	movs	r2, #1
 80006e0:	4940      	ldr	r1, [pc, #256]	@ (80007e4 <main+0x1d8>)
 80006e2:	4841      	ldr	r0, [pc, #260]	@ (80007e8 <main+0x1dc>)
 80006e4:	f004 faac 	bl	8004c40 <HAL_UART_Receive_IT>
  UDP_SERVER_INIT();
 80006e8:	f000 fa5c 	bl	8000ba4 <UDP_SERVER_INIT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    ethernetif_input(&gnetif);
 80006ec:	483f      	ldr	r0, [pc, #252]	@ (80007ec <main+0x1e0>)
 80006ee:	f005 fd17 	bl	8006120 <ethernetif_input>
    sys_check_timeouts();
 80006f2:	f00b fecf 	bl	800c494 <sys_check_timeouts>
    /* Poll PHY link state so netif link callbacks fire when cable is plugged/unplugged */
    ethernetif_set_link(&gnetif);
 80006f6:	483d      	ldr	r0, [pc, #244]	@ (80007ec <main+0x1e0>)
 80006f8:	f005 fd68 	bl	80061cc <ethernetif_set_link>

    // Send USART data to Ethernet in batches for efficiency
    uint16_t available_bytes = get_buffer_count();
 80006fc:	f7ff ff2c 	bl	8000558 <get_buffer_count>
 8000700:	4603      	mov	r3, r0
 8000702:	82bb      	strh	r3, [r7, #20]
    
    if (available_bytes > 0) {
 8000704:	8abb      	ldrh	r3, [r7, #20]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d0f0      	beq.n	80006ec <main+0xe0>
      uint32_t current_time = HAL_GetTick();
 800070a:	f001 f8bf 	bl	800188c <HAL_GetTick>
 800070e:	6138      	str	r0, [r7, #16]
      uint32_t time_since_rx = current_time - last_rx_time;
 8000710:	4b37      	ldr	r3, [pc, #220]	@ (80007f0 <main+0x1e4>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	693a      	ldr	r2, [r7, #16]
 8000716:	1ad3      	subs	r3, r2, r3
 8000718:	60fb      	str	r3, [r7, #12]
      
      // Send if: batch is full, buffer getting full, OR timeout expired
      if (available_bytes >= UDP_BATCH_SIZE || 
 800071a:	8abb      	ldrh	r3, [r7, #20]
 800071c:	2b3f      	cmp	r3, #63	@ 0x3f
 800071e:	d806      	bhi.n	800072e <main+0x122>
 8000720:	8abb      	ldrh	r3, [r7, #20]
 8000722:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000726:	d802      	bhi.n	800072e <main+0x122>
          available_bytes > (USART_TO_ETH_BUFF_SIZE / 2) ||
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	2b01      	cmp	r3, #1
 800072c:	d9de      	bls.n	80006ec <main+0xe0>
          time_since_rx >= UDP_TIMEOUT_MS) {
        
        // Determine how many bytes to send (up to UDP_BATCH_SIZE)
        uint16_t bytes_to_send = (available_bytes > UDP_BATCH_SIZE) ? UDP_BATCH_SIZE : available_bytes;
 800072e:	8abb      	ldrh	r3, [r7, #20]
 8000730:	2b40      	cmp	r3, #64	@ 0x40
 8000732:	bf28      	it	cs
 8000734:	2340      	movcs	r3, #64	@ 0x40
 8000736:	817b      	strh	r3, [r7, #10]
        
        // Allocate pbuf for the batch
        struct pbuf *p = pbuf_alloc(PBUF_TRANSPORT, bytes_to_send, PBUF_RAM);
 8000738:	897b      	ldrh	r3, [r7, #10]
 800073a:	2200      	movs	r2, #0
 800073c:	4619      	mov	r1, r3
 800073e:	2000      	movs	r0, #0
 8000740:	f006 fc68 	bl	8007014 <pbuf_alloc>
 8000744:	6078      	str	r0, [r7, #4]
        if (p != NULL) {
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d0cf      	beq.n	80006ec <main+0xe0>
          uint8_t *payload = (uint8_t *)p->payload;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	685b      	ldr	r3, [r3, #4]
 8000750:	603b      	str	r3, [r7, #0]
          
          // Copy bytes from circular buffer to pbuf
          for (uint16_t i = 0; i < bytes_to_send; i++) {
 8000752:	2300      	movs	r3, #0
 8000754:	82fb      	strh	r3, [r7, #22]
 8000756:	e019      	b.n	800078c <main+0x180>
            payload[i] = USART_to_Eth_BUFF[USART_to_Eth_BUFF_READ_index++];
 8000758:	4b26      	ldr	r3, [pc, #152]	@ (80007f4 <main+0x1e8>)
 800075a:	881b      	ldrh	r3, [r3, #0]
 800075c:	b29b      	uxth	r3, r3
 800075e:	1c5a      	adds	r2, r3, #1
 8000760:	b291      	uxth	r1, r2
 8000762:	4a24      	ldr	r2, [pc, #144]	@ (80007f4 <main+0x1e8>)
 8000764:	8011      	strh	r1, [r2, #0]
 8000766:	4619      	mov	r1, r3
 8000768:	8afb      	ldrh	r3, [r7, #22]
 800076a:	683a      	ldr	r2, [r7, #0]
 800076c:	4413      	add	r3, r2
 800076e:	4a22      	ldr	r2, [pc, #136]	@ (80007f8 <main+0x1ec>)
 8000770:	5c52      	ldrb	r2, [r2, r1]
 8000772:	701a      	strb	r2, [r3, #0]
            if (USART_to_Eth_BUFF_READ_index >= USART_TO_ETH_BUFF_SIZE) {
 8000774:	4b1f      	ldr	r3, [pc, #124]	@ (80007f4 <main+0x1e8>)
 8000776:	881b      	ldrh	r3, [r3, #0]
 8000778:	b29b      	uxth	r3, r3
 800077a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800077e:	d302      	bcc.n	8000786 <main+0x17a>
              USART_to_Eth_BUFF_READ_index = 0;
 8000780:	4b1c      	ldr	r3, [pc, #112]	@ (80007f4 <main+0x1e8>)
 8000782:	2200      	movs	r2, #0
 8000784:	801a      	strh	r2, [r3, #0]
          for (uint16_t i = 0; i < bytes_to_send; i++) {
 8000786:	8afb      	ldrh	r3, [r7, #22]
 8000788:	3301      	adds	r3, #1
 800078a:	82fb      	strh	r3, [r7, #22]
 800078c:	8afa      	ldrh	r2, [r7, #22]
 800078e:	897b      	ldrh	r3, [r7, #10]
 8000790:	429a      	cmp	r2, r3
 8000792:	d3e1      	bcc.n	8000758 <main+0x14c>
            }
          }
          
          // Send UDP packet (upcb is already connected in UDP_SERVER_INIT)
          udp_sendto(upcb, p, &dest_ipaddr, TX_PORT);
 8000794:	4b19      	ldr	r3, [pc, #100]	@ (80007fc <main+0x1f0>)
 8000796:	6818      	ldr	r0, [r3, #0]
 8000798:	4b11      	ldr	r3, [pc, #68]	@ (80007e0 <main+0x1d4>)
 800079a:	881b      	ldrh	r3, [r3, #0]
 800079c:	4a18      	ldr	r2, [pc, #96]	@ (8000800 <main+0x1f4>)
 800079e:	6879      	ldr	r1, [r7, #4]
 80007a0:	f00c f828 	bl	800c7f4 <udp_sendto>
          pbuf_free(p);
 80007a4:	6878      	ldr	r0, [r7, #4]
 80007a6:	f006 ffad 	bl	8007704 <pbuf_free>
  {
 80007aa:	e79f      	b.n	80006ec <main+0xe0>
 80007ac:	20000120 	.word	0x20000120
 80007b0:	000186a0 	.word	0x000186a0
 80007b4:	20000124 	.word	0x20000124
 80007b8:	20000128 	.word	0x20000128
 80007bc:	2000012c 	.word	0x2000012c
 80007c0:	20000130 	.word	0x20000130
 80007c4:	20000134 	.word	0x20000134
 80007c8:	20000135 	.word	0x20000135
 80007cc:	200003b0 	.word	0x200003b0
 80007d0:	200003b4 	.word	0x200003b4
 80007d4:	200003b8 	.word	0x200003b8
 80007d8:	200003bc 	.word	0x200003bc
 80007dc:	200003c4 	.word	0x200003c4
 80007e0:	200003c6 	.word	0x200003c6
 80007e4:	20000338 	.word	0x20000338
 80007e8:	2000008c 	.word	0x2000008c
 80007ec:	20000370 	.word	0x20000370
 80007f0:	20000340 	.word	0x20000340
 80007f4:	2000033c 	.word	0x2000033c
 80007f8:	20000138 	.word	0x20000138
 80007fc:	20000118 	.word	0x20000118
 8000800:	200003c0 	.word	0x200003c0

08000804 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b094      	sub	sp, #80	@ 0x50
 8000808:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080a:	f107 0318 	add.w	r3, r7, #24
 800080e:	2238      	movs	r2, #56	@ 0x38
 8000810:	2100      	movs	r1, #0
 8000812:	4618      	mov	r0, r3
 8000814:	f00e fd19 	bl	800f24a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000818:	1d3b      	adds	r3, r7, #4
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]
 8000822:	60da      	str	r2, [r3, #12]
 8000824:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000826:	2309      	movs	r3, #9
 8000828:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800082a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800082e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000830:	2300      	movs	r3, #0
 8000832:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000834:	2301      	movs	r3, #1
 8000836:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000838:	2301      	movs	r3, #1
 800083a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 800083c:	2300      	movs	r3, #0
 800083e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000840:	2302      	movs	r3, #2
 8000842:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000844:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000848:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800084a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800084e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8000850:	2300      	movs	r3, #0
 8000852:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000854:	f107 0318 	add.w	r3, r7, #24
 8000858:	4618      	mov	r0, r3
 800085a:	f003 fc2b 	bl	80040b4 <HAL_RCC_OscConfig>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000864:	f000 fd4c 	bl	8001300 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000868:	230f      	movs	r3, #15
 800086a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800086c:	2302      	movs	r3, #2
 800086e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000870:	2300      	movs	r3, #0
 8000872:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000874:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000878:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800087a:	2300      	movs	r3, #0
 800087c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800087e:	1d3b      	adds	r3, r7, #4
 8000880:	2102      	movs	r1, #2
 8000882:	4618      	mov	r0, r3
 8000884:	f003 ff2c 	bl	80046e0 <HAL_RCC_ClockConfig>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800088e:	f000 fd37 	bl	8001300 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8000892:	4b03      	ldr	r3, [pc, #12]	@ (80008a0 <SystemClock_Config+0x9c>)
 8000894:	2201      	movs	r2, #1
 8000896:	601a      	str	r2, [r3, #0]
}
 8000898:	bf00      	nop
 800089a:	3750      	adds	r7, #80	@ 0x50
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	42420070 	.word	0x42420070

080008a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008a8:	4b12      	ldr	r3, [pc, #72]	@ (80008f4 <MX_USART1_UART_Init+0x50>)
 80008aa:	4a13      	ldr	r2, [pc, #76]	@ (80008f8 <MX_USART1_UART_Init+0x54>)
 80008ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = UartBaudRate;
 80008ae:	4b13      	ldr	r3, [pc, #76]	@ (80008fc <MX_USART1_UART_Init+0x58>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4a10      	ldr	r2, [pc, #64]	@ (80008f4 <MX_USART1_UART_Init+0x50>)
 80008b4:	6053      	str	r3, [r2, #4]
  huart1.Init.WordLength = UartWordLength;
 80008b6:	4b12      	ldr	r3, [pc, #72]	@ (8000900 <MX_USART1_UART_Init+0x5c>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a0e      	ldr	r2, [pc, #56]	@ (80008f4 <MX_USART1_UART_Init+0x50>)
 80008bc:	6093      	str	r3, [r2, #8]
  huart1.Init.StopBits = UartStopBits;
 80008be:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <MX_USART1_UART_Init+0x60>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	4a0c      	ldr	r2, [pc, #48]	@ (80008f4 <MX_USART1_UART_Init+0x50>)
 80008c4:	60d3      	str	r3, [r2, #12]
  huart1.Init.Parity = UartParity;
 80008c6:	4b10      	ldr	r3, [pc, #64]	@ (8000908 <MX_USART1_UART_Init+0x64>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a0a      	ldr	r2, [pc, #40]	@ (80008f4 <MX_USART1_UART_Init+0x50>)
 80008cc:	6113      	str	r3, [r2, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008ce:	4b09      	ldr	r3, [pc, #36]	@ (80008f4 <MX_USART1_UART_Init+0x50>)
 80008d0:	220c      	movs	r2, #12
 80008d2:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008d4:	4b07      	ldr	r3, [pc, #28]	@ (80008f4 <MX_USART1_UART_Init+0x50>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008da:	4b06      	ldr	r3, [pc, #24]	@ (80008f4 <MX_USART1_UART_Init+0x50>)
 80008dc:	2200      	movs	r2, #0
 80008de:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008e0:	4804      	ldr	r0, [pc, #16]	@ (80008f4 <MX_USART1_UART_Init+0x50>)
 80008e2:	f004 f92b 	bl	8004b3c <HAL_UART_Init>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_USART1_UART_Init+0x4c>
  {
    Error_Handler();
 80008ec:	f000 fd08 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	2000008c 	.word	0x2000008c
 80008f8:	40013800 	.word	0x40013800
 80008fc:	20000120 	.word	0x20000120
 8000900:	20000124 	.word	0x20000124
 8000904:	20000128 	.word	0x20000128
 8000908:	2000012c 	.word	0x2000012c

0800090c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000912:	4b0c      	ldr	r3, [pc, #48]	@ (8000944 <MX_DMA_Init+0x38>)
 8000914:	695b      	ldr	r3, [r3, #20]
 8000916:	4a0b      	ldr	r2, [pc, #44]	@ (8000944 <MX_DMA_Init+0x38>)
 8000918:	f043 0301 	orr.w	r3, r3, #1
 800091c:	6153      	str	r3, [r2, #20]
 800091e:	4b09      	ldr	r3, [pc, #36]	@ (8000944 <MX_DMA_Init+0x38>)
 8000920:	695b      	ldr	r3, [r3, #20]
 8000922:	f003 0301 	and.w	r3, r3, #1
 8000926:	607b      	str	r3, [r7, #4]
 8000928:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800092a:	2200      	movs	r2, #0
 800092c:	2100      	movs	r1, #0
 800092e:	200e      	movs	r0, #14
 8000930:	f001 f8d5 	bl	8001ade <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000934:	200e      	movs	r0, #14
 8000936:	f001 f8ee 	bl	8001b16 <HAL_NVIC_EnableIRQ>

}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40021000 	.word	0x40021000

08000948 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b088      	sub	sp, #32
 800094c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800094e:	4b25      	ldr	r3, [pc, #148]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 8000950:	699b      	ldr	r3, [r3, #24]
 8000952:	4a24      	ldr	r2, [pc, #144]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 8000954:	f043 0320 	orr.w	r3, r3, #32
 8000958:	6193      	str	r3, [r2, #24]
 800095a:	4b22      	ldr	r3, [pc, #136]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 800095c:	699b      	ldr	r3, [r3, #24]
 800095e:	f003 0320 	and.w	r3, r3, #32
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000966:	4b1f      	ldr	r3, [pc, #124]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 8000968:	699b      	ldr	r3, [r3, #24]
 800096a:	4a1e      	ldr	r2, [pc, #120]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 800096c:	f043 0310 	orr.w	r3, r3, #16
 8000970:	6193      	str	r3, [r2, #24]
 8000972:	4b1c      	ldr	r3, [pc, #112]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 8000974:	699b      	ldr	r3, [r3, #24]
 8000976:	f003 0310 	and.w	r3, r3, #16
 800097a:	60bb      	str	r3, [r7, #8]
 800097c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800097e:	4b19      	ldr	r3, [pc, #100]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 8000980:	699b      	ldr	r3, [r3, #24]
 8000982:	4a18      	ldr	r2, [pc, #96]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 8000984:	f043 0304 	orr.w	r3, r3, #4
 8000988:	6193      	str	r3, [r2, #24]
 800098a:	4b16      	ldr	r3, [pc, #88]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 800098c:	699b      	ldr	r3, [r3, #24]
 800098e:	f003 0304 	and.w	r3, r3, #4
 8000992:	607b      	str	r3, [r7, #4]
 8000994:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000996:	4b13      	ldr	r3, [pc, #76]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 8000998:	699b      	ldr	r3, [r3, #24]
 800099a:	4a12      	ldr	r2, [pc, #72]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 800099c:	f043 0308 	orr.w	r3, r3, #8
 80009a0:	6193      	str	r3, [r2, #24]
 80009a2:	4b10      	ldr	r3, [pc, #64]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 80009a4:	699b      	ldr	r3, [r3, #24]
 80009a6:	f003 0308 	and.w	r3, r3, #8
 80009aa:	603b      	str	r3, [r7, #0]
 80009ac:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  //Initialize GPIOC Pin 11 as Output for TX buffer enable
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ae:	f107 0310 	add.w	r3, r7, #16
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	605a      	str	r2, [r3, #4]
 80009b8:	609a      	str	r2, [r3, #8]
 80009ba:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80009bc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80009c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c2:	2301      	movs	r3, #1
 80009c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c6:	2300      	movs	r3, #0
 80009c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ca:	2302      	movs	r3, #2
 80009cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ce:	f107 0310 	add.w	r3, r7, #16
 80009d2:	4619      	mov	r1, r3
 80009d4:	4804      	ldr	r0, [pc, #16]	@ (80009e8 <MX_GPIO_Init+0xa0>)
 80009d6:	f003 f915 	bl	8003c04 <HAL_GPIO_Init>

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009da:	bf00      	nop
 80009dc:	3720      	adds	r7, #32
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40021000 	.word	0x40021000
 80009e8:	40011000 	.word	0x40011000

080009ec <load_config_from_flash>:

/* USER CODE BEGIN 4 */
static void load_config_from_flash(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b087      	sub	sp, #28
 80009f0:	af00      	add	r7, sp, #0
  // Read UART configuration from flash
  UartBaudRate = *(volatile uint32_t *)(UARTBAUDRATE_ADDRESS);
 80009f2:	4b55      	ldr	r3, [pc, #340]	@ (8000b48 <load_config_from_flash+0x15c>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a55      	ldr	r2, [pc, #340]	@ (8000b4c <load_config_from_flash+0x160>)
 80009f8:	6013      	str	r3, [r2, #0]
  UartWordLength = *(volatile uint32_t *)(UARTWORDLENGTH_ADDRESS);
 80009fa:	4b55      	ldr	r3, [pc, #340]	@ (8000b50 <load_config_from_flash+0x164>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4a55      	ldr	r2, [pc, #340]	@ (8000b54 <load_config_from_flash+0x168>)
 8000a00:	6013      	str	r3, [r2, #0]
  UartStopBits = *(volatile uint32_t *)(UARTSTOPBITS_ADDRESS);
 8000a02:	4b55      	ldr	r3, [pc, #340]	@ (8000b58 <load_config_from_flash+0x16c>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4a55      	ldr	r2, [pc, #340]	@ (8000b5c <load_config_from_flash+0x170>)
 8000a08:	6013      	str	r3, [r2, #0]
  UartParity = *(volatile uint32_t *)(UARTPARITY_ADDRESS);
 8000a0a:	4b55      	ldr	r3, [pc, #340]	@ (8000b60 <load_config_from_flash+0x174>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4a55      	ldr	r2, [pc, #340]	@ (8000b64 <load_config_from_flash+0x178>)
 8000a10:	6013      	str	r3, [r2, #0]
  UartInversion = *(volatile uint32_t *)(UARTINVERSION_ADDRESS);
 8000a12:	4b55      	ldr	r3, [pc, #340]	@ (8000b68 <load_config_from_flash+0x17c>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	4a55      	ldr	r2, [pc, #340]	@ (8000b6c <load_config_from_flash+0x180>)
 8000a18:	6013      	str	r3, [r2, #0]
  
  // Read IP addresses from flash (stored as 32-bit words)
  uint32_t ip_word = *(volatile uint32_t *)(IP_ADDRESS_ADDRESS);
 8000a1a:	4b55      	ldr	r3, [pc, #340]	@ (8000b70 <load_config_from_flash+0x184>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	617b      	str	r3, [r7, #20]
  IP_ADDRESS[0] = ip_word & 0xFF;
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	b2da      	uxtb	r2, r3
 8000a24:	4b53      	ldr	r3, [pc, #332]	@ (8000b74 <load_config_from_flash+0x188>)
 8000a26:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = (ip_word >> 8) & 0xFF;
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	0a1b      	lsrs	r3, r3, #8
 8000a2c:	b2da      	uxtb	r2, r3
 8000a2e:	4b51      	ldr	r3, [pc, #324]	@ (8000b74 <load_config_from_flash+0x188>)
 8000a30:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = (ip_word >> 16) & 0xFF;
 8000a32:	697b      	ldr	r3, [r7, #20]
 8000a34:	0c1b      	lsrs	r3, r3, #16
 8000a36:	b2da      	uxtb	r2, r3
 8000a38:	4b4e      	ldr	r3, [pc, #312]	@ (8000b74 <load_config_from_flash+0x188>)
 8000a3a:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = (ip_word >> 24) & 0xFF;
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	0e1b      	lsrs	r3, r3, #24
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	4b4c      	ldr	r3, [pc, #304]	@ (8000b74 <load_config_from_flash+0x188>)
 8000a44:	70da      	strb	r2, [r3, #3]
  
  uint32_t netmask_word = *(volatile uint32_t *)(NETMASK_ADDRESS_ADDRESS);
 8000a46:	4b4c      	ldr	r3, [pc, #304]	@ (8000b78 <load_config_from_flash+0x18c>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	613b      	str	r3, [r7, #16]
  NETMASK_ADDRESS[0] = netmask_word & 0xFF;
 8000a4c:	693b      	ldr	r3, [r7, #16]
 8000a4e:	b2da      	uxtb	r2, r3
 8000a50:	4b4a      	ldr	r3, [pc, #296]	@ (8000b7c <load_config_from_flash+0x190>)
 8000a52:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = (netmask_word >> 8) & 0xFF;
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	0a1b      	lsrs	r3, r3, #8
 8000a58:	b2da      	uxtb	r2, r3
 8000a5a:	4b48      	ldr	r3, [pc, #288]	@ (8000b7c <load_config_from_flash+0x190>)
 8000a5c:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = (netmask_word >> 16) & 0xFF;
 8000a5e:	693b      	ldr	r3, [r7, #16]
 8000a60:	0c1b      	lsrs	r3, r3, #16
 8000a62:	b2da      	uxtb	r2, r3
 8000a64:	4b45      	ldr	r3, [pc, #276]	@ (8000b7c <load_config_from_flash+0x190>)
 8000a66:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = (netmask_word >> 24) & 0xFF;
 8000a68:	693b      	ldr	r3, [r7, #16]
 8000a6a:	0e1b      	lsrs	r3, r3, #24
 8000a6c:	b2da      	uxtb	r2, r3
 8000a6e:	4b43      	ldr	r3, [pc, #268]	@ (8000b7c <load_config_from_flash+0x190>)
 8000a70:	70da      	strb	r2, [r3, #3]
  
  uint32_t gateway_word = *(volatile uint32_t *)(GATEWAY_ADDRESS_ADDRESS);
 8000a72:	4b43      	ldr	r3, [pc, #268]	@ (8000b80 <load_config_from_flash+0x194>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	60fb      	str	r3, [r7, #12]
  GATEWAY_ADDRESS[0] = gateway_word & 0xFF;
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	b2da      	uxtb	r2, r3
 8000a7c:	4b41      	ldr	r3, [pc, #260]	@ (8000b84 <load_config_from_flash+0x198>)
 8000a7e:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = (gateway_word >> 8) & 0xFF;
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	0a1b      	lsrs	r3, r3, #8
 8000a84:	b2da      	uxtb	r2, r3
 8000a86:	4b3f      	ldr	r3, [pc, #252]	@ (8000b84 <load_config_from_flash+0x198>)
 8000a88:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = (gateway_word >> 16) & 0xFF;
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	0c1b      	lsrs	r3, r3, #16
 8000a8e:	b2da      	uxtb	r2, r3
 8000a90:	4b3c      	ldr	r3, [pc, #240]	@ (8000b84 <load_config_from_flash+0x198>)
 8000a92:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = (gateway_word >> 24) & 0xFF;
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	0e1b      	lsrs	r3, r3, #24
 8000a98:	b2da      	uxtb	r2, r3
 8000a9a:	4b3a      	ldr	r3, [pc, #232]	@ (8000b84 <load_config_from_flash+0x198>)
 8000a9c:	70da      	strb	r2, [r3, #3]
  
  uint32_t dest_ip_word = *(volatile uint32_t *)(DEST_IP_ADDRESS_ADDRESS);
 8000a9e:	4b3a      	ldr	r3, [pc, #232]	@ (8000b88 <load_config_from_flash+0x19c>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	60bb      	str	r3, [r7, #8]
  DEST_IP_ADDRESS[0] = dest_ip_word & 0xFF;
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	b2da      	uxtb	r2, r3
 8000aa8:	4b38      	ldr	r3, [pc, #224]	@ (8000b8c <load_config_from_flash+0x1a0>)
 8000aaa:	701a      	strb	r2, [r3, #0]
  DEST_IP_ADDRESS[1] = (dest_ip_word >> 8) & 0xFF;
 8000aac:	68bb      	ldr	r3, [r7, #8]
 8000aae:	0a1b      	lsrs	r3, r3, #8
 8000ab0:	b2da      	uxtb	r2, r3
 8000ab2:	4b36      	ldr	r3, [pc, #216]	@ (8000b8c <load_config_from_flash+0x1a0>)
 8000ab4:	705a      	strb	r2, [r3, #1]
  DEST_IP_ADDRESS[2] = (dest_ip_word >> 16) & 0xFF;
 8000ab6:	68bb      	ldr	r3, [r7, #8]
 8000ab8:	0c1b      	lsrs	r3, r3, #16
 8000aba:	b2da      	uxtb	r2, r3
 8000abc:	4b33      	ldr	r3, [pc, #204]	@ (8000b8c <load_config_from_flash+0x1a0>)
 8000abe:	709a      	strb	r2, [r3, #2]
  DEST_IP_ADDRESS[3] = (dest_ip_word >> 24) & 0xFF;
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	0e1b      	lsrs	r3, r3, #24
 8000ac4:	b2da      	uxtb	r2, r3
 8000ac6:	4b31      	ldr	r3, [pc, #196]	@ (8000b8c <load_config_from_flash+0x1a0>)
 8000ac8:	70da      	strb	r2, [r3, #3]
  
  if(UartInversion == UART_INVERSION_NONE){
 8000aca:	4b28      	ldr	r3, [pc, #160]	@ (8000b6c <load_config_from_flash+0x180>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d106      	bne.n	8000ae0 <load_config_from_flash+0xf4>
    UartTXInversion = 0;
 8000ad2:	4b2f      	ldr	r3, [pc, #188]	@ (8000b90 <load_config_from_flash+0x1a4>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	701a      	strb	r2, [r3, #0]
    UartRXInversion = 0;
 8000ad8:	4b2e      	ldr	r3, [pc, #184]	@ (8000b94 <load_config_from_flash+0x1a8>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	701a      	strb	r2, [r3, #0]
 8000ade:	e022      	b.n	8000b26 <load_config_from_flash+0x13a>
  }
  else if(UartInversion == UART_INVERSION_RX){
 8000ae0:	4b22      	ldr	r3, [pc, #136]	@ (8000b6c <load_config_from_flash+0x180>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000ae8:	d106      	bne.n	8000af8 <load_config_from_flash+0x10c>
    UartTXInversion = 0;
 8000aea:	4b29      	ldr	r3, [pc, #164]	@ (8000b90 <load_config_from_flash+0x1a4>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	701a      	strb	r2, [r3, #0]
    UartRXInversion = 1;
 8000af0:	4b28      	ldr	r3, [pc, #160]	@ (8000b94 <load_config_from_flash+0x1a8>)
 8000af2:	2201      	movs	r2, #1
 8000af4:	701a      	strb	r2, [r3, #0]
 8000af6:	e016      	b.n	8000b26 <load_config_from_flash+0x13a>
  }
  else if(UartInversion == UART_INVERSION_TX){
 8000af8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b6c <load_config_from_flash+0x180>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000b00:	d106      	bne.n	8000b10 <load_config_from_flash+0x124>
    UartTXInversion = 1;
 8000b02:	4b23      	ldr	r3, [pc, #140]	@ (8000b90 <load_config_from_flash+0x1a4>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	701a      	strb	r2, [r3, #0]
    UartRXInversion = 0;
 8000b08:	4b22      	ldr	r3, [pc, #136]	@ (8000b94 <load_config_from_flash+0x1a8>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	701a      	strb	r2, [r3, #0]
 8000b0e:	e00a      	b.n	8000b26 <load_config_from_flash+0x13a>
  }
  else if(UartInversion == UART_INVERSION_RXTX){
 8000b10:	4b16      	ldr	r3, [pc, #88]	@ (8000b6c <load_config_from_flash+0x180>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000b18:	d105      	bne.n	8000b26 <load_config_from_flash+0x13a>
    UartTXInversion = 1;
 8000b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000b90 <load_config_from_flash+0x1a4>)
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	701a      	strb	r2, [r3, #0]
    UartRXInversion = 1;
 8000b20:	4b1c      	ldr	r3, [pc, #112]	@ (8000b94 <load_config_from_flash+0x1a8>)
 8000b22:	2201      	movs	r2, #1
 8000b24:	701a      	strb	r2, [r3, #0]
  }

  // Read ports from flash (both stored in one 32-bit word)
  uint32_t ports_word = *(volatile uint32_t *)(RX_PORT_ADDRESS);
 8000b26:	4b1c      	ldr	r3, [pc, #112]	@ (8000b98 <load_config_from_flash+0x1ac>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	607b      	str	r3, [r7, #4]
  RX_PORT = ports_word & 0xFFFF;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	b29a      	uxth	r2, r3
 8000b30:	4b1a      	ldr	r3, [pc, #104]	@ (8000b9c <load_config_from_flash+0x1b0>)
 8000b32:	801a      	strh	r2, [r3, #0]
  TX_PORT = (ports_word >> 16) & 0xFFFF;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	0c1b      	lsrs	r3, r3, #16
 8000b38:	b29a      	uxth	r2, r3
 8000b3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ba0 <load_config_from_flash+0x1b4>)
 8000b3c:	801a      	strh	r2, [r3, #0]
}
 8000b3e:	bf00      	nop
 8000b40:	371c      	adds	r7, #28
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bc80      	pop	{r7}
 8000b46:	4770      	bx	lr
 8000b48:	0803f800 	.word	0x0803f800
 8000b4c:	20000120 	.word	0x20000120
 8000b50:	0803f804 	.word	0x0803f804
 8000b54:	20000124 	.word	0x20000124
 8000b58:	0803f808 	.word	0x0803f808
 8000b5c:	20000128 	.word	0x20000128
 8000b60:	0803f80c 	.word	0x0803f80c
 8000b64:	2000012c 	.word	0x2000012c
 8000b68:	0803f810 	.word	0x0803f810
 8000b6c:	20000130 	.word	0x20000130
 8000b70:	0803f814 	.word	0x0803f814
 8000b74:	200003b0 	.word	0x200003b0
 8000b78:	0803f818 	.word	0x0803f818
 8000b7c:	200003b4 	.word	0x200003b4
 8000b80:	0803f81c 	.word	0x0803f81c
 8000b84:	200003b8 	.word	0x200003b8
 8000b88:	0803f820 	.word	0x0803f820
 8000b8c:	200003bc 	.word	0x200003bc
 8000b90:	20000134 	.word	0x20000134
 8000b94:	20000135 	.word	0x20000135
 8000b98:	0803f824 	.word	0x0803f824
 8000b9c:	200003c4 	.word	0x200003c4
 8000ba0:	200003c6 	.word	0x200003c6

08000ba4 <UDP_SERVER_INIT>:

void UDP_SERVER_INIT(void){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
  err_t err;

  /* Create a new UDP control block  */
  upcb = udp_new();
 8000baa:	f00b ffd9 	bl	800cb60 <udp_new>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	4a20      	ldr	r2, [pc, #128]	@ (8000c34 <UDP_SERVER_INIT+0x90>)
 8000bb2:	6013      	str	r3, [r2, #0]

  // Bind to IP_ADDR_ANY to accept packets on any interface
  err = udp_bind(upcb, IP_ADDR_ANY, RX_PORT); // Bind to port
 8000bb4:	4b1f      	ldr	r3, [pc, #124]	@ (8000c34 <UDP_SERVER_INIT+0x90>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a1f      	ldr	r2, [pc, #124]	@ (8000c38 <UDP_SERVER_INIT+0x94>)
 8000bba:	8812      	ldrh	r2, [r2, #0]
 8000bbc:	491f      	ldr	r1, [pc, #124]	@ (8000c3c <UDP_SERVER_INIT+0x98>)
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f00b ff1a 	bl	800c9f8 <udp_bind>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	71fb      	strb	r3, [r7, #7]
  if (err == ERR_OK) {
 8000bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d107      	bne.n	8000be0 <UDP_SERVER_INIT+0x3c>
    // Set a receive callback function
    udp_recv(upcb, udp_receive_callback, NULL);
 8000bd0:	4b18      	ldr	r3, [pc, #96]	@ (8000c34 <UDP_SERVER_INIT+0x90>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	491a      	ldr	r1, [pc, #104]	@ (8000c40 <UDP_SERVER_INIT+0x9c>)
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f00b ff7d 	bl	800cad8 <udp_recv>
 8000bde:	e004      	b.n	8000bea <UDP_SERVER_INIT+0x46>
  }
  else{
    udp_remove(upcb);
 8000be0:	4b14      	ldr	r3, [pc, #80]	@ (8000c34 <UDP_SERVER_INIT+0x90>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4618      	mov	r0, r3
 8000be6:	f00b ff89 	bl	800cafc <udp_remove>
  }

  prog_upcb = udp_new();
 8000bea:	f00b ffb9 	bl	800cb60 <udp_new>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	4a14      	ldr	r2, [pc, #80]	@ (8000c44 <UDP_SERVER_INIT+0xa0>)
 8000bf2:	6013      	str	r3, [r2, #0]
  // Bind to IP_ADDR_ANY to accept packets on any interface
  err = udp_bind(prog_upcb, IP_ADDR_ANY, PROG_PORT); // Bind to port
 8000bf4:	4b13      	ldr	r3, [pc, #76]	@ (8000c44 <UDP_SERVER_INIT+0xa0>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a13      	ldr	r2, [pc, #76]	@ (8000c48 <UDP_SERVER_INIT+0xa4>)
 8000bfa:	8812      	ldrh	r2, [r2, #0]
 8000bfc:	490f      	ldr	r1, [pc, #60]	@ (8000c3c <UDP_SERVER_INIT+0x98>)
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f00b fefa 	bl	800c9f8 <udp_bind>
 8000c04:	4603      	mov	r3, r0
 8000c06:	71fb      	strb	r3, [r7, #7]
  if (err == ERR_OK) {
 8000c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d107      	bne.n	8000c20 <UDP_SERVER_INIT+0x7c>
    // Set a receive callback function
    udp_recv(prog_upcb, prog_udp_receive_callback, NULL);
 8000c10:	4b0c      	ldr	r3, [pc, #48]	@ (8000c44 <UDP_SERVER_INIT+0xa0>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2200      	movs	r2, #0
 8000c16:	490d      	ldr	r1, [pc, #52]	@ (8000c4c <UDP_SERVER_INIT+0xa8>)
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f00b ff5d 	bl	800cad8 <udp_recv>
  }
  else{
    udp_remove(prog_upcb);
  }
}
 8000c1e:	e004      	b.n	8000c2a <UDP_SERVER_INIT+0x86>
    udp_remove(prog_upcb);
 8000c20:	4b08      	ldr	r3, [pc, #32]	@ (8000c44 <UDP_SERVER_INIT+0xa0>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f00b ff69 	bl	800cafc <udp_remove>
}
 8000c2a:	bf00      	nop
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000118 	.word	0x20000118
 8000c38:	200003c4 	.word	0x200003c4
 8000c3c:	08011c74 	.word	0x08011c74
 8000c40:	08000c51 	.word	0x08000c51
 8000c44:	2000011c 	.word	0x2000011c
 8000c48:	2000000a 	.word	0x2000000a
 8000c4c:	080011b7 	.word	0x080011b7

08000c50 <udp_receive_callback>:

void udp_receive_callback(void *arg, struct udp_pcb *upcb, struct pbuf *p,
                          const ip_addr_t *addr, u16_t port)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	607a      	str	r2, [r7, #4]
 8000c5c:	603b      	str	r3, [r7, #0]
  if (p != NULL) {
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d00a      	beq.n	8000c7a <udp_receive_callback+0x2a>
    // Send the received data to USART1 using DMA (non-blocking)
    // This prevents blocking the LwIP stack processing
    HAL_UART_Transmit_DMA(&huart1, (uint8_t *)p->payload, p->len);
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	6859      	ldr	r1, [r3, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	895b      	ldrh	r3, [r3, #10]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	4805      	ldr	r0, [pc, #20]	@ (8000c84 <udp_receive_callback+0x34>)
 8000c70:	f004 f80c 	bl	8004c8c <HAL_UART_Transmit_DMA>

    // Free the pbuf after processing
    pbuf_free(p);
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f006 fd45 	bl	8007704 <pbuf_free>
  }
}
 8000c7a:	bf00      	nop
 8000c7c:	3710      	adds	r7, #16
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	2000008c 	.word	0x2000008c

08000c88 <calculate_checksum>:

static uint8_t calculate_checksum(uint8_t *data, uint16_t len)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b085      	sub	sp, #20
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	460b      	mov	r3, r1
 8000c92:	807b      	strh	r3, [r7, #2]
  uint8_t checksum = 0;
 8000c94:	2300      	movs	r3, #0
 8000c96:	73fb      	strb	r3, [r7, #15]
  for (uint16_t i = 0; i < len; i++) {
 8000c98:	2300      	movs	r3, #0
 8000c9a:	81bb      	strh	r3, [r7, #12]
 8000c9c:	e009      	b.n	8000cb2 <calculate_checksum+0x2a>
    checksum ^= data[i];
 8000c9e:	89bb      	ldrh	r3, [r7, #12]
 8000ca0:	687a      	ldr	r2, [r7, #4]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	781a      	ldrb	r2, [r3, #0]
 8000ca6:	7bfb      	ldrb	r3, [r7, #15]
 8000ca8:	4053      	eors	r3, r2
 8000caa:	73fb      	strb	r3, [r7, #15]
  for (uint16_t i = 0; i < len; i++) {
 8000cac:	89bb      	ldrh	r3, [r7, #12]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	81bb      	strh	r3, [r7, #12]
 8000cb2:	89ba      	ldrh	r2, [r7, #12]
 8000cb4:	887b      	ldrh	r3, [r7, #2]
 8000cb6:	429a      	cmp	r2, r3
 8000cb8:	d3f1      	bcc.n	8000c9e <calculate_checksum+0x16>
  }
  return checksum;
 8000cba:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3714      	adds	r7, #20
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bc80      	pop	{r7}
 8000cc4:	4770      	bx	lr
	...

08000cc8 <handle_ip_config_command>:

static void handle_ip_config_command(uint8_t *payload, uint16_t payload_len)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	460b      	mov	r3, r1
 8000cd2:	807b      	strh	r3, [r7, #2]
  if (payload_len != 20) {
 8000cd4:	887b      	ldrh	r3, [r7, #2]
 8000cd6:	2b14      	cmp	r3, #20
 8000cd8:	d149      	bne.n	8000d6e <handle_ip_config_command+0xa6>
    return;  // Invalid payload length
  }
  
  // Extract IP configuration
  // Offset 0-3: Local IP
  memcpy(IP_ADDRESS, payload, 4);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	461a      	mov	r2, r3
 8000ce0:	4b25      	ldr	r3, [pc, #148]	@ (8000d78 <handle_ip_config_command+0xb0>)
 8000ce2:	601a      	str	r2, [r3, #0]
  
  // Offset 4-7: Netmask
  memcpy(NETMASK_ADDRESS, payload + 4, 4);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	3304      	adds	r3, #4
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	461a      	mov	r2, r3
 8000cec:	4b23      	ldr	r3, [pc, #140]	@ (8000d7c <handle_ip_config_command+0xb4>)
 8000cee:	601a      	str	r2, [r3, #0]
  
  // Offset 8-11: Gateway
  memcpy(GATEWAY_ADDRESS, payload + 8, 4);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	3308      	adds	r3, #8
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	4b21      	ldr	r3, [pc, #132]	@ (8000d80 <handle_ip_config_command+0xb8>)
 8000cfa:	601a      	str	r2, [r3, #0]
  
  // Offset 12-15: Destination IP
  memcpy(DEST_IP_ADDRESS, payload + 12, 4);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	330c      	adds	r3, #12
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	461a      	mov	r2, r3
 8000d04:	4b1f      	ldr	r3, [pc, #124]	@ (8000d84 <handle_ip_config_command+0xbc>)
 8000d06:	601a      	str	r2, [r3, #0]
  
  // Offset 16-17: Local Port (RX_PORT) - little-endian
  RX_PORT = (uint16_t)(payload[16] | (payload[17] << 8));
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	3310      	adds	r3, #16
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	b21a      	sxth	r2, r3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	3311      	adds	r3, #17
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	b21b      	sxth	r3, r3
 8000d18:	021b      	lsls	r3, r3, #8
 8000d1a:	b21b      	sxth	r3, r3
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	b21b      	sxth	r3, r3
 8000d20:	b29a      	uxth	r2, r3
 8000d22:	4b19      	ldr	r3, [pc, #100]	@ (8000d88 <handle_ip_config_command+0xc0>)
 8000d24:	801a      	strh	r2, [r3, #0]
  
  // Offset 18-19: Target Port (TX_PORT) - little-endian
  TX_PORT = (uint16_t)(payload[18] | (payload[19] << 8));
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	3312      	adds	r3, #18
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	b21a      	sxth	r2, r3
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	3313      	adds	r3, #19
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	b21b      	sxth	r3, r3
 8000d36:	021b      	lsls	r3, r3, #8
 8000d38:	b21b      	sxth	r3, r3
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	b21b      	sxth	r3, r3
 8000d3e:	b29a      	uxth	r2, r3
 8000d40:	4b12      	ldr	r3, [pc, #72]	@ (8000d8c <handle_ip_config_command+0xc4>)
 8000d42:	801a      	strh	r2, [r3, #0]
  
  //Reinitilize UDP PCB with new IP and ports
  udp_remove(upcb);
 8000d44:	4b12      	ldr	r3, [pc, #72]	@ (8000d90 <handle_ip_config_command+0xc8>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f00b fed7 	bl	800cafc <udp_remove>
  udp_remove(prog_upcb);
 8000d4e:	4b11      	ldr	r3, [pc, #68]	@ (8000d94 <handle_ip_config_command+0xcc>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4618      	mov	r0, r3
 8000d54:	f00b fed2 	bl	800cafc <udp_remove>
  
  // Deinitialize network interface properly
  netif_set_down(&gnetif);
 8000d58:	480f      	ldr	r0, [pc, #60]	@ (8000d98 <handle_ip_config_command+0xd0>)
 8000d5a:	f006 f8ad 	bl	8006eb8 <netif_set_down>
  netif_remove(&gnetif);
 8000d5e:	480e      	ldr	r0, [pc, #56]	@ (8000d98 <handle_ip_config_command+0xd0>)
 8000d60:	f005 ffa6 	bl	8006cb0 <netif_remove>
  
  MX_LWIP_Init();
 8000d64:	f004 fde8 	bl	8005938 <MX_LWIP_Init>
  UDP_SERVER_INIT();
 8000d68:	f7ff ff1c 	bl	8000ba4 <UDP_SERVER_INIT>
 8000d6c:	e000      	b.n	8000d70 <handle_ip_config_command+0xa8>
    return;  // Invalid payload length
 8000d6e:	bf00      	nop
}
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	200003b0 	.word	0x200003b0
 8000d7c:	200003b4 	.word	0x200003b4
 8000d80:	200003b8 	.word	0x200003b8
 8000d84:	200003bc 	.word	0x200003bc
 8000d88:	200003c4 	.word	0x200003c4
 8000d8c:	200003c6 	.word	0x200003c6
 8000d90:	20000118 	.word	0x20000118
 8000d94:	2000011c 	.word	0x2000011c
 8000d98:	20000370 	.word	0x20000370

08000d9c <handle_uart_config_command>:

static void handle_uart_config_command(uint8_t *payload, uint16_t payload_len)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	460b      	mov	r3, r1
 8000da6:	807b      	strh	r3, [r7, #2]
  if (payload_len != 20) {
 8000da8:	887b      	ldrh	r3, [r7, #2]
 8000daa:	2b14      	cmp	r3, #20
 8000dac:	f040 80ba 	bne.w	8000f24 <handle_uart_config_command+0x188>
    return;  // Invalid payload length
  }
  
  // Extract UART configuration (all little-endian uint32)
  // Offset 0-3: Baud Rate
  UartBaudRate = (uint32_t)(payload[0] | (payload[1] << 8) | 
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	461a      	mov	r2, r3
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	3301      	adds	r3, #1
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	021b      	lsls	r3, r3, #8
 8000dbe:	431a      	orrs	r2, r3
                            (payload[2] << 16) | (payload[3] << 24));
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	3302      	adds	r3, #2
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	041b      	lsls	r3, r3, #16
  UartBaudRate = (uint32_t)(payload[0] | (payload[1] << 8) | 
 8000dc8:	431a      	orrs	r2, r3
                            (payload[2] << 16) | (payload[3] << 24));
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	3303      	adds	r3, #3
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	061b      	lsls	r3, r3, #24
 8000dd2:	4313      	orrs	r3, r2
  UartBaudRate = (uint32_t)(payload[0] | (payload[1] << 8) | 
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	4b55      	ldr	r3, [pc, #340]	@ (8000f2c <handle_uart_config_command+0x190>)
 8000dd8:	601a      	str	r2, [r3, #0]
  
  // Offset 4-7: Word Length
  UartWordLength = (uint32_t)(payload[4] | (payload[5] << 8) | 
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	3304      	adds	r3, #4
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	461a      	mov	r2, r3
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	3305      	adds	r3, #5
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	021b      	lsls	r3, r3, #8
 8000dea:	431a      	orrs	r2, r3
                              (payload[6] << 16) | (payload[7] << 24));
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	3306      	adds	r3, #6
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	041b      	lsls	r3, r3, #16
  UartWordLength = (uint32_t)(payload[4] | (payload[5] << 8) | 
 8000df4:	431a      	orrs	r2, r3
                              (payload[6] << 16) | (payload[7] << 24));
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	3307      	adds	r3, #7
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	061b      	lsls	r3, r3, #24
 8000dfe:	4313      	orrs	r3, r2
  UartWordLength = (uint32_t)(payload[4] | (payload[5] << 8) | 
 8000e00:	461a      	mov	r2, r3
 8000e02:	4b4b      	ldr	r3, [pc, #300]	@ (8000f30 <handle_uart_config_command+0x194>)
 8000e04:	601a      	str	r2, [r3, #0]
  
  // Offset 8-11: Stop Bits
  UartStopBits = (uint32_t)(payload[8] | (payload[9] << 8) | 
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	3308      	adds	r3, #8
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	3309      	adds	r3, #9
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	021b      	lsls	r3, r3, #8
 8000e16:	431a      	orrs	r2, r3
                            (payload[10] << 16) | (payload[11] << 24));
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	330a      	adds	r3, #10
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	041b      	lsls	r3, r3, #16
  UartStopBits = (uint32_t)(payload[8] | (payload[9] << 8) | 
 8000e20:	431a      	orrs	r2, r3
                            (payload[10] << 16) | (payload[11] << 24));
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	330b      	adds	r3, #11
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	061b      	lsls	r3, r3, #24
 8000e2a:	4313      	orrs	r3, r2
  UartStopBits = (uint32_t)(payload[8] | (payload[9] << 8) | 
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	4b41      	ldr	r3, [pc, #260]	@ (8000f34 <handle_uart_config_command+0x198>)
 8000e30:	601a      	str	r2, [r3, #0]
  
  // Offset 12-15: Parity
  UartParity = (uint32_t)(payload[12] | (payload[13] << 8) | 
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	330c      	adds	r3, #12
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	461a      	mov	r2, r3
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	330d      	adds	r3, #13
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	021b      	lsls	r3, r3, #8
 8000e42:	431a      	orrs	r2, r3
                          (payload[14] << 16) | (payload[15] << 24));
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	330e      	adds	r3, #14
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	041b      	lsls	r3, r3, #16
  UartParity = (uint32_t)(payload[12] | (payload[13] << 8) | 
 8000e4c:	431a      	orrs	r2, r3
                          (payload[14] << 16) | (payload[15] << 24));
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	330f      	adds	r3, #15
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	061b      	lsls	r3, r3, #24
 8000e56:	4313      	orrs	r3, r2
  UartParity = (uint32_t)(payload[12] | (payload[13] << 8) | 
 8000e58:	461a      	mov	r2, r3
 8000e5a:	4b37      	ldr	r3, [pc, #220]	@ (8000f38 <handle_uart_config_command+0x19c>)
 8000e5c:	601a      	str	r2, [r3, #0]

    // Offset 16-19: Inversion
  UartInversion = (uint32_t)(payload[16] | (payload[17] << 8) | 
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	3310      	adds	r3, #16
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	461a      	mov	r2, r3
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	3311      	adds	r3, #17
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	021b      	lsls	r3, r3, #8
 8000e6e:	431a      	orrs	r2, r3
                             (payload[18] << 16) | (payload[19] << 24));
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	3312      	adds	r3, #18
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	041b      	lsls	r3, r3, #16
  UartInversion = (uint32_t)(payload[16] | (payload[17] << 8) | 
 8000e78:	431a      	orrs	r2, r3
                             (payload[18] << 16) | (payload[19] << 24));
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	3313      	adds	r3, #19
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	061b      	lsls	r3, r3, #24
 8000e82:	4313      	orrs	r3, r2
  UartInversion = (uint32_t)(payload[16] | (payload[17] << 8) | 
 8000e84:	461a      	mov	r2, r3
 8000e86:	4b2d      	ldr	r3, [pc, #180]	@ (8000f3c <handle_uart_config_command+0x1a0>)
 8000e88:	601a      	str	r2, [r3, #0]
  
  // Reconfigure UART with new settings
  HAL_UART_DeInit(&huart1);
 8000e8a:	482d      	ldr	r0, [pc, #180]	@ (8000f40 <handle_uart_config_command+0x1a4>)
 8000e8c:	f003 fea6 	bl	8004bdc <HAL_UART_DeInit>
  
  // Update UART handle with new parameters
  huart1.Init.BaudRate = UartBaudRate;
 8000e90:	4b26      	ldr	r3, [pc, #152]	@ (8000f2c <handle_uart_config_command+0x190>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a2a      	ldr	r2, [pc, #168]	@ (8000f40 <handle_uart_config_command+0x1a4>)
 8000e96:	6053      	str	r3, [r2, #4]
  huart1.Init.WordLength = UartWordLength;
 8000e98:	4b25      	ldr	r3, [pc, #148]	@ (8000f30 <handle_uart_config_command+0x194>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a28      	ldr	r2, [pc, #160]	@ (8000f40 <handle_uart_config_command+0x1a4>)
 8000e9e:	6093      	str	r3, [r2, #8]
  huart1.Init.StopBits = UartStopBits;
 8000ea0:	4b24      	ldr	r3, [pc, #144]	@ (8000f34 <handle_uart_config_command+0x198>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a26      	ldr	r2, [pc, #152]	@ (8000f40 <handle_uart_config_command+0x1a4>)
 8000ea6:	60d3      	str	r3, [r2, #12]
  huart1.Init.Parity = UartParity;
 8000ea8:	4b23      	ldr	r3, [pc, #140]	@ (8000f38 <handle_uart_config_command+0x19c>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a24      	ldr	r2, [pc, #144]	@ (8000f40 <handle_uart_config_command+0x1a4>)
 8000eae:	6113      	str	r3, [r2, #16]
  //Inversion handling
  if(UartInversion == UART_INVERSION_NONE){
 8000eb0:	4b22      	ldr	r3, [pc, #136]	@ (8000f3c <handle_uart_config_command+0x1a0>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d106      	bne.n	8000ec6 <handle_uart_config_command+0x12a>
      UartTXInversion = 0;
 8000eb8:	4b22      	ldr	r3, [pc, #136]	@ (8000f44 <handle_uart_config_command+0x1a8>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	701a      	strb	r2, [r3, #0]
      UartRXInversion = 0;
 8000ebe:	4b22      	ldr	r3, [pc, #136]	@ (8000f48 <handle_uart_config_command+0x1ac>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	701a      	strb	r2, [r3, #0]
 8000ec4:	e022      	b.n	8000f0c <handle_uart_config_command+0x170>
  }
  else if(UartInversion == UART_INVERSION_RX){
 8000ec6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f3c <handle_uart_config_command+0x1a0>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000ece:	d106      	bne.n	8000ede <handle_uart_config_command+0x142>
      UartTXInversion = 0;
 8000ed0:	4b1c      	ldr	r3, [pc, #112]	@ (8000f44 <handle_uart_config_command+0x1a8>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	701a      	strb	r2, [r3, #0]
      UartRXInversion = 1;
 8000ed6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f48 <handle_uart_config_command+0x1ac>)
 8000ed8:	2201      	movs	r2, #1
 8000eda:	701a      	strb	r2, [r3, #0]
 8000edc:	e016      	b.n	8000f0c <handle_uart_config_command+0x170>
  }
  else if(UartInversion == UART_INVERSION_TX){
 8000ede:	4b17      	ldr	r3, [pc, #92]	@ (8000f3c <handle_uart_config_command+0x1a0>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ee6:	d106      	bne.n	8000ef6 <handle_uart_config_command+0x15a>
      UartTXInversion = 1;
 8000ee8:	4b16      	ldr	r3, [pc, #88]	@ (8000f44 <handle_uart_config_command+0x1a8>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	701a      	strb	r2, [r3, #0]
      UartRXInversion = 0;
 8000eee:	4b16      	ldr	r3, [pc, #88]	@ (8000f48 <handle_uart_config_command+0x1ac>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	701a      	strb	r2, [r3, #0]
 8000ef4:	e00a      	b.n	8000f0c <handle_uart_config_command+0x170>
  }
  else if(UartInversion == UART_INVERSION_RXTX){
 8000ef6:	4b11      	ldr	r3, [pc, #68]	@ (8000f3c <handle_uart_config_command+0x1a0>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000efe:	d105      	bne.n	8000f0c <handle_uart_config_command+0x170>
      UartTXInversion = 1;
 8000f00:	4b10      	ldr	r3, [pc, #64]	@ (8000f44 <handle_uart_config_command+0x1a8>)
 8000f02:	2201      	movs	r2, #1
 8000f04:	701a      	strb	r2, [r3, #0]
      UartRXInversion = 1;
 8000f06:	4b10      	ldr	r3, [pc, #64]	@ (8000f48 <handle_uart_config_command+0x1ac>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	701a      	strb	r2, [r3, #0]
  }
  
  // Reinitialize UART
  if (HAL_UART_Init(&huart1) == HAL_OK) {
 8000f0c:	480c      	ldr	r0, [pc, #48]	@ (8000f40 <handle_uart_config_command+0x1a4>)
 8000f0e:	f003 fe15 	bl	8004b3c <HAL_UART_Init>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d106      	bne.n	8000f26 <handle_uart_config_command+0x18a>
    // Restart UART receive interrupt
    extern uint8_t USART_RX;
    HAL_UART_Receive_IT(&huart1, &USART_RX, 1);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	490c      	ldr	r1, [pc, #48]	@ (8000f4c <handle_uart_config_command+0x1b0>)
 8000f1c:	4808      	ldr	r0, [pc, #32]	@ (8000f40 <handle_uart_config_command+0x1a4>)
 8000f1e:	f003 fe8f 	bl	8004c40 <HAL_UART_Receive_IT>
 8000f22:	e000      	b.n	8000f26 <handle_uart_config_command+0x18a>
    return;  // Invalid payload length
 8000f24:	bf00      	nop
  }
  
  // TODO: Save to flash if persistence is needed
}
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	20000120 	.word	0x20000120
 8000f30:	20000124 	.word	0x20000124
 8000f34:	20000128 	.word	0x20000128
 8000f38:	2000012c 	.word	0x2000012c
 8000f3c:	20000130 	.word	0x20000130
 8000f40:	2000008c 	.word	0x2000008c
 8000f44:	20000134 	.word	0x20000134
 8000f48:	20000135 	.word	0x20000135
 8000f4c:	20000338 	.word	0x20000338

08000f50 <handle_save_config_command>:

static void handle_save_config_command(void)
{
 8000f50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f54:	b09a      	sub	sp, #104	@ 0x68
 8000f56:	af00      	add	r7, sp, #0
  // Save all current configurations to flash memory
  HAL_StatusTypeDef status;
  
  // Unlock the Flash to enable the flash control register access
  HAL_FLASH_Unlock();
 8000f58:	f002 fcc4 	bl	80038e4 <HAL_FLASH_Unlock>
  
  // Erase the flash page where config is stored
  // STM32F107 has 2KB pages, calculate page number
  FLASH_EraseInitTypeDef EraseInitStruct;
  uint32_t PageError = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000f60:	2300      	movs	r3, #0
 8000f62:	643b      	str	r3, [r7, #64]	@ 0x40
  EraseInitStruct.PageAddress = SAVED_CONFIG_ADDRESS;
 8000f64:	4b63      	ldr	r3, [pc, #396]	@ (80010f4 <handle_save_config_command+0x1a4>)
 8000f66:	64bb      	str	r3, [r7, #72]	@ 0x48
  EraseInitStruct.NbPages = 1;  // Erase 1 page (2KB)
 8000f68:	2301      	movs	r3, #1
 8000f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  
  status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 8000f6c:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8000f70:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000f74:	4611      	mov	r1, r2
 8000f76:	4618      	mov	r0, r3
 8000f78:	f002 fd9c 	bl	8003ab4 <HAL_FLASHEx_Erase>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  if (status == HAL_OK) {
 8000f82:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	f040 80ac 	bne.w	80010e4 <handle_save_config_command+0x194>
    // Write UART configuration (5 uint32_t values)
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, UARTBAUDRATE_ADDRESS, UartBaudRate);
 8000f8c:	4b5a      	ldr	r3, [pc, #360]	@ (80010f8 <handle_save_config_command+0x1a8>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2200      	movs	r2, #0
 8000f92:	461c      	mov	r4, r3
 8000f94:	4615      	mov	r5, r2
 8000f96:	4622      	mov	r2, r4
 8000f98:	462b      	mov	r3, r5
 8000f9a:	4956      	ldr	r1, [pc, #344]	@ (80010f4 <handle_save_config_command+0x1a4>)
 8000f9c:	2002      	movs	r0, #2
 8000f9e:	f002 fc31 	bl	8003804 <HAL_FLASH_Program>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, UARTWORDLENGTH_ADDRESS, UartWordLength);
 8000fa2:	4b56      	ldr	r3, [pc, #344]	@ (80010fc <handle_save_config_command+0x1ac>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	4698      	mov	r8, r3
 8000faa:	4691      	mov	r9, r2
 8000fac:	4642      	mov	r2, r8
 8000fae:	464b      	mov	r3, r9
 8000fb0:	4953      	ldr	r1, [pc, #332]	@ (8001100 <handle_save_config_command+0x1b0>)
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	f002 fc26 	bl	8003804 <HAL_FLASH_Program>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, UARTSTOPBITS_ADDRESS, UartStopBits);
 8000fb8:	4b52      	ldr	r3, [pc, #328]	@ (8001104 <handle_save_config_command+0x1b4>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	469a      	mov	sl, r3
 8000fc0:	4693      	mov	fp, r2
 8000fc2:	4652      	mov	r2, sl
 8000fc4:	465b      	mov	r3, fp
 8000fc6:	4950      	ldr	r1, [pc, #320]	@ (8001108 <handle_save_config_command+0x1b8>)
 8000fc8:	2002      	movs	r0, #2
 8000fca:	f002 fc1b 	bl	8003804 <HAL_FLASH_Program>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, UARTPARITY_ADDRESS, UartParity);
 8000fce:	4b4f      	ldr	r3, [pc, #316]	@ (800110c <handle_save_config_command+0x1bc>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8000fd6:	637a      	str	r2, [r7, #52]	@ 0x34
 8000fd8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8000fdc:	494c      	ldr	r1, [pc, #304]	@ (8001110 <handle_save_config_command+0x1c0>)
 8000fde:	2002      	movs	r0, #2
 8000fe0:	f002 fc10 	bl	8003804 <HAL_FLASH_Program>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, UARTINVERSION_ADDRESS, UartInversion);
 8000fe4:	4b4b      	ldr	r3, [pc, #300]	@ (8001114 <handle_save_config_command+0x1c4>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2200      	movs	r2, #0
 8000fea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000fec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000fee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000ff2:	4949      	ldr	r1, [pc, #292]	@ (8001118 <handle_save_config_command+0x1c8>)
 8000ff4:	2002      	movs	r0, #2
 8000ff6:	f002 fc05 	bl	8003804 <HAL_FLASH_Program>
    
    // Write IP addresses (4 bytes each, combine into 32-bit words)
    uint32_t ip_word = (IP_ADDRESS[3] << 24) | (IP_ADDRESS[2] << 16) | 
 8000ffa:	4b48      	ldr	r3, [pc, #288]	@ (800111c <handle_save_config_command+0x1cc>)
 8000ffc:	78db      	ldrb	r3, [r3, #3]
 8000ffe:	061a      	lsls	r2, r3, #24
 8001000:	4b46      	ldr	r3, [pc, #280]	@ (800111c <handle_save_config_command+0x1cc>)
 8001002:	789b      	ldrb	r3, [r3, #2]
 8001004:	041b      	lsls	r3, r3, #16
 8001006:	431a      	orrs	r2, r3
                       (IP_ADDRESS[1] << 8) | IP_ADDRESS[0];
 8001008:	4b44      	ldr	r3, [pc, #272]	@ (800111c <handle_save_config_command+0x1cc>)
 800100a:	785b      	ldrb	r3, [r3, #1]
 800100c:	021b      	lsls	r3, r3, #8
    uint32_t ip_word = (IP_ADDRESS[3] << 24) | (IP_ADDRESS[2] << 16) | 
 800100e:	4313      	orrs	r3, r2
                       (IP_ADDRESS[1] << 8) | IP_ADDRESS[0];
 8001010:	4a42      	ldr	r2, [pc, #264]	@ (800111c <handle_save_config_command+0x1cc>)
 8001012:	7812      	ldrb	r2, [r2, #0]
 8001014:	4313      	orrs	r3, r2
    uint32_t ip_word = (IP_ADDRESS[3] << 24) | (IP_ADDRESS[2] << 16) | 
 8001016:	663b      	str	r3, [r7, #96]	@ 0x60
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, IP_ADDRESS_ADDRESS, ip_word);
 8001018:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800101a:	2200      	movs	r2, #0
 800101c:	623b      	str	r3, [r7, #32]
 800101e:	627a      	str	r2, [r7, #36]	@ 0x24
 8001020:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001024:	493e      	ldr	r1, [pc, #248]	@ (8001120 <handle_save_config_command+0x1d0>)
 8001026:	2002      	movs	r0, #2
 8001028:	f002 fbec 	bl	8003804 <HAL_FLASH_Program>
    
    uint32_t netmask_word = (NETMASK_ADDRESS[3] << 24) | (NETMASK_ADDRESS[2] << 16) | 
 800102c:	4b3d      	ldr	r3, [pc, #244]	@ (8001124 <handle_save_config_command+0x1d4>)
 800102e:	78db      	ldrb	r3, [r3, #3]
 8001030:	061a      	lsls	r2, r3, #24
 8001032:	4b3c      	ldr	r3, [pc, #240]	@ (8001124 <handle_save_config_command+0x1d4>)
 8001034:	789b      	ldrb	r3, [r3, #2]
 8001036:	041b      	lsls	r3, r3, #16
 8001038:	431a      	orrs	r2, r3
                            (NETMASK_ADDRESS[1] << 8) | NETMASK_ADDRESS[0];
 800103a:	4b3a      	ldr	r3, [pc, #232]	@ (8001124 <handle_save_config_command+0x1d4>)
 800103c:	785b      	ldrb	r3, [r3, #1]
 800103e:	021b      	lsls	r3, r3, #8
    uint32_t netmask_word = (NETMASK_ADDRESS[3] << 24) | (NETMASK_ADDRESS[2] << 16) | 
 8001040:	4313      	orrs	r3, r2
                            (NETMASK_ADDRESS[1] << 8) | NETMASK_ADDRESS[0];
 8001042:	4a38      	ldr	r2, [pc, #224]	@ (8001124 <handle_save_config_command+0x1d4>)
 8001044:	7812      	ldrb	r2, [r2, #0]
 8001046:	4313      	orrs	r3, r2
    uint32_t netmask_word = (NETMASK_ADDRESS[3] << 24) | (NETMASK_ADDRESS[2] << 16) | 
 8001048:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, NETMASK_ADDRESS_ADDRESS, netmask_word);
 800104a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800104c:	2200      	movs	r2, #0
 800104e:	61bb      	str	r3, [r7, #24]
 8001050:	61fa      	str	r2, [r7, #28]
 8001052:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001056:	4934      	ldr	r1, [pc, #208]	@ (8001128 <handle_save_config_command+0x1d8>)
 8001058:	2002      	movs	r0, #2
 800105a:	f002 fbd3 	bl	8003804 <HAL_FLASH_Program>
    
    uint32_t gateway_word = (GATEWAY_ADDRESS[3] << 24) | (GATEWAY_ADDRESS[2] << 16) | 
 800105e:	4b33      	ldr	r3, [pc, #204]	@ (800112c <handle_save_config_command+0x1dc>)
 8001060:	78db      	ldrb	r3, [r3, #3]
 8001062:	061a      	lsls	r2, r3, #24
 8001064:	4b31      	ldr	r3, [pc, #196]	@ (800112c <handle_save_config_command+0x1dc>)
 8001066:	789b      	ldrb	r3, [r3, #2]
 8001068:	041b      	lsls	r3, r3, #16
 800106a:	431a      	orrs	r2, r3
                            (GATEWAY_ADDRESS[1] << 8) | GATEWAY_ADDRESS[0];
 800106c:	4b2f      	ldr	r3, [pc, #188]	@ (800112c <handle_save_config_command+0x1dc>)
 800106e:	785b      	ldrb	r3, [r3, #1]
 8001070:	021b      	lsls	r3, r3, #8
    uint32_t gateway_word = (GATEWAY_ADDRESS[3] << 24) | (GATEWAY_ADDRESS[2] << 16) | 
 8001072:	4313      	orrs	r3, r2
                            (GATEWAY_ADDRESS[1] << 8) | GATEWAY_ADDRESS[0];
 8001074:	4a2d      	ldr	r2, [pc, #180]	@ (800112c <handle_save_config_command+0x1dc>)
 8001076:	7812      	ldrb	r2, [r2, #0]
 8001078:	4313      	orrs	r3, r2
    uint32_t gateway_word = (GATEWAY_ADDRESS[3] << 24) | (GATEWAY_ADDRESS[2] << 16) | 
 800107a:	65bb      	str	r3, [r7, #88]	@ 0x58
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, GATEWAY_ADDRESS_ADDRESS, gateway_word);
 800107c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800107e:	2200      	movs	r2, #0
 8001080:	613b      	str	r3, [r7, #16]
 8001082:	617a      	str	r2, [r7, #20]
 8001084:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001088:	4929      	ldr	r1, [pc, #164]	@ (8001130 <handle_save_config_command+0x1e0>)
 800108a:	2002      	movs	r0, #2
 800108c:	f002 fbba 	bl	8003804 <HAL_FLASH_Program>
    
    uint32_t dest_ip_word = (DEST_IP_ADDRESS[3] << 24) | (DEST_IP_ADDRESS[2] << 16) | 
 8001090:	4b28      	ldr	r3, [pc, #160]	@ (8001134 <handle_save_config_command+0x1e4>)
 8001092:	78db      	ldrb	r3, [r3, #3]
 8001094:	061a      	lsls	r2, r3, #24
 8001096:	4b27      	ldr	r3, [pc, #156]	@ (8001134 <handle_save_config_command+0x1e4>)
 8001098:	789b      	ldrb	r3, [r3, #2]
 800109a:	041b      	lsls	r3, r3, #16
 800109c:	431a      	orrs	r2, r3
                            (DEST_IP_ADDRESS[1] << 8) | DEST_IP_ADDRESS[0];
 800109e:	4b25      	ldr	r3, [pc, #148]	@ (8001134 <handle_save_config_command+0x1e4>)
 80010a0:	785b      	ldrb	r3, [r3, #1]
 80010a2:	021b      	lsls	r3, r3, #8
    uint32_t dest_ip_word = (DEST_IP_ADDRESS[3] << 24) | (DEST_IP_ADDRESS[2] << 16) | 
 80010a4:	4313      	orrs	r3, r2
                            (DEST_IP_ADDRESS[1] << 8) | DEST_IP_ADDRESS[0];
 80010a6:	4a23      	ldr	r2, [pc, #140]	@ (8001134 <handle_save_config_command+0x1e4>)
 80010a8:	7812      	ldrb	r2, [r2, #0]
 80010aa:	4313      	orrs	r3, r2
    uint32_t dest_ip_word = (DEST_IP_ADDRESS[3] << 24) | (DEST_IP_ADDRESS[2] << 16) | 
 80010ac:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, DEST_IP_ADDRESS_ADDRESS, dest_ip_word);
 80010ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80010b0:	2200      	movs	r2, #0
 80010b2:	60bb      	str	r3, [r7, #8]
 80010b4:	60fa      	str	r2, [r7, #12]
 80010b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80010ba:	491f      	ldr	r1, [pc, #124]	@ (8001138 <handle_save_config_command+0x1e8>)
 80010bc:	2002      	movs	r0, #2
 80010be:	f002 fba1 	bl	8003804 <HAL_FLASH_Program>
    
    // Write ports (combine both 16-bit ports into one 32-bit word)
    uint32_t ports_word = (TX_PORT << 16) | RX_PORT;
 80010c2:	4b1e      	ldr	r3, [pc, #120]	@ (800113c <handle_save_config_command+0x1ec>)
 80010c4:	881b      	ldrh	r3, [r3, #0]
 80010c6:	041b      	lsls	r3, r3, #16
 80010c8:	4a1d      	ldr	r2, [pc, #116]	@ (8001140 <handle_save_config_command+0x1f0>)
 80010ca:	8812      	ldrh	r2, [r2, #0]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	653b      	str	r3, [r7, #80]	@ 0x50
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, RX_PORT_ADDRESS, ports_word);
 80010d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80010d2:	2200      	movs	r2, #0
 80010d4:	603b      	str	r3, [r7, #0]
 80010d6:	607a      	str	r2, [r7, #4]
 80010d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80010dc:	4919      	ldr	r1, [pc, #100]	@ (8001144 <handle_save_config_command+0x1f4>)
 80010de:	2002      	movs	r0, #2
 80010e0:	f002 fb90 	bl	8003804 <HAL_FLASH_Program>
  }
  
  // Lock the Flash to disable the flash control register access
  HAL_FLASH_Lock();
 80010e4:	f002 fc24 	bl	8003930 <HAL_FLASH_Lock>
}
 80010e8:	bf00      	nop
 80010ea:	3768      	adds	r7, #104	@ 0x68
 80010ec:	46bd      	mov	sp, r7
 80010ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80010f2:	bf00      	nop
 80010f4:	0803f800 	.word	0x0803f800
 80010f8:	20000120 	.word	0x20000120
 80010fc:	20000124 	.word	0x20000124
 8001100:	0803f804 	.word	0x0803f804
 8001104:	20000128 	.word	0x20000128
 8001108:	0803f808 	.word	0x0803f808
 800110c:	2000012c 	.word	0x2000012c
 8001110:	0803f80c 	.word	0x0803f80c
 8001114:	20000130 	.word	0x20000130
 8001118:	0803f810 	.word	0x0803f810
 800111c:	200003b0 	.word	0x200003b0
 8001120:	0803f814 	.word	0x0803f814
 8001124:	200003b4 	.word	0x200003b4
 8001128:	0803f818 	.word	0x0803f818
 800112c:	200003b8 	.word	0x200003b8
 8001130:	0803f81c 	.word	0x0803f81c
 8001134:	200003bc 	.word	0x200003bc
 8001138:	0803f820 	.word	0x0803f820
 800113c:	200003c6 	.word	0x200003c6
 8001140:	200003c4 	.word	0x200003c4
 8001144:	0803f824 	.word	0x0803f824

08001148 <send_response>:

static void send_response(struct udp_pcb *upcb, const ip_addr_t *addr, u16_t port,
                         uint8_t cmd_id, uint8_t status)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b088      	sub	sp, #32
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	4611      	mov	r1, r2
 8001154:	461a      	mov	r2, r3
 8001156:	460b      	mov	r3, r1
 8001158:	80fb      	strh	r3, [r7, #6]
 800115a:	4613      	mov	r3, r2
 800115c:	717b      	strb	r3, [r7, #5]
  uint8_t response[5];
  response[0] = CMD_HEADER;
 800115e:	23fd      	movs	r3, #253	@ 0xfd
 8001160:	753b      	strb	r3, [r7, #20]
  response[1] = cmd_id | 0x80;  // Set MSB to indicate response
 8001162:	797b      	ldrb	r3, [r7, #5]
 8001164:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001168:	b2db      	uxtb	r3, r3
 800116a:	757b      	strb	r3, [r7, #21]
  response[2] = status;
 800116c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001170:	75bb      	strb	r3, [r7, #22]
  response[3] = calculate_checksum(response, 3);
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	2103      	movs	r1, #3
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff fd85 	bl	8000c88 <calculate_checksum>
 800117e:	4603      	mov	r3, r0
 8001180:	75fb      	strb	r3, [r7, #23]
  
  struct pbuf *p = pbuf_alloc(PBUF_TRANSPORT, 4, PBUF_RAM);
 8001182:	2200      	movs	r2, #0
 8001184:	2104      	movs	r1, #4
 8001186:	2000      	movs	r0, #0
 8001188:	f005 ff44 	bl	8007014 <pbuf_alloc>
 800118c:	61f8      	str	r0, [r7, #28]
  if (p != NULL) {
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d00c      	beq.n	80011ae <send_response+0x66>
    memcpy(p->payload, response, 4);
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	697a      	ldr	r2, [r7, #20]
 800119a:	601a      	str	r2, [r3, #0]
    udp_sendto(upcb, p, addr, port);
 800119c:	88fb      	ldrh	r3, [r7, #6]
 800119e:	68ba      	ldr	r2, [r7, #8]
 80011a0:	69f9      	ldr	r1, [r7, #28]
 80011a2:	68f8      	ldr	r0, [r7, #12]
 80011a4:	f00b fb26 	bl	800c7f4 <udp_sendto>
    pbuf_free(p);
 80011a8:	69f8      	ldr	r0, [r7, #28]
 80011aa:	f006 faab 	bl	8007704 <pbuf_free>
  }
}
 80011ae:	bf00      	nop
 80011b0:	3720      	adds	r7, #32
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <prog_udp_receive_callback>:

void prog_udp_receive_callback(void *arg, struct udp_pcb *upcb, struct pbuf *p,
                          const ip_addr_t *addr, u16_t port)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b08c      	sub	sp, #48	@ 0x30
 80011ba:	af02      	add	r7, sp, #8
 80011bc:	60f8      	str	r0, [r7, #12]
 80011be:	60b9      	str	r1, [r7, #8]
 80011c0:	607a      	str	r2, [r7, #4]
 80011c2:	603b      	str	r3, [r7, #0]
  if (p != NULL && p->len >= 3) {  // Minimum: Header + CMD + Checksum
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	f000 8090 	beq.w	80012ec <prog_udp_receive_callback+0x136>
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	895b      	ldrh	r3, [r3, #10]
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	f240 808b 	bls.w	80012ec <prog_udp_receive_callback+0x136>
    uint8_t *data = (uint8_t *)p->payload;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	627b      	str	r3, [r7, #36]	@ 0x24
    uint16_t len = p->len;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	895b      	ldrh	r3, [r3, #10]
 80011e0:	847b      	strh	r3, [r7, #34]	@ 0x22
    
    // Verify header
    if (data[0] == CMD_HEADER) {
 80011e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	2bfd      	cmp	r3, #253	@ 0xfd
 80011e8:	d17b      	bne.n	80012e2 <prog_udp_receive_callback+0x12c>
      // Calculate and verify checksum
      uint8_t calculated_checksum = calculate_checksum(data, len - 1);
 80011ea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80011ec:	3b01      	subs	r3, #1
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	4619      	mov	r1, r3
 80011f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80011f4:	f7ff fd48 	bl	8000c88 <calculate_checksum>
 80011f8:	4603      	mov	r3, r0
 80011fa:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
      uint8_t received_checksum = data[len - 1];
 80011fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001200:	3b01      	subs	r3, #1
 8001202:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001204:	4413      	add	r3, r2
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	f887 3020 	strb.w	r3, [r7, #32]
      
      if (calculated_checksum == received_checksum) {
 800120c:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8001210:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001214:	429a      	cmp	r2, r3
 8001216:	d15a      	bne.n	80012ce <prog_udp_receive_callback+0x118>
        uint8_t cmd_id = data[1];
 8001218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800121a:	785b      	ldrb	r3, [r3, #1]
 800121c:	77fb      	strb	r3, [r7, #31]
        uint8_t *payload = &data[2];
 800121e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001220:	3302      	adds	r3, #2
 8001222:	61bb      	str	r3, [r7, #24]
        uint16_t payload_len = len - 3;  // Exclude header, cmd_id, checksum
 8001224:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001226:	3b03      	subs	r3, #3
 8001228:	82fb      	strh	r3, [r7, #22]
        
        // Process command
        switch (cmd_id) {
 800122a:	7ffb      	ldrb	r3, [r7, #31]
 800122c:	2b03      	cmp	r3, #3
 800122e:	d03a      	beq.n	80012a6 <prog_udp_receive_callback+0xf0>
 8001230:	2b03      	cmp	r3, #3
 8001232:	dc43      	bgt.n	80012bc <prog_udp_receive_callback+0x106>
 8001234:	2b01      	cmp	r3, #1
 8001236:	d002      	beq.n	800123e <prog_udp_receive_callback+0x88>
 8001238:	2b02      	cmp	r3, #2
 800123a:	d01a      	beq.n	8001272 <prog_udp_receive_callback+0xbc>
 800123c:	e03e      	b.n	80012bc <prog_udp_receive_callback+0x106>
          case CMD_SET_IP_CONFIG:
            if (payload_len == 20) {
 800123e:	8afb      	ldrh	r3, [r7, #22]
 8001240:	2b14      	cmp	r3, #20
 8001242:	d10d      	bne.n	8001260 <prog_udp_receive_callback+0xaa>
              handle_ip_config_command(payload, payload_len);
 8001244:	8afb      	ldrh	r3, [r7, #22]
 8001246:	4619      	mov	r1, r3
 8001248:	69b8      	ldr	r0, [r7, #24]
 800124a:	f7ff fd3d 	bl	8000cc8 <handle_ip_config_command>
              send_response(upcb, addr, port, cmd_id, STATUS_OK);
 800124e:	7ffb      	ldrb	r3, [r7, #31]
 8001250:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001252:	2100      	movs	r1, #0
 8001254:	9100      	str	r1, [sp, #0]
 8001256:	6839      	ldr	r1, [r7, #0]
 8001258:	68b8      	ldr	r0, [r7, #8]
 800125a:	f7ff ff75 	bl	8001148 <send_response>
            } else {
              send_response(upcb, addr, port, cmd_id, STATUS_INVALID_LENGTH);
            }
            break;
 800125e:	e040      	b.n	80012e2 <prog_udp_receive_callback+0x12c>
              send_response(upcb, addr, port, cmd_id, STATUS_INVALID_LENGTH);
 8001260:	7ffb      	ldrb	r3, [r7, #31]
 8001262:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001264:	2101      	movs	r1, #1
 8001266:	9100      	str	r1, [sp, #0]
 8001268:	6839      	ldr	r1, [r7, #0]
 800126a:	68b8      	ldr	r0, [r7, #8]
 800126c:	f7ff ff6c 	bl	8001148 <send_response>
            break;
 8001270:	e037      	b.n	80012e2 <prog_udp_receive_callback+0x12c>
            
          case CMD_SET_UART_CONFIG:
            if (payload_len == 20) {
 8001272:	8afb      	ldrh	r3, [r7, #22]
 8001274:	2b14      	cmp	r3, #20
 8001276:	d10d      	bne.n	8001294 <prog_udp_receive_callback+0xde>
              handle_uart_config_command(payload, payload_len);
 8001278:	8afb      	ldrh	r3, [r7, #22]
 800127a:	4619      	mov	r1, r3
 800127c:	69b8      	ldr	r0, [r7, #24]
 800127e:	f7ff fd8d 	bl	8000d9c <handle_uart_config_command>
              send_response(upcb, addr, port, cmd_id, STATUS_OK);
 8001282:	7ffb      	ldrb	r3, [r7, #31]
 8001284:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001286:	2100      	movs	r1, #0
 8001288:	9100      	str	r1, [sp, #0]
 800128a:	6839      	ldr	r1, [r7, #0]
 800128c:	68b8      	ldr	r0, [r7, #8]
 800128e:	f7ff ff5b 	bl	8001148 <send_response>
            } else {
              send_response(upcb, addr, port, cmd_id, STATUS_INVALID_LENGTH);
            }
            break;
 8001292:	e026      	b.n	80012e2 <prog_udp_receive_callback+0x12c>
              send_response(upcb, addr, port, cmd_id, STATUS_INVALID_LENGTH);
 8001294:	7ffb      	ldrb	r3, [r7, #31]
 8001296:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001298:	2101      	movs	r1, #1
 800129a:	9100      	str	r1, [sp, #0]
 800129c:	6839      	ldr	r1, [r7, #0]
 800129e:	68b8      	ldr	r0, [r7, #8]
 80012a0:	f7ff ff52 	bl	8001148 <send_response>
            break;
 80012a4:	e01d      	b.n	80012e2 <prog_udp_receive_callback+0x12c>
            
          case CMD_SAVE_CONFIG:
            handle_save_config_command();
 80012a6:	f7ff fe53 	bl	8000f50 <handle_save_config_command>
            send_response(upcb, addr, port, cmd_id, STATUS_OK);
 80012aa:	7ffb      	ldrb	r3, [r7, #31]
 80012ac:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80012ae:	2100      	movs	r1, #0
 80012b0:	9100      	str	r1, [sp, #0]
 80012b2:	6839      	ldr	r1, [r7, #0]
 80012b4:	68b8      	ldr	r0, [r7, #8]
 80012b6:	f7ff ff47 	bl	8001148 <send_response>
            break;
 80012ba:	e012      	b.n	80012e2 <prog_udp_receive_callback+0x12c>
            
          default:
            send_response(upcb, addr, port, cmd_id, STATUS_UNKNOWN_COMMAND);
 80012bc:	7ffb      	ldrb	r3, [r7, #31]
 80012be:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80012c0:	2102      	movs	r1, #2
 80012c2:	9100      	str	r1, [sp, #0]
 80012c4:	6839      	ldr	r1, [r7, #0]
 80012c6:	68b8      	ldr	r0, [r7, #8]
 80012c8:	f7ff ff3e 	bl	8001148 <send_response>
            break;
 80012cc:	e009      	b.n	80012e2 <prog_udp_receive_callback+0x12c>
        }
      } else {
        // Checksum mismatch
        send_response(upcb, addr, port, data[1], STATUS_INVALID_CHECKSUM);
 80012ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012d0:	3301      	adds	r3, #1
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80012d6:	2103      	movs	r1, #3
 80012d8:	9100      	str	r1, [sp, #0]
 80012da:	6839      	ldr	r1, [r7, #0]
 80012dc:	68b8      	ldr	r0, [r7, #8]
 80012de:	f7ff ff33 	bl	8001148 <send_response>
      }
    }
    
    // Free the packet buffer
    pbuf_free(p);
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f006 fa0e 	bl	8007704 <pbuf_free>
  if (p != NULL && p->len >= 3) {  // Minimum: Header + CMD + Checksum
 80012e8:	bf00      	nop
  } else if (p != NULL) {
    // Packet too short
    pbuf_free(p);
  }
}
 80012ea:	e005      	b.n	80012f8 <prog_udp_receive_callback+0x142>
  } else if (p != NULL) {
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d002      	beq.n	80012f8 <prog_udp_receive_callback+0x142>
    pbuf_free(p);
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f006 fa06 	bl	8007704 <pbuf_free>
}
 80012f8:	bf00      	nop
 80012fa:	3728      	adds	r7, #40	@ 0x28
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001304:	b672      	cpsid	i
}
 8001306:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001308:	bf00      	nop
 800130a:	e7fd      	b.n	8001308 <Error_Handler+0x8>

0800130c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800130c:	b480      	push	{r7}
 800130e:	b085      	sub	sp, #20
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001312:	4b15      	ldr	r3, [pc, #84]	@ (8001368 <HAL_MspInit+0x5c>)
 8001314:	699b      	ldr	r3, [r3, #24]
 8001316:	4a14      	ldr	r2, [pc, #80]	@ (8001368 <HAL_MspInit+0x5c>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	6193      	str	r3, [r2, #24]
 800131e:	4b12      	ldr	r3, [pc, #72]	@ (8001368 <HAL_MspInit+0x5c>)
 8001320:	699b      	ldr	r3, [r3, #24]
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800132a:	4b0f      	ldr	r3, [pc, #60]	@ (8001368 <HAL_MspInit+0x5c>)
 800132c:	69db      	ldr	r3, [r3, #28]
 800132e:	4a0e      	ldr	r2, [pc, #56]	@ (8001368 <HAL_MspInit+0x5c>)
 8001330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001334:	61d3      	str	r3, [r2, #28]
 8001336:	4b0c      	ldr	r3, [pc, #48]	@ (8001368 <HAL_MspInit+0x5c>)
 8001338:	69db      	ldr	r3, [r3, #28]
 800133a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800133e:	607b      	str	r3, [r7, #4]
 8001340:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001342:	4b0a      	ldr	r3, [pc, #40]	@ (800136c <HAL_MspInit+0x60>)
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	60fb      	str	r3, [r7, #12]
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	4a04      	ldr	r2, [pc, #16]	@ (800136c <HAL_MspInit+0x60>)
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800135e:	bf00      	nop
 8001360:	3714      	adds	r7, #20
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr
 8001368:	40021000 	.word	0x40021000
 800136c:	40010000 	.word	0x40010000

08001370 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08e      	sub	sp, #56	@ 0x38
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001378:	f107 0320 	add.w	r3, r7, #32
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a6b      	ldr	r2, [pc, #428]	@ (8001538 <HAL_UART_MspInit+0x1c8>)
 800138c:	4293      	cmp	r3, r2
 800138e:	f040 80ce 	bne.w	800152e <HAL_UART_MspInit+0x1be>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001392:	4b6a      	ldr	r3, [pc, #424]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 8001394:	699b      	ldr	r3, [r3, #24]
 8001396:	4a69      	ldr	r2, [pc, #420]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 8001398:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800139c:	6193      	str	r3, [r2, #24]
 800139e:	4b67      	ldr	r3, [pc, #412]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 80013a0:	699b      	ldr	r3, [r3, #24]
 80013a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013a6:	61fb      	str	r3, [r7, #28]
 80013a8:	69fb      	ldr	r3, [r7, #28]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    if(UartTXInversion) {
 80013aa:	4b65      	ldr	r3, [pc, #404]	@ (8001540 <HAL_UART_MspInit+0x1d0>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d02d      	beq.n	800140e <HAL_UART_MspInit+0x9e>
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET); //Enable TX buffer
 80013b2:	2200      	movs	r2, #0
 80013b4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013b8:	4862      	ldr	r0, [pc, #392]	@ (8001544 <HAL_UART_MspInit+0x1d4>)
 80013ba:	f002 fe63 	bl	8004084 <HAL_GPIO_WritePin>
      __HAL_AFIO_REMAP_USART1_DISABLE(); // Use default PA9/PA10 mapping
 80013be:	4b62      	ldr	r3, [pc, #392]	@ (8001548 <HAL_UART_MspInit+0x1d8>)
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80013c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013c6:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80013ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80013cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013ce:	f023 0304 	bic.w	r3, r3, #4
 80013d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80013d4:	4a5c      	ldr	r2, [pc, #368]	@ (8001548 <HAL_UART_MspInit+0x1d8>)
 80013d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013d8:	6053      	str	r3, [r2, #4]
      __HAL_RCC_GPIOA_CLK_ENABLE();
 80013da:	4b58      	ldr	r3, [pc, #352]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 80013dc:	699b      	ldr	r3, [r3, #24]
 80013de:	4a57      	ldr	r2, [pc, #348]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 80013e0:	f043 0304 	orr.w	r3, r3, #4
 80013e4:	6193      	str	r3, [r2, #24]
 80013e6:	4b55      	ldr	r3, [pc, #340]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 80013e8:	699b      	ldr	r3, [r3, #24]
 80013ea:	f003 0304 	and.w	r3, r3, #4
 80013ee:	61bb      	str	r3, [r7, #24]
 80013f0:	69bb      	ldr	r3, [r7, #24]
      GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013f6:	623b      	str	r3, [r7, #32]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f8:	2302      	movs	r3, #2
 80013fa:	627b      	str	r3, [r7, #36]	@ 0x24
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013fc:	2303      	movs	r3, #3
 80013fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001400:	f107 0320 	add.w	r3, r7, #32
 8001404:	4619      	mov	r1, r3
 8001406:	4851      	ldr	r0, [pc, #324]	@ (800154c <HAL_UART_MspInit+0x1dc>)
 8001408:	f002 fbfc 	bl	8003c04 <HAL_GPIO_Init>
 800140c:	e02b      	b.n	8001466 <HAL_UART_MspInit+0xf6>
    }else{
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET); //Disable TX buffer
 800140e:	2201      	movs	r2, #1
 8001410:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001414:	484b      	ldr	r0, [pc, #300]	@ (8001544 <HAL_UART_MspInit+0x1d4>)
 8001416:	f002 fe35 	bl	8004084 <HAL_GPIO_WritePin>
      __HAL_AFIO_REMAP_USART1_ENABLE(); // Remap USART1 to PB6/PB7
 800141a:	4b4b      	ldr	r3, [pc, #300]	@ (8001548 <HAL_UART_MspInit+0x1d8>)
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001422:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001426:	637b      	str	r3, [r7, #52]	@ 0x34
 8001428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800142a:	f043 0304 	orr.w	r3, r3, #4
 800142e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001430:	4a45      	ldr	r2, [pc, #276]	@ (8001548 <HAL_UART_MspInit+0x1d8>)
 8001432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001434:	6053      	str	r3, [r2, #4]
      __HAL_RCC_GPIOB_CLK_ENABLE();
 8001436:	4b41      	ldr	r3, [pc, #260]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 8001438:	699b      	ldr	r3, [r3, #24]
 800143a:	4a40      	ldr	r2, [pc, #256]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 800143c:	f043 0308 	orr.w	r3, r3, #8
 8001440:	6193      	str	r3, [r2, #24]
 8001442:	4b3e      	ldr	r3, [pc, #248]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 8001444:	699b      	ldr	r3, [r3, #24]
 8001446:	f003 0308 	and.w	r3, r3, #8
 800144a:	617b      	str	r3, [r7, #20]
 800144c:	697b      	ldr	r3, [r7, #20]
      GPIO_InitStruct.Pin = GPIO_PIN_6;
 800144e:	2340      	movs	r3, #64	@ 0x40
 8001450:	623b      	str	r3, [r7, #32]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001452:	2302      	movs	r3, #2
 8001454:	627b      	str	r3, [r7, #36]	@ 0x24
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001456:	2303      	movs	r3, #3
 8001458:	62fb      	str	r3, [r7, #44]	@ 0x2c
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800145a:	f107 0320 	add.w	r3, r7, #32
 800145e:	4619      	mov	r1, r3
 8001460:	483b      	ldr	r0, [pc, #236]	@ (8001550 <HAL_UART_MspInit+0x1e0>)
 8001462:	f002 fbcf 	bl	8003c04 <HAL_GPIO_Init>
    }

    if(UartRXInversion) {
 8001466:	4b3b      	ldr	r3, [pc, #236]	@ (8001554 <HAL_UART_MspInit+0x1e4>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d019      	beq.n	80014a2 <HAL_UART_MspInit+0x132>
      __HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	4b33      	ldr	r3, [pc, #204]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 8001470:	699b      	ldr	r3, [r3, #24]
 8001472:	4a32      	ldr	r2, [pc, #200]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 8001474:	f043 0304 	orr.w	r3, r3, #4
 8001478:	6193      	str	r3, [r2, #24]
 800147a:	4b30      	ldr	r3, [pc, #192]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 800147c:	699b      	ldr	r3, [r3, #24]
 800147e:	f003 0304 	and.w	r3, r3, #4
 8001482:	613b      	str	r3, [r7, #16]
 8001484:	693b      	ldr	r3, [r7, #16]
      GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001486:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800148a:	623b      	str	r3, [r7, #32]
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800148c:	2300      	movs	r3, #0
 800148e:	627b      	str	r3, [r7, #36]	@ 0x24
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	62bb      	str	r3, [r7, #40]	@ 0x28
      HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001494:	f107 0320 	add.w	r3, r7, #32
 8001498:	4619      	mov	r1, r3
 800149a:	482c      	ldr	r0, [pc, #176]	@ (800154c <HAL_UART_MspInit+0x1dc>)
 800149c:	f002 fbb2 	bl	8003c04 <HAL_GPIO_Init>
 80014a0:	e017      	b.n	80014d2 <HAL_UART_MspInit+0x162>
    }else{
      __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a2:	4b26      	ldr	r3, [pc, #152]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 80014a4:	699b      	ldr	r3, [r3, #24]
 80014a6:	4a25      	ldr	r2, [pc, #148]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 80014a8:	f043 0308 	orr.w	r3, r3, #8
 80014ac:	6193      	str	r3, [r2, #24]
 80014ae:	4b23      	ldr	r3, [pc, #140]	@ (800153c <HAL_UART_MspInit+0x1cc>)
 80014b0:	699b      	ldr	r3, [r3, #24]
 80014b2:	f003 0308 	and.w	r3, r3, #8
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
      GPIO_InitStruct.Pin = GPIO_PIN_7;
 80014ba:	2380      	movs	r3, #128	@ 0x80
 80014bc:	623b      	str	r3, [r7, #32]
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014be:	2300      	movs	r3, #0
 80014c0:	627b      	str	r3, [r7, #36]	@ 0x24
      GPIO_InitStruct.Pull = GPIO_NOPULL; 
 80014c2:	2300      	movs	r3, #0
 80014c4:	62bb      	str	r3, [r7, #40]	@ 0x28
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014c6:	f107 0320 	add.w	r3, r7, #32
 80014ca:	4619      	mov	r1, r3
 80014cc:	4820      	ldr	r0, [pc, #128]	@ (8001550 <HAL_UART_MspInit+0x1e0>)
 80014ce:	f002 fb99 	bl	8003c04 <HAL_GPIO_Init>
    }

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80014d2:	4b21      	ldr	r3, [pc, #132]	@ (8001558 <HAL_UART_MspInit+0x1e8>)
 80014d4:	4a21      	ldr	r2, [pc, #132]	@ (800155c <HAL_UART_MspInit+0x1ec>)
 80014d6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001558 <HAL_UART_MspInit+0x1e8>)
 80014da:	2210      	movs	r2, #16
 80014dc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014de:	4b1e      	ldr	r3, [pc, #120]	@ (8001558 <HAL_UART_MspInit+0x1e8>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001558 <HAL_UART_MspInit+0x1e8>)
 80014e6:	2280      	movs	r2, #128	@ 0x80
 80014e8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001558 <HAL_UART_MspInit+0x1e8>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014f0:	4b19      	ldr	r3, [pc, #100]	@ (8001558 <HAL_UART_MspInit+0x1e8>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80014f6:	4b18      	ldr	r3, [pc, #96]	@ (8001558 <HAL_UART_MspInit+0x1e8>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014fc:	4b16      	ldr	r3, [pc, #88]	@ (8001558 <HAL_UART_MspInit+0x1e8>)
 80014fe:	2200      	movs	r2, #0
 8001500:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001502:	4815      	ldr	r0, [pc, #84]	@ (8001558 <HAL_UART_MspInit+0x1e8>)
 8001504:	f000 fb30 	bl	8001b68 <HAL_DMA_Init>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <HAL_UART_MspInit+0x1a2>
    {
      Error_Handler();
 800150e:	f7ff fef7 	bl	8001300 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a10      	ldr	r2, [pc, #64]	@ (8001558 <HAL_UART_MspInit+0x1e8>)
 8001516:	639a      	str	r2, [r3, #56]	@ 0x38
 8001518:	4a0f      	ldr	r2, [pc, #60]	@ (8001558 <HAL_UART_MspInit+0x1e8>)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800151e:	2200      	movs	r2, #0
 8001520:	2100      	movs	r1, #0
 8001522:	2025      	movs	r0, #37	@ 0x25
 8001524:	f000 fadb 	bl	8001ade <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001528:	2025      	movs	r0, #37	@ 0x25
 800152a:	f000 faf4 	bl	8001b16 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800152e:	bf00      	nop
 8001530:	3738      	adds	r7, #56	@ 0x38
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40013800 	.word	0x40013800
 800153c:	40021000 	.word	0x40021000
 8001540:	20000134 	.word	0x20000134
 8001544:	40011000 	.word	0x40011000
 8001548:	40010000 	.word	0x40010000
 800154c:	40010800 	.word	0x40010800
 8001550:	40010c00 	.word	0x40010c00
 8001554:	20000135 	.word	0x20000135
 8001558:	200000d4 	.word	0x200000d4
 800155c:	40020044 	.word	0x40020044

08001560 <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a0c      	ldr	r2, [pc, #48]	@ (80015a0 <HAL_UART_MspDeInit+0x40>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d112      	bne.n	8001598 <HAL_UART_MspDeInit+0x38>
  {
    /* USER CODE BEGIN USART1_MspDeInit 0 */

    /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8001572:	4b0c      	ldr	r3, [pc, #48]	@ (80015a4 <HAL_UART_MspDeInit+0x44>)
 8001574:	699b      	ldr	r3, [r3, #24]
 8001576:	4a0b      	ldr	r2, [pc, #44]	@ (80015a4 <HAL_UART_MspDeInit+0x44>)
 8001578:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800157c:	6193      	str	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800157e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8001582:	4809      	ldr	r0, [pc, #36]	@ (80015a8 <HAL_UART_MspDeInit+0x48>)
 8001584:	f002 fcc2 	bl	8003f0c <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmatx);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800158c:	4618      	mov	r0, r3
 800158e:	f000 fb61 	bl	8001c54 <HAL_DMA_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8001592:	2025      	movs	r0, #37	@ 0x25
 8001594:	f000 facd 	bl	8001b32 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN USART1_MspDeInit 1 */

    /* USER CODE END USART1_MspDeInit 1 */
  }

}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40013800 	.word	0x40013800
 80015a4:	40021000 	.word	0x40021000
 80015a8:	40010800 	.word	0x40010800

080015ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <NMI_Handler+0x4>

080015b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015b8:	bf00      	nop
 80015ba:	e7fd      	b.n	80015b8 <HardFault_Handler+0x4>

080015bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c0:	bf00      	nop
 80015c2:	e7fd      	b.n	80015c0 <MemManage_Handler+0x4>

080015c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c8:	bf00      	nop
 80015ca:	e7fd      	b.n	80015c8 <BusFault_Handler+0x4>

080015cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015d0:	bf00      	nop
 80015d2:	e7fd      	b.n	80015d0 <UsageFault_Handler+0x4>

080015d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015d8:	bf00      	nop
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr

080015e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e4:	bf00      	nop
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bc80      	pop	{r7}
 80015ea:	4770      	bx	lr

080015ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015f0:	bf00      	nop
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr

080015f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015fc:	f000 f934 	bl	8001868 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001600:	bf00      	nop
 8001602:	bd80      	pop	{r7, pc}

08001604 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001608:	4802      	ldr	r0, [pc, #8]	@ (8001614 <DMA1_Channel4_IRQHandler+0x10>)
 800160a:	f000 fd3f 	bl	800208c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	200000d4 	.word	0x200000d4

08001618 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800161c:	4802      	ldr	r0, [pc, #8]	@ (8001628 <USART1_IRQHandler+0x10>)
 800161e:	f003 fba5 	bl	8004d6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	2000008c 	.word	0x2000008c

0800162c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001630:	4802      	ldr	r0, [pc, #8]	@ (800163c <ETH_IRQHandler+0x10>)
 8001632:	f001 fb3e 	bl	8002cb2 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20004bf8 	.word	0x20004bf8

08001640 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]
 8001650:	e00a      	b.n	8001668 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001652:	f3af 8000 	nop.w
 8001656:	4601      	mov	r1, r0
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	1c5a      	adds	r2, r3, #1
 800165c:	60ba      	str	r2, [r7, #8]
 800165e:	b2ca      	uxtb	r2, r1
 8001660:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	3301      	adds	r3, #1
 8001666:	617b      	str	r3, [r7, #20]
 8001668:	697a      	ldr	r2, [r7, #20]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	429a      	cmp	r2, r3
 800166e:	dbf0      	blt.n	8001652 <_read+0x12>
  }

  return len;
 8001670:	687b      	ldr	r3, [r7, #4]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b086      	sub	sp, #24
 800167e:	af00      	add	r7, sp, #0
 8001680:	60f8      	str	r0, [r7, #12]
 8001682:	60b9      	str	r1, [r7, #8]
 8001684:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001686:	2300      	movs	r3, #0
 8001688:	617b      	str	r3, [r7, #20]
 800168a:	e009      	b.n	80016a0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	1c5a      	adds	r2, r3, #1
 8001690:	60ba      	str	r2, [r7, #8]
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	4618      	mov	r0, r3
 8001696:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	3301      	adds	r3, #1
 800169e:	617b      	str	r3, [r7, #20]
 80016a0:	697a      	ldr	r2, [r7, #20]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	dbf1      	blt.n	800168c <_write+0x12>
  }
  return len;
 80016a8:	687b      	ldr	r3, [r7, #4]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3718      	adds	r7, #24
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <_close>:

int _close(int file)
{
 80016b2:	b480      	push	{r7}
 80016b4:	b083      	sub	sp, #12
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80016be:	4618      	mov	r0, r3
 80016c0:	370c      	adds	r7, #12
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr

080016c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016d8:	605a      	str	r2, [r3, #4]
  return 0;
 80016da:	2300      	movs	r3, #0
}
 80016dc:	4618      	mov	r0, r3
 80016de:	370c      	adds	r7, #12
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bc80      	pop	{r7}
 80016e4:	4770      	bx	lr

080016e6 <_isatty>:

int _isatty(int file)
{
 80016e6:	b480      	push	{r7}
 80016e8:	b083      	sub	sp, #12
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016ee:	2301      	movs	r3, #1
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	370c      	adds	r7, #12
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bc80      	pop	{r7}
 80016f8:	4770      	bx	lr

080016fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016fa:	b480      	push	{r7}
 80016fc:	b085      	sub	sp, #20
 80016fe:	af00      	add	r7, sp, #0
 8001700:	60f8      	str	r0, [r7, #12]
 8001702:	60b9      	str	r1, [r7, #8]
 8001704:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001706:	2300      	movs	r3, #0
}
 8001708:	4618      	mov	r0, r3
 800170a:	3714      	adds	r7, #20
 800170c:	46bd      	mov	sp, r7
 800170e:	bc80      	pop	{r7}
 8001710:	4770      	bx	lr
	...

08001714 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001714:	b480      	push	{r7}
 8001716:	b087      	sub	sp, #28
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800171c:	4a14      	ldr	r2, [pc, #80]	@ (8001770 <_sbrk+0x5c>)
 800171e:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <_sbrk+0x60>)
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001728:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <_sbrk+0x64>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d102      	bne.n	8001736 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001730:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <_sbrk+0x64>)
 8001732:	4a12      	ldr	r2, [pc, #72]	@ (800177c <_sbrk+0x68>)
 8001734:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001736:	4b10      	ldr	r3, [pc, #64]	@ (8001778 <_sbrk+0x64>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	429a      	cmp	r2, r3
 8001742:	d205      	bcs.n	8001750 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001744:	4b0e      	ldr	r3, [pc, #56]	@ (8001780 <_sbrk+0x6c>)
 8001746:	220c      	movs	r2, #12
 8001748:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800174a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800174e:	e009      	b.n	8001764 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001750:	4b09      	ldr	r3, [pc, #36]	@ (8001778 <_sbrk+0x64>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001756:	4b08      	ldr	r3, [pc, #32]	@ (8001778 <_sbrk+0x64>)
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4413      	add	r3, r2
 800175e:	4a06      	ldr	r2, [pc, #24]	@ (8001778 <_sbrk+0x64>)
 8001760:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001762:	68fb      	ldr	r3, [r7, #12]
}
 8001764:	4618      	mov	r0, r3
 8001766:	371c      	adds	r7, #28
 8001768:	46bd      	mov	sp, r7
 800176a:	bc80      	pop	{r7}
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	20010000 	.word	0x20010000
 8001774:	00000400 	.word	0x00000400
 8001778:	20000344 	.word	0x20000344
 800177c:	20008448 	.word	0x20008448
 8001780:	20008438 	.word	0x20008438

08001784 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001788:	bf00      	nop
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr

08001790 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001790:	f7ff fff8 	bl	8001784 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001794:	480b      	ldr	r0, [pc, #44]	@ (80017c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001796:	490c      	ldr	r1, [pc, #48]	@ (80017c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001798:	4a0c      	ldr	r2, [pc, #48]	@ (80017cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800179a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800179c:	e002      	b.n	80017a4 <LoopCopyDataInit>

0800179e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800179e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017a2:	3304      	adds	r3, #4

080017a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017a8:	d3f9      	bcc.n	800179e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017aa:	4a09      	ldr	r2, [pc, #36]	@ (80017d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017ac:	4c09      	ldr	r4, [pc, #36]	@ (80017d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017b0:	e001      	b.n	80017b6 <LoopFillZerobss>

080017b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017b4:	3204      	adds	r2, #4

080017b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017b8:	d3fb      	bcc.n	80017b2 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 80017ba:	f00d fd95 	bl	800f2e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017be:	f7fe ff25 	bl	800060c <main>
  bx lr
 80017c2:	4770      	bx	lr
  ldr r0, =_sdata
 80017c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017c8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80017cc:	08011ccc 	.word	0x08011ccc
  ldr r2, =_sbss
 80017d0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80017d4:	20008448 	.word	0x20008448

080017d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017d8:	e7fe      	b.n	80017d8 <ADC1_2_IRQHandler>
	...

080017dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017e0:	4b08      	ldr	r3, [pc, #32]	@ (8001804 <HAL_Init+0x28>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a07      	ldr	r2, [pc, #28]	@ (8001804 <HAL_Init+0x28>)
 80017e6:	f043 0310 	orr.w	r3, r3, #16
 80017ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ec:	2003      	movs	r0, #3
 80017ee:	f000 f96b 	bl	8001ac8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017f2:	200f      	movs	r0, #15
 80017f4:	f000 f808 	bl	8001808 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017f8:	f7ff fd88 	bl	800130c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40022000 	.word	0x40022000

08001808 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001810:	4b12      	ldr	r3, [pc, #72]	@ (800185c <HAL_InitTick+0x54>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	4b12      	ldr	r3, [pc, #72]	@ (8001860 <HAL_InitTick+0x58>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	4619      	mov	r1, r3
 800181a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800181e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001822:	fbb2 f3f3 	udiv	r3, r2, r3
 8001826:	4618      	mov	r0, r3
 8001828:	f000 f991 	bl	8001b4e <HAL_SYSTICK_Config>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e00e      	b.n	8001854 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2b0f      	cmp	r3, #15
 800183a:	d80a      	bhi.n	8001852 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800183c:	2200      	movs	r2, #0
 800183e:	6879      	ldr	r1, [r7, #4]
 8001840:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001844:	f000 f94b 	bl	8001ade <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001848:	4a06      	ldr	r2, [pc, #24]	@ (8001864 <HAL_InitTick+0x5c>)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800184e:	2300      	movs	r3, #0
 8001850:	e000      	b.n	8001854 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
}
 8001854:	4618      	mov	r0, r3
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20000000 	.word	0x20000000
 8001860:	20000008 	.word	0x20000008
 8001864:	20000004 	.word	0x20000004

08001868 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800186c:	4b05      	ldr	r3, [pc, #20]	@ (8001884 <HAL_IncTick+0x1c>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	461a      	mov	r2, r3
 8001872:	4b05      	ldr	r3, [pc, #20]	@ (8001888 <HAL_IncTick+0x20>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4413      	add	r3, r2
 8001878:	4a03      	ldr	r2, [pc, #12]	@ (8001888 <HAL_IncTick+0x20>)
 800187a:	6013      	str	r3, [r2, #0]
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	bc80      	pop	{r7}
 8001882:	4770      	bx	lr
 8001884:	20000008 	.word	0x20000008
 8001888:	20000348 	.word	0x20000348

0800188c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  return uwTick;
 8001890:	4b02      	ldr	r3, [pc, #8]	@ (800189c <HAL_GetTick+0x10>)
 8001892:	681b      	ldr	r3, [r3, #0]
}
 8001894:	4618      	mov	r0, r3
 8001896:	46bd      	mov	sp, r7
 8001898:	bc80      	pop	{r7}
 800189a:	4770      	bx	lr
 800189c:	20000348 	.word	0x20000348

080018a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018a8:	f7ff fff0 	bl	800188c <HAL_GetTick>
 80018ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018b8:	d005      	beq.n	80018c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018ba:	4b0a      	ldr	r3, [pc, #40]	@ (80018e4 <HAL_Delay+0x44>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	461a      	mov	r2, r3
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	4413      	add	r3, r2
 80018c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018c6:	bf00      	nop
 80018c8:	f7ff ffe0 	bl	800188c <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	68fa      	ldr	r2, [r7, #12]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d8f7      	bhi.n	80018c8 <HAL_Delay+0x28>
  {
  }
}
 80018d8:	bf00      	nop
 80018da:	bf00      	nop
 80018dc:	3710      	adds	r7, #16
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20000008 	.word	0x20000008

080018e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f003 0307 	and.w	r3, r3, #7
 80018f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018f8:	4b0c      	ldr	r3, [pc, #48]	@ (800192c <__NVIC_SetPriorityGrouping+0x44>)
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018fe:	68ba      	ldr	r2, [r7, #8]
 8001900:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001904:	4013      	ands	r3, r2
 8001906:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001910:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001914:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001918:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800191a:	4a04      	ldr	r2, [pc, #16]	@ (800192c <__NVIC_SetPriorityGrouping+0x44>)
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	60d3      	str	r3, [r2, #12]
}
 8001920:	bf00      	nop
 8001922:	3714      	adds	r7, #20
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	e000ed00 	.word	0xe000ed00

08001930 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001934:	4b04      	ldr	r3, [pc, #16]	@ (8001948 <__NVIC_GetPriorityGrouping+0x18>)
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	0a1b      	lsrs	r3, r3, #8
 800193a:	f003 0307 	and.w	r3, r3, #7
}
 800193e:	4618      	mov	r0, r3
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	e000ed00 	.word	0xe000ed00

0800194c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195a:	2b00      	cmp	r3, #0
 800195c:	db0b      	blt.n	8001976 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	f003 021f 	and.w	r2, r3, #31
 8001964:	4906      	ldr	r1, [pc, #24]	@ (8001980 <__NVIC_EnableIRQ+0x34>)
 8001966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196a:	095b      	lsrs	r3, r3, #5
 800196c:	2001      	movs	r0, #1
 800196e:	fa00 f202 	lsl.w	r2, r0, r2
 8001972:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001976:	bf00      	nop
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	bc80      	pop	{r7}
 800197e:	4770      	bx	lr
 8001980:	e000e100 	.word	0xe000e100

08001984 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800198e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001992:	2b00      	cmp	r3, #0
 8001994:	db12      	blt.n	80019bc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	f003 021f 	and.w	r2, r3, #31
 800199c:	490a      	ldr	r1, [pc, #40]	@ (80019c8 <__NVIC_DisableIRQ+0x44>)
 800199e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a2:	095b      	lsrs	r3, r3, #5
 80019a4:	2001      	movs	r0, #1
 80019a6:	fa00 f202 	lsl.w	r2, r0, r2
 80019aa:	3320      	adds	r3, #32
 80019ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80019b0:	f3bf 8f4f 	dsb	sy
}
 80019b4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019b6:	f3bf 8f6f 	isb	sy
}
 80019ba:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80019bc:	bf00      	nop
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bc80      	pop	{r7}
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	e000e100 	.word	0xe000e100

080019cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	6039      	str	r1, [r7, #0]
 80019d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	db0a      	blt.n	80019f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	490c      	ldr	r1, [pc, #48]	@ (8001a18 <__NVIC_SetPriority+0x4c>)
 80019e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ea:	0112      	lsls	r2, r2, #4
 80019ec:	b2d2      	uxtb	r2, r2
 80019ee:	440b      	add	r3, r1
 80019f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019f4:	e00a      	b.n	8001a0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	b2da      	uxtb	r2, r3
 80019fa:	4908      	ldr	r1, [pc, #32]	@ (8001a1c <__NVIC_SetPriority+0x50>)
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	f003 030f 	and.w	r3, r3, #15
 8001a02:	3b04      	subs	r3, #4
 8001a04:	0112      	lsls	r2, r2, #4
 8001a06:	b2d2      	uxtb	r2, r2
 8001a08:	440b      	add	r3, r1
 8001a0a:	761a      	strb	r2, [r3, #24]
}
 8001a0c:	bf00      	nop
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bc80      	pop	{r7}
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	e000e100 	.word	0xe000e100
 8001a1c:	e000ed00 	.word	0xe000ed00

08001a20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b089      	sub	sp, #36	@ 0x24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f003 0307 	and.w	r3, r3, #7
 8001a32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	f1c3 0307 	rsb	r3, r3, #7
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	bf28      	it	cs
 8001a3e:	2304      	movcs	r3, #4
 8001a40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	3304      	adds	r3, #4
 8001a46:	2b06      	cmp	r3, #6
 8001a48:	d902      	bls.n	8001a50 <NVIC_EncodePriority+0x30>
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	3b03      	subs	r3, #3
 8001a4e:	e000      	b.n	8001a52 <NVIC_EncodePriority+0x32>
 8001a50:	2300      	movs	r3, #0
 8001a52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	43da      	mvns	r2, r3
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	401a      	ands	r2, r3
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a68:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a72:	43d9      	mvns	r1, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a78:	4313      	orrs	r3, r2
         );
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3724      	adds	r7, #36	@ 0x24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr

08001a84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a94:	d301      	bcc.n	8001a9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a96:	2301      	movs	r3, #1
 8001a98:	e00f      	b.n	8001aba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac4 <SysTick_Config+0x40>)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aa2:	210f      	movs	r1, #15
 8001aa4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001aa8:	f7ff ff90 	bl	80019cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aac:	4b05      	ldr	r3, [pc, #20]	@ (8001ac4 <SysTick_Config+0x40>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ab2:	4b04      	ldr	r3, [pc, #16]	@ (8001ac4 <SysTick_Config+0x40>)
 8001ab4:	2207      	movs	r2, #7
 8001ab6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	e000e010 	.word	0xe000e010

08001ac8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f7ff ff09 	bl	80018e8 <__NVIC_SetPriorityGrouping>
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b086      	sub	sp, #24
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	60b9      	str	r1, [r7, #8]
 8001ae8:	607a      	str	r2, [r7, #4]
 8001aea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001af0:	f7ff ff1e 	bl	8001930 <__NVIC_GetPriorityGrouping>
 8001af4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	68b9      	ldr	r1, [r7, #8]
 8001afa:	6978      	ldr	r0, [r7, #20]
 8001afc:	f7ff ff90 	bl	8001a20 <NVIC_EncodePriority>
 8001b00:	4602      	mov	r2, r0
 8001b02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b06:	4611      	mov	r1, r2
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff ff5f 	bl	80019cc <__NVIC_SetPriority>
}
 8001b0e:	bf00      	nop
 8001b10:	3718      	adds	r7, #24
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b082      	sub	sp, #8
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff ff11 	bl	800194c <__NVIC_EnableIRQ>
}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b082      	sub	sp, #8
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	4603      	mov	r3, r0
 8001b3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff ff1f 	bl	8001984 <__NVIC_DisableIRQ>
}
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b082      	sub	sp, #8
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f7ff ff94 	bl	8001a84 <SysTick_Config>
 8001b5c:	4603      	mov	r3, r0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
	...

08001b68 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b70:	2300      	movs	r3, #0
 8001b72:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d101      	bne.n	8001b7e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e059      	b.n	8001c32 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	461a      	mov	r2, r3
 8001b84:	4b2d      	ldr	r3, [pc, #180]	@ (8001c3c <HAL_DMA_Init+0xd4>)
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d80f      	bhi.n	8001baa <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	461a      	mov	r2, r3
 8001b90:	4b2b      	ldr	r3, [pc, #172]	@ (8001c40 <HAL_DMA_Init+0xd8>)
 8001b92:	4413      	add	r3, r2
 8001b94:	4a2b      	ldr	r2, [pc, #172]	@ (8001c44 <HAL_DMA_Init+0xdc>)
 8001b96:	fba2 2303 	umull	r2, r3, r2, r3
 8001b9a:	091b      	lsrs	r3, r3, #4
 8001b9c:	009a      	lsls	r2, r3, #2
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a28      	ldr	r2, [pc, #160]	@ (8001c48 <HAL_DMA_Init+0xe0>)
 8001ba6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001ba8:	e00e      	b.n	8001bc8 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	461a      	mov	r2, r3
 8001bb0:	4b26      	ldr	r3, [pc, #152]	@ (8001c4c <HAL_DMA_Init+0xe4>)
 8001bb2:	4413      	add	r3, r2
 8001bb4:	4a23      	ldr	r2, [pc, #140]	@ (8001c44 <HAL_DMA_Init+0xdc>)
 8001bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001bba:	091b      	lsrs	r3, r3, #4
 8001bbc:	009a      	lsls	r2, r3, #2
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4a22      	ldr	r2, [pc, #136]	@ (8001c50 <HAL_DMA_Init+0xe8>)
 8001bc6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2202      	movs	r2, #2
 8001bcc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001bde:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001be2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001bec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	695b      	ldr	r3, [r3, #20]
 8001bfe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	69db      	ldr	r3, [r3, #28]
 8001c0a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c0c:	68fa      	ldr	r2, [r7, #12]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2201      	movs	r2, #1
 8001c24:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3714      	adds	r7, #20
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bc80      	pop	{r7}
 8001c3a:	4770      	bx	lr
 8001c3c:	40020407 	.word	0x40020407
 8001c40:	bffdfff8 	.word	0xbffdfff8
 8001c44:	cccccccd 	.word	0xcccccccd
 8001c48:	40020000 	.word	0x40020000
 8001c4c:	bffdfbf8 	.word	0xbffdfbf8
 8001c50:	40020400 	.word	0x40020400

08001c54 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e05c      	b.n	8001d20 <HAL_DMA_DeInit+0xcc>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f022 0201 	bic.w	r2, r2, #1
 8001c74:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2200      	movs	r2, #0
 8001c84:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2200      	movs	r2, #0
 8001c94:	60da      	str	r2, [r3, #12]

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	4b23      	ldr	r3, [pc, #140]	@ (8001d2c <HAL_DMA_DeInit+0xd8>)
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d80f      	bhi.n	8001cc2 <HAL_DMA_DeInit+0x6e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	4b21      	ldr	r3, [pc, #132]	@ (8001d30 <HAL_DMA_DeInit+0xdc>)
 8001caa:	4413      	add	r3, r2
 8001cac:	4a21      	ldr	r2, [pc, #132]	@ (8001d34 <HAL_DMA_DeInit+0xe0>)
 8001cae:	fba2 2303 	umull	r2, r3, r2, r3
 8001cb2:	091b      	lsrs	r3, r3, #4
 8001cb4:	009a      	lsls	r2, r3, #2
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a1e      	ldr	r2, [pc, #120]	@ (8001d38 <HAL_DMA_DeInit+0xe4>)
 8001cbe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001cc0:	e00e      	b.n	8001ce0 <HAL_DMA_DeInit+0x8c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	4b1c      	ldr	r3, [pc, #112]	@ (8001d3c <HAL_DMA_DeInit+0xe8>)
 8001cca:	4413      	add	r3, r2
 8001ccc:	4a19      	ldr	r2, [pc, #100]	@ (8001d34 <HAL_DMA_DeInit+0xe0>)
 8001cce:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd2:	091b      	lsrs	r3, r3, #4
 8001cd4:	009a      	lsls	r2, r3, #2
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a18      	ldr	r2, [pc, #96]	@ (8001d40 <HAL_DMA_DeInit+0xec>)
 8001cde:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ce8:	2101      	movs	r1, #1
 8001cea:	fa01 f202 	lsl.w	r2, r1, r2
 8001cee:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2200      	movs	r2, #0
 8001d12:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001d1e:	2300      	movs	r3, #0
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	40020407 	.word	0x40020407
 8001d30:	bffdfff8 	.word	0xbffdfff8
 8001d34:	cccccccd 	.word	0xcccccccd
 8001d38:	40020000 	.word	0x40020000
 8001d3c:	bffdfbf8 	.word	0xbffdfbf8
 8001d40:	40020400 	.word	0x40020400

08001d44 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
 8001d50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d52:	2300      	movs	r3, #0
 8001d54:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d101      	bne.n	8001d64 <HAL_DMA_Start_IT+0x20>
 8001d60:	2302      	movs	r3, #2
 8001d62:	e04b      	b.n	8001dfc <HAL_DMA_Start_IT+0xb8>
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2201      	movs	r2, #1
 8001d68:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d13a      	bne.n	8001dee <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	2202      	movs	r2, #2
 8001d7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2200      	movs	r2, #0
 8001d84:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f022 0201 	bic.w	r2, r2, #1
 8001d94:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	68b9      	ldr	r1, [r7, #8]
 8001d9c:	68f8      	ldr	r0, [r7, #12]
 8001d9e:	f000 fbb1 	bl	8002504 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d008      	beq.n	8001dbc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f042 020e 	orr.w	r2, r2, #14
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	e00f      	b.n	8001ddc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f022 0204 	bic.w	r2, r2, #4
 8001dca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f042 020a 	orr.w	r2, r2, #10
 8001dda:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f042 0201 	orr.w	r2, r2, #1
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	e005      	b.n	8001dfa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2200      	movs	r2, #0
 8001df2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001df6:	2302      	movs	r3, #2
 8001df8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001dfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3718      	adds	r7, #24
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d008      	beq.n	8001e2e <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2204      	movs	r2, #4
 8001e20:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e020      	b.n	8001e70 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f022 020e 	bic.w	r2, r2, #14
 8001e3c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f022 0201 	bic.w	r2, r2, #1
 8001e4c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e56:	2101      	movs	r1, #1
 8001e58:	fa01 f202 	lsl.w	r2, r1, r2
 8001e5c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2201      	movs	r2, #1
 8001e62:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3714      	adds	r7, #20
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr
	...

08001e7c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e84:	2300      	movs	r3, #0
 8001e86:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d005      	beq.n	8001ea0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2204      	movs	r2, #4
 8001e98:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	73fb      	strb	r3, [r7, #15]
 8001e9e:	e0d6      	b.n	800204e <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f022 020e 	bic.w	r2, r2, #14
 8001eae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f022 0201 	bic.w	r2, r2, #1
 8001ebe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	4b64      	ldr	r3, [pc, #400]	@ (8002058 <HAL_DMA_Abort_IT+0x1dc>)
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d958      	bls.n	8001f7e <HAL_DMA_Abort_IT+0x102>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a62      	ldr	r2, [pc, #392]	@ (800205c <HAL_DMA_Abort_IT+0x1e0>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d04f      	beq.n	8001f76 <HAL_DMA_Abort_IT+0xfa>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a61      	ldr	r2, [pc, #388]	@ (8002060 <HAL_DMA_Abort_IT+0x1e4>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d048      	beq.n	8001f72 <HAL_DMA_Abort_IT+0xf6>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a5f      	ldr	r2, [pc, #380]	@ (8002064 <HAL_DMA_Abort_IT+0x1e8>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d040      	beq.n	8001f6c <HAL_DMA_Abort_IT+0xf0>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a5e      	ldr	r2, [pc, #376]	@ (8002068 <HAL_DMA_Abort_IT+0x1ec>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d038      	beq.n	8001f66 <HAL_DMA_Abort_IT+0xea>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a5c      	ldr	r2, [pc, #368]	@ (800206c <HAL_DMA_Abort_IT+0x1f0>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d030      	beq.n	8001f60 <HAL_DMA_Abort_IT+0xe4>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a5b      	ldr	r2, [pc, #364]	@ (8002070 <HAL_DMA_Abort_IT+0x1f4>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d028      	beq.n	8001f5a <HAL_DMA_Abort_IT+0xde>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a52      	ldr	r2, [pc, #328]	@ (8002058 <HAL_DMA_Abort_IT+0x1dc>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d020      	beq.n	8001f54 <HAL_DMA_Abort_IT+0xd8>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a57      	ldr	r2, [pc, #348]	@ (8002074 <HAL_DMA_Abort_IT+0x1f8>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d019      	beq.n	8001f50 <HAL_DMA_Abort_IT+0xd4>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a55      	ldr	r2, [pc, #340]	@ (8002078 <HAL_DMA_Abort_IT+0x1fc>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d012      	beq.n	8001f4c <HAL_DMA_Abort_IT+0xd0>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a54      	ldr	r2, [pc, #336]	@ (800207c <HAL_DMA_Abort_IT+0x200>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d00a      	beq.n	8001f46 <HAL_DMA_Abort_IT+0xca>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a52      	ldr	r2, [pc, #328]	@ (8002080 <HAL_DMA_Abort_IT+0x204>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d102      	bne.n	8001f40 <HAL_DMA_Abort_IT+0xc4>
 8001f3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f3e:	e01b      	b.n	8001f78 <HAL_DMA_Abort_IT+0xfc>
 8001f40:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f44:	e018      	b.n	8001f78 <HAL_DMA_Abort_IT+0xfc>
 8001f46:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f4a:	e015      	b.n	8001f78 <HAL_DMA_Abort_IT+0xfc>
 8001f4c:	2310      	movs	r3, #16
 8001f4e:	e013      	b.n	8001f78 <HAL_DMA_Abort_IT+0xfc>
 8001f50:	2301      	movs	r3, #1
 8001f52:	e011      	b.n	8001f78 <HAL_DMA_Abort_IT+0xfc>
 8001f54:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f58:	e00e      	b.n	8001f78 <HAL_DMA_Abort_IT+0xfc>
 8001f5a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001f5e:	e00b      	b.n	8001f78 <HAL_DMA_Abort_IT+0xfc>
 8001f60:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f64:	e008      	b.n	8001f78 <HAL_DMA_Abort_IT+0xfc>
 8001f66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f6a:	e005      	b.n	8001f78 <HAL_DMA_Abort_IT+0xfc>
 8001f6c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f70:	e002      	b.n	8001f78 <HAL_DMA_Abort_IT+0xfc>
 8001f72:	2310      	movs	r3, #16
 8001f74:	e000      	b.n	8001f78 <HAL_DMA_Abort_IT+0xfc>
 8001f76:	2301      	movs	r3, #1
 8001f78:	4a42      	ldr	r2, [pc, #264]	@ (8002084 <HAL_DMA_Abort_IT+0x208>)
 8001f7a:	6053      	str	r3, [r2, #4]
 8001f7c:	e057      	b.n	800202e <HAL_DMA_Abort_IT+0x1b2>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a36      	ldr	r2, [pc, #216]	@ (800205c <HAL_DMA_Abort_IT+0x1e0>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d04f      	beq.n	8002028 <HAL_DMA_Abort_IT+0x1ac>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a34      	ldr	r2, [pc, #208]	@ (8002060 <HAL_DMA_Abort_IT+0x1e4>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d048      	beq.n	8002024 <HAL_DMA_Abort_IT+0x1a8>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a33      	ldr	r2, [pc, #204]	@ (8002064 <HAL_DMA_Abort_IT+0x1e8>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d040      	beq.n	800201e <HAL_DMA_Abort_IT+0x1a2>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a31      	ldr	r2, [pc, #196]	@ (8002068 <HAL_DMA_Abort_IT+0x1ec>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d038      	beq.n	8002018 <HAL_DMA_Abort_IT+0x19c>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a30      	ldr	r2, [pc, #192]	@ (800206c <HAL_DMA_Abort_IT+0x1f0>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d030      	beq.n	8002012 <HAL_DMA_Abort_IT+0x196>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a2e      	ldr	r2, [pc, #184]	@ (8002070 <HAL_DMA_Abort_IT+0x1f4>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d028      	beq.n	800200c <HAL_DMA_Abort_IT+0x190>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a26      	ldr	r2, [pc, #152]	@ (8002058 <HAL_DMA_Abort_IT+0x1dc>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d020      	beq.n	8002006 <HAL_DMA_Abort_IT+0x18a>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a2a      	ldr	r2, [pc, #168]	@ (8002074 <HAL_DMA_Abort_IT+0x1f8>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d019      	beq.n	8002002 <HAL_DMA_Abort_IT+0x186>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a29      	ldr	r2, [pc, #164]	@ (8002078 <HAL_DMA_Abort_IT+0x1fc>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d012      	beq.n	8001ffe <HAL_DMA_Abort_IT+0x182>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a27      	ldr	r2, [pc, #156]	@ (800207c <HAL_DMA_Abort_IT+0x200>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d00a      	beq.n	8001ff8 <HAL_DMA_Abort_IT+0x17c>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a26      	ldr	r2, [pc, #152]	@ (8002080 <HAL_DMA_Abort_IT+0x204>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d102      	bne.n	8001ff2 <HAL_DMA_Abort_IT+0x176>
 8001fec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ff0:	e01b      	b.n	800202a <HAL_DMA_Abort_IT+0x1ae>
 8001ff2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ff6:	e018      	b.n	800202a <HAL_DMA_Abort_IT+0x1ae>
 8001ff8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ffc:	e015      	b.n	800202a <HAL_DMA_Abort_IT+0x1ae>
 8001ffe:	2310      	movs	r3, #16
 8002000:	e013      	b.n	800202a <HAL_DMA_Abort_IT+0x1ae>
 8002002:	2301      	movs	r3, #1
 8002004:	e011      	b.n	800202a <HAL_DMA_Abort_IT+0x1ae>
 8002006:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800200a:	e00e      	b.n	800202a <HAL_DMA_Abort_IT+0x1ae>
 800200c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002010:	e00b      	b.n	800202a <HAL_DMA_Abort_IT+0x1ae>
 8002012:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002016:	e008      	b.n	800202a <HAL_DMA_Abort_IT+0x1ae>
 8002018:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800201c:	e005      	b.n	800202a <HAL_DMA_Abort_IT+0x1ae>
 800201e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002022:	e002      	b.n	800202a <HAL_DMA_Abort_IT+0x1ae>
 8002024:	2310      	movs	r3, #16
 8002026:	e000      	b.n	800202a <HAL_DMA_Abort_IT+0x1ae>
 8002028:	2301      	movs	r3, #1
 800202a:	4a17      	ldr	r2, [pc, #92]	@ (8002088 <HAL_DMA_Abort_IT+0x20c>)
 800202c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2201      	movs	r2, #1
 8002032:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002042:	2b00      	cmp	r3, #0
 8002044:	d003      	beq.n	800204e <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	4798      	blx	r3
    } 
  }
  return status;
 800204e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3710      	adds	r7, #16
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	40020080 	.word	0x40020080
 800205c:	40020008 	.word	0x40020008
 8002060:	4002001c 	.word	0x4002001c
 8002064:	40020030 	.word	0x40020030
 8002068:	40020044 	.word	0x40020044
 800206c:	40020058 	.word	0x40020058
 8002070:	4002006c 	.word	0x4002006c
 8002074:	40020408 	.word	0x40020408
 8002078:	4002041c 	.word	0x4002041c
 800207c:	40020430 	.word	0x40020430
 8002080:	40020444 	.word	0x40020444
 8002084:	40020400 	.word	0x40020400
 8002088:	40020000 	.word	0x40020000

0800208c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a8:	2204      	movs	r2, #4
 80020aa:	409a      	lsls	r2, r3
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	4013      	ands	r3, r2
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	f000 80f1 	beq.w	8002298 <HAL_DMA_IRQHandler+0x20c>
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	f003 0304 	and.w	r3, r3, #4
 80020bc:	2b00      	cmp	r3, #0
 80020be:	f000 80eb 	beq.w	8002298 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0320 	and.w	r3, r3, #32
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d107      	bne.n	80020e0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f022 0204 	bic.w	r2, r2, #4
 80020de:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	461a      	mov	r2, r3
 80020e6:	4b5f      	ldr	r3, [pc, #380]	@ (8002264 <HAL_DMA_IRQHandler+0x1d8>)
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d958      	bls.n	800219e <HAL_DMA_IRQHandler+0x112>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a5d      	ldr	r2, [pc, #372]	@ (8002268 <HAL_DMA_IRQHandler+0x1dc>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d04f      	beq.n	8002196 <HAL_DMA_IRQHandler+0x10a>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a5c      	ldr	r2, [pc, #368]	@ (800226c <HAL_DMA_IRQHandler+0x1e0>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d048      	beq.n	8002192 <HAL_DMA_IRQHandler+0x106>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a5a      	ldr	r2, [pc, #360]	@ (8002270 <HAL_DMA_IRQHandler+0x1e4>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d040      	beq.n	800218c <HAL_DMA_IRQHandler+0x100>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a59      	ldr	r2, [pc, #356]	@ (8002274 <HAL_DMA_IRQHandler+0x1e8>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d038      	beq.n	8002186 <HAL_DMA_IRQHandler+0xfa>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a57      	ldr	r2, [pc, #348]	@ (8002278 <HAL_DMA_IRQHandler+0x1ec>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d030      	beq.n	8002180 <HAL_DMA_IRQHandler+0xf4>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a56      	ldr	r2, [pc, #344]	@ (800227c <HAL_DMA_IRQHandler+0x1f0>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d028      	beq.n	800217a <HAL_DMA_IRQHandler+0xee>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a4d      	ldr	r2, [pc, #308]	@ (8002264 <HAL_DMA_IRQHandler+0x1d8>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d020      	beq.n	8002174 <HAL_DMA_IRQHandler+0xe8>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a52      	ldr	r2, [pc, #328]	@ (8002280 <HAL_DMA_IRQHandler+0x1f4>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d019      	beq.n	8002170 <HAL_DMA_IRQHandler+0xe4>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a50      	ldr	r2, [pc, #320]	@ (8002284 <HAL_DMA_IRQHandler+0x1f8>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d012      	beq.n	800216c <HAL_DMA_IRQHandler+0xe0>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a4f      	ldr	r2, [pc, #316]	@ (8002288 <HAL_DMA_IRQHandler+0x1fc>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d00a      	beq.n	8002166 <HAL_DMA_IRQHandler+0xda>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a4d      	ldr	r2, [pc, #308]	@ (800228c <HAL_DMA_IRQHandler+0x200>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d102      	bne.n	8002160 <HAL_DMA_IRQHandler+0xd4>
 800215a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800215e:	e01b      	b.n	8002198 <HAL_DMA_IRQHandler+0x10c>
 8002160:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002164:	e018      	b.n	8002198 <HAL_DMA_IRQHandler+0x10c>
 8002166:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800216a:	e015      	b.n	8002198 <HAL_DMA_IRQHandler+0x10c>
 800216c:	2340      	movs	r3, #64	@ 0x40
 800216e:	e013      	b.n	8002198 <HAL_DMA_IRQHandler+0x10c>
 8002170:	2304      	movs	r3, #4
 8002172:	e011      	b.n	8002198 <HAL_DMA_IRQHandler+0x10c>
 8002174:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002178:	e00e      	b.n	8002198 <HAL_DMA_IRQHandler+0x10c>
 800217a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800217e:	e00b      	b.n	8002198 <HAL_DMA_IRQHandler+0x10c>
 8002180:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002184:	e008      	b.n	8002198 <HAL_DMA_IRQHandler+0x10c>
 8002186:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800218a:	e005      	b.n	8002198 <HAL_DMA_IRQHandler+0x10c>
 800218c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002190:	e002      	b.n	8002198 <HAL_DMA_IRQHandler+0x10c>
 8002192:	2340      	movs	r3, #64	@ 0x40
 8002194:	e000      	b.n	8002198 <HAL_DMA_IRQHandler+0x10c>
 8002196:	2304      	movs	r3, #4
 8002198:	4a3d      	ldr	r2, [pc, #244]	@ (8002290 <HAL_DMA_IRQHandler+0x204>)
 800219a:	6053      	str	r3, [r2, #4]
 800219c:	e057      	b.n	800224e <HAL_DMA_IRQHandler+0x1c2>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a31      	ldr	r2, [pc, #196]	@ (8002268 <HAL_DMA_IRQHandler+0x1dc>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d04f      	beq.n	8002248 <HAL_DMA_IRQHandler+0x1bc>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a2f      	ldr	r2, [pc, #188]	@ (800226c <HAL_DMA_IRQHandler+0x1e0>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d048      	beq.n	8002244 <HAL_DMA_IRQHandler+0x1b8>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a2e      	ldr	r2, [pc, #184]	@ (8002270 <HAL_DMA_IRQHandler+0x1e4>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d040      	beq.n	800223e <HAL_DMA_IRQHandler+0x1b2>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a2c      	ldr	r2, [pc, #176]	@ (8002274 <HAL_DMA_IRQHandler+0x1e8>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d038      	beq.n	8002238 <HAL_DMA_IRQHandler+0x1ac>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a2b      	ldr	r2, [pc, #172]	@ (8002278 <HAL_DMA_IRQHandler+0x1ec>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d030      	beq.n	8002232 <HAL_DMA_IRQHandler+0x1a6>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a29      	ldr	r2, [pc, #164]	@ (800227c <HAL_DMA_IRQHandler+0x1f0>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d028      	beq.n	800222c <HAL_DMA_IRQHandler+0x1a0>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a21      	ldr	r2, [pc, #132]	@ (8002264 <HAL_DMA_IRQHandler+0x1d8>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d020      	beq.n	8002226 <HAL_DMA_IRQHandler+0x19a>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a25      	ldr	r2, [pc, #148]	@ (8002280 <HAL_DMA_IRQHandler+0x1f4>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d019      	beq.n	8002222 <HAL_DMA_IRQHandler+0x196>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a24      	ldr	r2, [pc, #144]	@ (8002284 <HAL_DMA_IRQHandler+0x1f8>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d012      	beq.n	800221e <HAL_DMA_IRQHandler+0x192>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a22      	ldr	r2, [pc, #136]	@ (8002288 <HAL_DMA_IRQHandler+0x1fc>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d00a      	beq.n	8002218 <HAL_DMA_IRQHandler+0x18c>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a21      	ldr	r2, [pc, #132]	@ (800228c <HAL_DMA_IRQHandler+0x200>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d102      	bne.n	8002212 <HAL_DMA_IRQHandler+0x186>
 800220c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002210:	e01b      	b.n	800224a <HAL_DMA_IRQHandler+0x1be>
 8002212:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002216:	e018      	b.n	800224a <HAL_DMA_IRQHandler+0x1be>
 8002218:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800221c:	e015      	b.n	800224a <HAL_DMA_IRQHandler+0x1be>
 800221e:	2340      	movs	r3, #64	@ 0x40
 8002220:	e013      	b.n	800224a <HAL_DMA_IRQHandler+0x1be>
 8002222:	2304      	movs	r3, #4
 8002224:	e011      	b.n	800224a <HAL_DMA_IRQHandler+0x1be>
 8002226:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800222a:	e00e      	b.n	800224a <HAL_DMA_IRQHandler+0x1be>
 800222c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002230:	e00b      	b.n	800224a <HAL_DMA_IRQHandler+0x1be>
 8002232:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002236:	e008      	b.n	800224a <HAL_DMA_IRQHandler+0x1be>
 8002238:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800223c:	e005      	b.n	800224a <HAL_DMA_IRQHandler+0x1be>
 800223e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002242:	e002      	b.n	800224a <HAL_DMA_IRQHandler+0x1be>
 8002244:	2340      	movs	r3, #64	@ 0x40
 8002246:	e000      	b.n	800224a <HAL_DMA_IRQHandler+0x1be>
 8002248:	2304      	movs	r3, #4
 800224a:	4a12      	ldr	r2, [pc, #72]	@ (8002294 <HAL_DMA_IRQHandler+0x208>)
 800224c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002252:	2b00      	cmp	r3, #0
 8002254:	f000 8136 	beq.w	80024c4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002260:	e130      	b.n	80024c4 <HAL_DMA_IRQHandler+0x438>
 8002262:	bf00      	nop
 8002264:	40020080 	.word	0x40020080
 8002268:	40020008 	.word	0x40020008
 800226c:	4002001c 	.word	0x4002001c
 8002270:	40020030 	.word	0x40020030
 8002274:	40020044 	.word	0x40020044
 8002278:	40020058 	.word	0x40020058
 800227c:	4002006c 	.word	0x4002006c
 8002280:	40020408 	.word	0x40020408
 8002284:	4002041c 	.word	0x4002041c
 8002288:	40020430 	.word	0x40020430
 800228c:	40020444 	.word	0x40020444
 8002290:	40020400 	.word	0x40020400
 8002294:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229c:	2202      	movs	r2, #2
 800229e:	409a      	lsls	r2, r3
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	4013      	ands	r3, r2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	f000 80dd 	beq.w	8002464 <HAL_DMA_IRQHandler+0x3d8>
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f000 80d7 	beq.w	8002464 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 0320 	and.w	r3, r3, #32
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d10b      	bne.n	80022dc <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f022 020a 	bic.w	r2, r2, #10
 80022d2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	461a      	mov	r2, r3
 80022e2:	4b7b      	ldr	r3, [pc, #492]	@ (80024d0 <HAL_DMA_IRQHandler+0x444>)
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d958      	bls.n	800239a <HAL_DMA_IRQHandler+0x30e>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a79      	ldr	r2, [pc, #484]	@ (80024d4 <HAL_DMA_IRQHandler+0x448>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d04f      	beq.n	8002392 <HAL_DMA_IRQHandler+0x306>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a78      	ldr	r2, [pc, #480]	@ (80024d8 <HAL_DMA_IRQHandler+0x44c>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d048      	beq.n	800238e <HAL_DMA_IRQHandler+0x302>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a76      	ldr	r2, [pc, #472]	@ (80024dc <HAL_DMA_IRQHandler+0x450>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d040      	beq.n	8002388 <HAL_DMA_IRQHandler+0x2fc>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a75      	ldr	r2, [pc, #468]	@ (80024e0 <HAL_DMA_IRQHandler+0x454>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d038      	beq.n	8002382 <HAL_DMA_IRQHandler+0x2f6>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a73      	ldr	r2, [pc, #460]	@ (80024e4 <HAL_DMA_IRQHandler+0x458>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d030      	beq.n	800237c <HAL_DMA_IRQHandler+0x2f0>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a72      	ldr	r2, [pc, #456]	@ (80024e8 <HAL_DMA_IRQHandler+0x45c>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d028      	beq.n	8002376 <HAL_DMA_IRQHandler+0x2ea>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a69      	ldr	r2, [pc, #420]	@ (80024d0 <HAL_DMA_IRQHandler+0x444>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d020      	beq.n	8002370 <HAL_DMA_IRQHandler+0x2e4>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a6e      	ldr	r2, [pc, #440]	@ (80024ec <HAL_DMA_IRQHandler+0x460>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d019      	beq.n	800236c <HAL_DMA_IRQHandler+0x2e0>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a6c      	ldr	r2, [pc, #432]	@ (80024f0 <HAL_DMA_IRQHandler+0x464>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d012      	beq.n	8002368 <HAL_DMA_IRQHandler+0x2dc>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a6b      	ldr	r2, [pc, #428]	@ (80024f4 <HAL_DMA_IRQHandler+0x468>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d00a      	beq.n	8002362 <HAL_DMA_IRQHandler+0x2d6>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a69      	ldr	r2, [pc, #420]	@ (80024f8 <HAL_DMA_IRQHandler+0x46c>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d102      	bne.n	800235c <HAL_DMA_IRQHandler+0x2d0>
 8002356:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800235a:	e01b      	b.n	8002394 <HAL_DMA_IRQHandler+0x308>
 800235c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002360:	e018      	b.n	8002394 <HAL_DMA_IRQHandler+0x308>
 8002362:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002366:	e015      	b.n	8002394 <HAL_DMA_IRQHandler+0x308>
 8002368:	2320      	movs	r3, #32
 800236a:	e013      	b.n	8002394 <HAL_DMA_IRQHandler+0x308>
 800236c:	2302      	movs	r3, #2
 800236e:	e011      	b.n	8002394 <HAL_DMA_IRQHandler+0x308>
 8002370:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002374:	e00e      	b.n	8002394 <HAL_DMA_IRQHandler+0x308>
 8002376:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800237a:	e00b      	b.n	8002394 <HAL_DMA_IRQHandler+0x308>
 800237c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002380:	e008      	b.n	8002394 <HAL_DMA_IRQHandler+0x308>
 8002382:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002386:	e005      	b.n	8002394 <HAL_DMA_IRQHandler+0x308>
 8002388:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800238c:	e002      	b.n	8002394 <HAL_DMA_IRQHandler+0x308>
 800238e:	2320      	movs	r3, #32
 8002390:	e000      	b.n	8002394 <HAL_DMA_IRQHandler+0x308>
 8002392:	2302      	movs	r3, #2
 8002394:	4a59      	ldr	r2, [pc, #356]	@ (80024fc <HAL_DMA_IRQHandler+0x470>)
 8002396:	6053      	str	r3, [r2, #4]
 8002398:	e057      	b.n	800244a <HAL_DMA_IRQHandler+0x3be>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a4d      	ldr	r2, [pc, #308]	@ (80024d4 <HAL_DMA_IRQHandler+0x448>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d04f      	beq.n	8002444 <HAL_DMA_IRQHandler+0x3b8>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a4b      	ldr	r2, [pc, #300]	@ (80024d8 <HAL_DMA_IRQHandler+0x44c>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d048      	beq.n	8002440 <HAL_DMA_IRQHandler+0x3b4>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a4a      	ldr	r2, [pc, #296]	@ (80024dc <HAL_DMA_IRQHandler+0x450>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d040      	beq.n	800243a <HAL_DMA_IRQHandler+0x3ae>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a48      	ldr	r2, [pc, #288]	@ (80024e0 <HAL_DMA_IRQHandler+0x454>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d038      	beq.n	8002434 <HAL_DMA_IRQHandler+0x3a8>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a47      	ldr	r2, [pc, #284]	@ (80024e4 <HAL_DMA_IRQHandler+0x458>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d030      	beq.n	800242e <HAL_DMA_IRQHandler+0x3a2>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a45      	ldr	r2, [pc, #276]	@ (80024e8 <HAL_DMA_IRQHandler+0x45c>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d028      	beq.n	8002428 <HAL_DMA_IRQHandler+0x39c>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a3d      	ldr	r2, [pc, #244]	@ (80024d0 <HAL_DMA_IRQHandler+0x444>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d020      	beq.n	8002422 <HAL_DMA_IRQHandler+0x396>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a41      	ldr	r2, [pc, #260]	@ (80024ec <HAL_DMA_IRQHandler+0x460>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d019      	beq.n	800241e <HAL_DMA_IRQHandler+0x392>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a40      	ldr	r2, [pc, #256]	@ (80024f0 <HAL_DMA_IRQHandler+0x464>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d012      	beq.n	800241a <HAL_DMA_IRQHandler+0x38e>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a3e      	ldr	r2, [pc, #248]	@ (80024f4 <HAL_DMA_IRQHandler+0x468>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d00a      	beq.n	8002414 <HAL_DMA_IRQHandler+0x388>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a3d      	ldr	r2, [pc, #244]	@ (80024f8 <HAL_DMA_IRQHandler+0x46c>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d102      	bne.n	800240e <HAL_DMA_IRQHandler+0x382>
 8002408:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800240c:	e01b      	b.n	8002446 <HAL_DMA_IRQHandler+0x3ba>
 800240e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002412:	e018      	b.n	8002446 <HAL_DMA_IRQHandler+0x3ba>
 8002414:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002418:	e015      	b.n	8002446 <HAL_DMA_IRQHandler+0x3ba>
 800241a:	2320      	movs	r3, #32
 800241c:	e013      	b.n	8002446 <HAL_DMA_IRQHandler+0x3ba>
 800241e:	2302      	movs	r3, #2
 8002420:	e011      	b.n	8002446 <HAL_DMA_IRQHandler+0x3ba>
 8002422:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002426:	e00e      	b.n	8002446 <HAL_DMA_IRQHandler+0x3ba>
 8002428:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800242c:	e00b      	b.n	8002446 <HAL_DMA_IRQHandler+0x3ba>
 800242e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002432:	e008      	b.n	8002446 <HAL_DMA_IRQHandler+0x3ba>
 8002434:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002438:	e005      	b.n	8002446 <HAL_DMA_IRQHandler+0x3ba>
 800243a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800243e:	e002      	b.n	8002446 <HAL_DMA_IRQHandler+0x3ba>
 8002440:	2320      	movs	r3, #32
 8002442:	e000      	b.n	8002446 <HAL_DMA_IRQHandler+0x3ba>
 8002444:	2302      	movs	r3, #2
 8002446:	4a2e      	ldr	r2, [pc, #184]	@ (8002500 <HAL_DMA_IRQHandler+0x474>)
 8002448:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002456:	2b00      	cmp	r3, #0
 8002458:	d034      	beq.n	80024c4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002462:	e02f      	b.n	80024c4 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002468:	2208      	movs	r2, #8
 800246a:	409a      	lsls	r2, r3
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	4013      	ands	r3, r2
 8002470:	2b00      	cmp	r3, #0
 8002472:	d028      	beq.n	80024c6 <HAL_DMA_IRQHandler+0x43a>
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	f003 0308 	and.w	r3, r3, #8
 800247a:	2b00      	cmp	r3, #0
 800247c:	d023      	beq.n	80024c6 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 020e 	bic.w	r2, r2, #14
 800248c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002496:	2101      	movs	r1, #1
 8002498:	fa01 f202 	lsl.w	r2, r1, r2
 800249c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2201      	movs	r2, #1
 80024a2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d004      	beq.n	80024c6 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	4798      	blx	r3
    }
  }
  return;
 80024c4:	bf00      	nop
 80024c6:	bf00      	nop
}
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40020080 	.word	0x40020080
 80024d4:	40020008 	.word	0x40020008
 80024d8:	4002001c 	.word	0x4002001c
 80024dc:	40020030 	.word	0x40020030
 80024e0:	40020044 	.word	0x40020044
 80024e4:	40020058 	.word	0x40020058
 80024e8:	4002006c 	.word	0x4002006c
 80024ec:	40020408 	.word	0x40020408
 80024f0:	4002041c 	.word	0x4002041c
 80024f4:	40020430 	.word	0x40020430
 80024f8:	40020444 	.word	0x40020444
 80024fc:	40020400 	.word	0x40020400
 8002500:	40020000 	.word	0x40020000

08002504 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
 8002510:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800251a:	2101      	movs	r1, #1
 800251c:	fa01 f202 	lsl.w	r2, r1, r2
 8002520:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	2b10      	cmp	r3, #16
 8002530:	d108      	bne.n	8002544 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	68ba      	ldr	r2, [r7, #8]
 8002540:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002542:	e007      	b.n	8002554 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	68ba      	ldr	r2, [r7, #8]
 800254a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	60da      	str	r2, [r3, #12]
}
 8002554:	bf00      	nop
 8002556:	3714      	adds	r7, #20
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr
	...

08002560 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b088      	sub	sp, #32
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8002568:	2300      	movs	r3, #0
 800256a:	61fb      	str	r3, [r7, #28]
 800256c:	2300      	movs	r3, #0
 800256e:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8002570:	4ba4      	ldr	r3, [pc, #656]	@ (8002804 <HAL_ETH_Init+0x2a4>)
 8002572:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8002574:	2300      	movs	r3, #0
 8002576:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8002578:	2300      	movs	r3, #0
 800257a:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e153      	b.n	800282e <HAL_ETH_Init+0x2ce>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b00      	cmp	r3, #0
 8002590:	d106      	bne.n	80025a0 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f003 fb16 	bl	8005bcc <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Select MII or RMII Mode*/
  AFIO->MAPR &= ~(AFIO_MAPR_MII_RMII_SEL);
 80025a0:	4b99      	ldr	r3, [pc, #612]	@ (8002808 <HAL_ETH_Init+0x2a8>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	4a98      	ldr	r2, [pc, #608]	@ (8002808 <HAL_ETH_Init+0x2a8>)
 80025a6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80025aa:	6053      	str	r3, [r2, #4]
  AFIO->MAPR |= (uint32_t)heth->Init.MediaInterface;
 80025ac:	4b96      	ldr	r3, [pc, #600]	@ (8002808 <HAL_ETH_Init+0x2a8>)
 80025ae:	685a      	ldr	r2, [r3, #4]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	4994      	ldr	r1, [pc, #592]	@ (8002808 <HAL_ETH_Init+0x2a8>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	687a      	ldr	r2, [r7, #4]
 80025c6:	6812      	ldr	r2, [r2, #0]
 80025c8:	f043 0301 	orr.w	r3, r3, #1
 80025cc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80025d0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025d2:	f7ff f95b 	bl	800188c <HAL_GetTick>
 80025d6:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80025d8:	e011      	b.n	80025fe <HAL_ETH_Init+0x9e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 80025da:	f7ff f957 	bl	800188c <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80025e8:	d909      	bls.n	80025fe <HAL_ETH_Init+0x9e>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2203      	movs	r2, #3
 80025ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e117      	b.n	800282e <HAL_ETH_Init+0x2ce>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0301 	and.w	r3, r3, #1
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1e4      	bne.n	80025da <HAL_ETH_Init+0x7a>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	f023 031c 	bic.w	r3, r3, #28
 800261e:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002620:	f002 fa3c 	bl	8004a9c <HAL_RCC_GetHCLKFreq>
 8002624:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8002626:	69bb      	ldr	r3, [r7, #24]
 8002628:	4a78      	ldr	r2, [pc, #480]	@ (800280c <HAL_ETH_Init+0x2ac>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d908      	bls.n	8002640 <HAL_ETH_Init+0xe0>
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	4a77      	ldr	r2, [pc, #476]	@ (8002810 <HAL_ETH_Init+0x2b0>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d804      	bhi.n	8002640 <HAL_ETH_Init+0xe0>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_DIV16;
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	f043 0308 	orr.w	r3, r3, #8
 800263c:	61fb      	str	r3, [r7, #28]
 800263e:	e00b      	b.n	8002658 <HAL_ETH_Init+0xf8>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	4a73      	ldr	r2, [pc, #460]	@ (8002810 <HAL_ETH_Init+0x2b0>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d907      	bls.n	8002658 <HAL_ETH_Init+0xf8>
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	4a6e      	ldr	r2, [pc, #440]	@ (8002804 <HAL_ETH_Init+0x2a4>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d203      	bcs.n	8002658 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_DIV26;
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	f043 030c 	orr.w	r3, r3, #12
 8002656:	61fb      	str	r3, [r7, #28]
    /* CSR Clock Range between 60-72 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_DIV42;
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	69fa      	ldr	r2, [r7, #28]
 800265e:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8002660:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002664:	2100      	movs	r1, #0
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 fc0a 	bl	8002e80 <HAL_ETH_WritePHYRegister>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d00b      	beq.n	800268a <HAL_ETH_Init+0x12a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8002676:	6939      	ldr	r1, [r7, #16]
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f000 fdbf 	bl	80031fc <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e0d1      	b.n	800282e <HAL_ETH_Init+0x2ce>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 800268a:	20ff      	movs	r0, #255	@ 0xff
 800268c:	f7ff f908 	bl	80018a0 <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	2b00      	cmp	r3, #0
 8002696:	f000 8096 	beq.w	80027c6 <HAL_ETH_Init+0x266>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800269a:	f7ff f8f7 	bl	800188c <HAL_GetTick>
 800269e:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80026a0:	f107 030c 	add.w	r3, r7, #12
 80026a4:	461a      	mov	r2, r3
 80026a6:	2101      	movs	r1, #1
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f000 fb81 	bl	8002db0 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 80026ae:	f7ff f8ed 	bl	800188c <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026bc:	4293      	cmp	r3, r2
 80026be:	d90f      	bls.n	80026e0 <HAL_ETH_Init+0x180>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80026c4:	6939      	ldr	r1, [r7, #16]
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f000 fd98 	bl	80031fc <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        return HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	e0a6      	b.n	800282e <HAL_ETH_Init+0x2ce>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f003 0304 	and.w	r3, r3, #4
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d0da      	beq.n	80026a0 <HAL_ETH_Init+0x140>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80026ea:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80026ee:	2100      	movs	r1, #0
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f000 fbc5 	bl	8002e80 <HAL_ETH_WritePHYRegister>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d00b      	beq.n	8002714 <HAL_ETH_Init+0x1b4>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002700:	6939      	ldr	r1, [r7, #16]
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f000 fd7a 	bl	80031fc <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2201      	movs	r2, #1
 800270c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e08c      	b.n	800282e <HAL_ETH_Init+0x2ce>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 8002714:	f7ff f8ba 	bl	800188c <HAL_GetTick>
 8002718:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800271a:	f107 030c 	add.w	r3, r7, #12
 800271e:	461a      	mov	r2, r3
 8002720:	2101      	movs	r1, #1
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f000 fb44 	bl	8002db0 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8002728:	f7ff f8b0 	bl	800188c <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002736:	4293      	cmp	r3, r2
 8002738:	d90f      	bls.n	800275a <HAL_ETH_Init+0x1fa>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800273e:	6939      	ldr	r1, [r7, #16]
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f000 fd5b 	bl	80031fc <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e069      	b.n	800282e <HAL_ETH_Init+0x2ce>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f003 0320 	and.w	r3, r3, #32
 8002760:	2b00      	cmp	r3, #0
 8002762:	d0da      	beq.n	800271a <HAL_ETH_Init+0x1ba>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8002764:	f107 030c 	add.w	r3, r7, #12
 8002768:	461a      	mov	r2, r3
 800276a:	2110      	movs	r1, #16
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f000 fb1f 	bl	8002db0 <HAL_ETH_ReadPHYRegister>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d00b      	beq.n	8002790 <HAL_ETH_Init+0x230>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800277c:	6939      	ldr	r1, [r7, #16]
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f000 fd3c 	bl	80031fc <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e04e      	b.n	800282e <HAL_ETH_Init+0x2ce>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f003 0304 	and.w	r3, r3, #4
 8002796:	2b00      	cmp	r3, #0
 8002798:	d004      	beq.n	80027a4 <HAL_ETH_Init+0x244>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80027a0:	60da      	str	r2, [r3, #12]
 80027a2:	e002      	b.n	80027aa <HAL_ETH_Init+0x24a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d003      	beq.n	80027bc <HAL_ETH_Init+0x25c>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	609a      	str	r2, [r3, #8]
 80027ba:	e02f      	b.n	800281c <HAL_ETH_Init+0x2bc>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	e02a      	b.n	800281c <HAL_ETH_Init+0x2bc>
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	08db      	lsrs	r3, r3, #3
 80027cc:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	085b      	lsrs	r3, r3, #1
 80027d4:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80027d6:	4313      	orrs	r3, r2
 80027d8:	b29b      	uxth	r3, r3
 80027da:	461a      	mov	r2, r3
 80027dc:	2100      	movs	r1, #0
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 fb4e 	bl	8002e80 <HAL_ETH_WritePHYRegister>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d014      	beq.n	8002814 <HAL_ETH_Init+0x2b4>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80027ee:	6939      	ldr	r1, [r7, #16]
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f000 fd03 	bl	80031fc <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2201      	movs	r2, #1
 80027fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e015      	b.n	800282e <HAL_ETH_Init+0x2ce>
 8002802:	bf00      	nop
 8002804:	03938700 	.word	0x03938700
 8002808:	40010000 	.word	0x40010000
 800280c:	01312cff 	.word	0x01312cff
 8002810:	02160ebf 	.word	0x02160ebf
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8002814:	f640 70ff 	movw	r0, #4095	@ 0xfff
 8002818:	f7ff f842 	bl	80018a0 <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 800281c:	6939      	ldr	r1, [r7, #16]
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 fcec 	bl	80031fc <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3720      	adds	r7, #32
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop

08002838 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff: Pointer to the first TxBuffer list
  * @param  TxBuffCount: Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8002838:	b480      	push	{r7}
 800283a:	b087      	sub	sp, #28
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
 8002844:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8002846:	2300      	movs	r3, #0
 8002848:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002850:	2b01      	cmp	r3, #1
 8002852:	d101      	bne.n	8002858 <HAL_ETH_DMATxDescListInit+0x20>
 8002854:	2302      	movs	r3, #2
 8002856:	e051      	b.n	80028fc <HAL_ETH_DMATxDescListInit+0xc4>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2202      	movs	r2, #2
 8002864:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0U; i < TxBuffCount; i++)
 800286e:	2300      	movs	r3, #0
 8002870:	617b      	str	r3, [r7, #20]
 8002872:	e030      	b.n	80028d6 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	011b      	lsls	r3, r3, #4
 8002878:	68ba      	ldr	r2, [r7, #8]
 800287a:	4413      	add	r3, r2
 800287c:	613b      	str	r3, [r7, #16]

    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002884:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800288c:	fb02 f303 	mul.w	r3, r2, r3
 8002890:	687a      	ldr	r2, [r7, #4]
 8002892:	4413      	add	r3, r2
 8002894:	461a      	mov	r2, r3
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	609a      	str	r2, [r3, #8]

    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	69db      	ldr	r3, [r3, #28]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d105      	bne.n	80028ae <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	601a      	str	r2, [r3, #0]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (TxBuffCount - 1U))
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	3b01      	subs	r3, #1
 80028b2:	697a      	ldr	r2, [r7, #20]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d208      	bcs.n	80028ca <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1U);
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	3301      	adds	r3, #1
 80028bc:	011b      	lsls	r3, r3, #4
 80028be:	68ba      	ldr	r2, [r7, #8]
 80028c0:	4413      	add	r3, r2
 80028c2:	461a      	mov	r2, r3
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	60da      	str	r2, [r3, #12]
 80028c8:	e002      	b.n	80028d0 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 80028ca:	68ba      	ldr	r2, [r7, #8]
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < TxBuffCount; i++)
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	3301      	adds	r3, #1
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	429a      	cmp	r2, r3
 80028dc:	d3ca      	bcc.n	8002874 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }

  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80028e8:	6113      	str	r3, [r2, #16]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2201      	movs	r2, #1
 80028ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_OK;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	371c      	adds	r7, #28
 8002900:	46bd      	mov	sp, r7
 8002902:	bc80      	pop	{r7}
 8002904:	4770      	bx	lr

08002906 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff: Pointer to the first RxBuffer list
  * @param  RxBuffCount: Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8002906:	b480      	push	{r7}
 8002908:	b087      	sub	sp, #28
 800290a:	af00      	add	r7, sp, #0
 800290c:	60f8      	str	r0, [r7, #12]
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	607a      	str	r2, [r7, #4]
 8002912:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800291e:	2b01      	cmp	r3, #1
 8002920:	d101      	bne.n	8002926 <HAL_ETH_DMARxDescListInit+0x20>
 8002922:	2302      	movs	r3, #2
 8002924:	e055      	b.n	80029d2 <HAL_ETH_DMARxDescListInit+0xcc>
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2201      	movs	r2, #1
 800292a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2202      	movs	r2, #2
 8002932:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	68ba      	ldr	r2, [r7, #8]
 800293a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Fill each DMARxDesc descriptor with the right values */
  for (i = 0U; i < RxBuffCount; i++)
 800293c:	2300      	movs	r3, #0
 800293e:	617b      	str	r3, [r7, #20]
 8002940:	e034      	b.n	80029ac <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab + i;
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	011b      	lsls	r3, r3, #4
 8002946:	68ba      	ldr	r2, [r7, #8]
 8002948:	4413      	add	r3, r2
 800294a:	613b      	str	r3, [r7, #16]

    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002952:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	f244 52f4 	movw	r2, #17908	@ 0x45f4
 800295a:	605a      	str	r2, [r3, #4]

    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8002962:	fb02 f303 	mul.w	r3, r2, r3
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	4413      	add	r3, r2
 800296a:	461a      	mov	r2, r3
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	609a      	str	r2, [r3, #8]

    if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	2b01      	cmp	r3, #1
 8002976:	d105      	bne.n	8002984 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	605a      	str	r2, [r3, #4]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (RxBuffCount - 1U))
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	3b01      	subs	r3, #1
 8002988:	697a      	ldr	r2, [r7, #20]
 800298a:	429a      	cmp	r2, r3
 800298c:	d208      	bcs.n	80029a0 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	3301      	adds	r3, #1
 8002992:	011b      	lsls	r3, r3, #4
 8002994:	68ba      	ldr	r2, [r7, #8]
 8002996:	4413      	add	r3, r2
 8002998:	461a      	mov	r2, r3
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	60da      	str	r2, [r3, #12]
 800299e:	e002      	b.n	80029a6 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 80029a0:	68ba      	ldr	r2, [r7, #8]
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < RxBuffCount; i++)
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	3301      	adds	r3, #1
 80029aa:	617b      	str	r3, [r7, #20]
 80029ac:	697a      	ldr	r2, [r7, #20]
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d3c6      	bcc.n	8002942 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }

  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80029be:	60d3      	str	r3, [r2, #12]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_OK;
 80029d0:	2300      	movs	r3, #0
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	371c      	adds	r7, #28
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr

080029dc <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 80029dc:	b480      	push	{r7}
 80029de:	b087      	sub	sp, #28
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 80029e6:	2300      	movs	r3, #0
 80029e8:	617b      	str	r3, [r7, #20]
 80029ea:	2300      	movs	r3, #0
 80029ec:	60fb      	str	r3, [r7, #12]
 80029ee:	2300      	movs	r3, #0
 80029f0:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(heth);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d101      	bne.n	8002a00 <HAL_ETH_TransmitFrame+0x24>
 80029fc:	2302      	movs	r3, #2
 80029fe:	e0cc      	b.n	8002b9a <HAL_ETH_TransmitFrame+0x1be>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2201      	movs	r2, #1
 8002a04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2202      	movs	r2, #2
 8002a0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  if (FrameLength == 0U)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d109      	bne.n	8002a2a <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    return  HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e0b7      	b.n	8002b9a <HAL_ETH_TransmitFrame+0x1be>
  }

  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	da09      	bge.n	8002a48 <HAL_ETH_TransmitFrame+0x6c>
  {
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2212      	movs	r2, #18
 8002a38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e0a8      	b.n	8002b9a <HAL_ETH_TransmitFrame+0x1be>
  }

  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d915      	bls.n	8002a7e <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	4a53      	ldr	r2, [pc, #332]	@ (8002ba4 <HAL_ETH_TransmitFrame+0x1c8>)
 8002a56:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5a:	0a9b      	lsrs	r3, r3, #10
 8002a5c:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE)
 8002a5e:	683a      	ldr	r2, [r7, #0]
 8002a60:	4b50      	ldr	r3, [pc, #320]	@ (8002ba4 <HAL_ETH_TransmitFrame+0x1c8>)
 8002a62:	fba3 1302 	umull	r1, r3, r3, r2
 8002a66:	0a9b      	lsrs	r3, r3, #10
 8002a68:	f240 51f4 	movw	r1, #1524	@ 0x5f4
 8002a6c:	fb01 f303 	mul.w	r3, r1, r3
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d005      	beq.n	8002a82 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	3301      	adds	r3, #1
 8002a7a:	617b      	str	r3, [r7, #20]
 8002a7c:	e001      	b.n	8002a82 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else
  {
    bufcount = 1U;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d11c      	bne.n	8002ac2 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a92:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
 8002a96:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8002aa2:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aae:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002ab2:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	461a      	mov	r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002ac0:	e04b      	b.n	8002b5a <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i = 0U; i < bufcount; i++)
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	613b      	str	r3, [r7, #16]
 8002ac6:	e044      	b.n	8002b52 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad2:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ad6:	601a      	str	r2, [r3, #0]

      if (i == 0U)
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d107      	bne.n	8002aee <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ae8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002aec:	601a      	str	r2, [r3, #0]
      }

      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af2:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8002af6:	605a      	str	r2, [r3, #4]

      if (i == (bufcount - 1U))
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	3b01      	subs	r3, #1
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d116      	bne.n	8002b30 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b0c:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002b10:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	4a24      	ldr	r2, [pc, #144]	@ (8002ba8 <HAL_ETH_TransmitFrame+0x1cc>)
 8002b16:	fb03 f202 	mul.w	r2, r3, r2
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8002b22:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b28:	68fa      	ldr	r2, [r7, #12]
 8002b2a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8002b2e:	605a      	str	r2, [r3, #4]
      }

      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b3a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002b3e:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	461a      	mov	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	62da      	str	r2, [r3, #44]	@ 0x2c
    for (i = 0U; i < bufcount; i++)
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	3301      	adds	r3, #1
 8002b50:	613b      	str	r3, [r7, #16]
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d3b6      	bcc.n	8002ac8 <HAL_ETH_TransmitFrame+0xec>
    }
  }

  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	f003 0304 	and.w	r3, r3, #4
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d00d      	beq.n	8002b88 <HAL_ETH_TransmitFrame+0x1ac>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b74:	461a      	mov	r2, r3
 8002b76:	2304      	movs	r3, #4
 8002b78:	6153      	str	r3, [r2, #20]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b82:	461a      	mov	r2, r3
 8002b84:	2300      	movs	r3, #0
 8002b86:	6053      	str	r3, [r2, #4]
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	371c      	adds	r7, #28
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bc80      	pop	{r7}
 8002ba2:	4770      	bx	lr
 8002ba4:	ac02b00b 	.word	0xac02b00b
 8002ba8:	fffffa0c 	.word	0xfffffa0c

08002bac <HAL_ETH_GetReceivedFrame>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d101      	bne.n	8002bc6 <HAL_ETH_GetReceivedFrame+0x1a>
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	e070      	b.n	8002ca8 <HAL_ETH_GetReceivedFrame+0xfc>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2202      	movs	r2, #2
 8002bd2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	db5a      	blt.n	8002c96 <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if (((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d030      	beq.n	8002c50 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bf2:	1c5a      	adds	r2, r3, #1
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d103      	bne.n	8002c08 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	0c1b      	lsrs	r3, r3, #16
 8002c18:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002c1c:	3b04      	subs	r3, #4
 8002c1e:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	68fa      	ldr	r2, [r7, #12]
 8002c24:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2a:	689a      	ldr	r2, [r3, #8]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	641a      	str	r2, [r3, #64]	@ 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)((heth->RxDesc)->Buffer2NextDescAddr);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	461a      	mov	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2201      	movs	r2, #1
 8002c40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      /* Return function status */
      return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	e02b      	b.n	8002ca8 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d010      	beq.n	8002c80 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	631a      	str	r2, [r3, #48]	@ 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	635a      	str	r2, [r3, #52]	@ 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	639a      	str	r2, [r3, #56]	@ 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	461a      	mov	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c7e:	e00a      	b.n	8002c96 <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */
    else
    {
      (heth->RxFrameInfos).SegCount++;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c84:	1c5a      	adds	r2, r3, #1
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	639a      	str	r2, [r3, #56]	@ 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	461a      	mov	r2, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3714      	adds	r7, #20
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bc80      	pop	{r7}
 8002cb0:	4770      	bx	lr

08002cb2 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b082      	sub	sp, #8
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cc2:	695b      	ldr	r3, [r3, #20]
 8002cc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cc8:	2b40      	cmp	r3, #64	@ 0x40
 8002cca:	d112      	bne.n	8002cf2 <HAL_ETH_IRQHandler+0x40>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 f85d 	bl	8002d8c <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cda:	461a      	mov	r2, r3
 8002cdc:	2340      	movs	r3, #64	@ 0x40
 8002cde:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002cf0:	e01a      	b.n	8002d28 <HAL_ETH_IRQHandler+0x76>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cfa:	695b      	ldr	r3, [r3, #20]
 8002cfc:	f003 0301 	and.w	r3, r3, #1
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d111      	bne.n	8002d28 <HAL_ETH_IRQHandler+0x76>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f000 f838 	bl	8002d7a <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d12:	461a      	mov	r2, r3
 8002d14:	2301      	movs	r3, #1
 8002d16:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d30:	461a      	mov	r2, r3
 8002d32:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d36:	6153      	str	r3, [r2, #20]

  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d4a:	d112      	bne.n	8002d72 <HAL_ETH_IRQHandler+0xc0>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f000 f826 	bl	8002d9e <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d60:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2201      	movs	r2, #1
 8002d66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }
}
 8002d72:	bf00      	nop
 8002d74:	3708      	adds	r7, #8
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	b083      	sub	sp, #12
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8002d82:	bf00      	nop
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bc80      	pop	{r7}
 8002d9c:	4770      	bx	lr

08002d9e <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	b083      	sub	sp, #12
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8002da6:	bf00      	nop
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bc80      	pop	{r7}
 8002dae:	4770      	bx	lr

08002db0 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue: PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	460b      	mov	r3, r1
 8002dba:	607a      	str	r2, [r7, #4]
 8002dbc:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	2b82      	cmp	r3, #130	@ 0x82
 8002dd0:	d101      	bne.n	8002dd6 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	e050      	b.n	8002e78 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2282      	movs	r2, #130	@ 0x82
 8002dda:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	691b      	ldr	r3, [r3, #16]
 8002de4:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	f003 031c 	and.w	r3, r3, #28
 8002dec:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	8a1b      	ldrh	r3, [r3, #16]
 8002df2:	02db      	lsls	r3, r3, #11
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	697a      	ldr	r2, [r7, #20]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8002dfc:	897b      	ldrh	r3, [r7, #10]
 8002dfe:	019b      	lsls	r3, r3, #6
 8002e00:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8002e04:	697a      	ldr	r2, [r7, #20]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	f023 0302 	bic.w	r3, r3, #2
 8002e10:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f043 0301 	orr.w	r3, r3, #1
 8002e18:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	697a      	ldr	r2, [r7, #20]
 8002e20:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e22:	f7fe fd33 	bl	800188c <HAL_GetTick>
 8002e26:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002e28:	e015      	b.n	8002e56 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8002e2a:	f7fe fd2f 	bl	800188c <HAL_GetTick>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e38:	d309      	bcc.n	8002e4e <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e014      	b.n	8002e78 <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	691b      	ldr	r3, [r3, #16]
 8002e54:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	f003 0301 	and.w	r3, r3, #1
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d1e4      	bne.n	8002e2a <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	695b      	ldr	r3, [r3, #20]
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	461a      	mov	r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3718      	adds	r7, #24
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	460b      	mov	r3, r1
 8002e8a:	607a      	str	r2, [r7, #4]
 8002e8c:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002e92:	2300      	movs	r3, #0
 8002e94:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b42      	cmp	r3, #66	@ 0x42
 8002ea0:	d101      	bne.n	8002ea6 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	e04e      	b.n	8002f44 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2242      	movs	r2, #66	@ 0x42
 8002eaa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	691b      	ldr	r3, [r3, #16]
 8002eb4:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	f003 031c 	and.w	r3, r3, #28
 8002ebc:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	8a1b      	ldrh	r3, [r3, #16]
 8002ec2:	02db      	lsls	r3, r3, #11
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	697a      	ldr	r2, [r7, #20]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8002ecc:	897b      	ldrh	r3, [r7, #10]
 8002ece:	019b      	lsls	r3, r3, #6
 8002ed0:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	f043 0302 	orr.w	r3, r3, #2
 8002ee0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	f043 0301 	orr.w	r3, r3, #1
 8002ee8:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	b29a      	uxth	r2, r3
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	697a      	ldr	r2, [r7, #20]
 8002efa:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002efc:	f7fe fcc6 	bl	800188c <HAL_GetTick>
 8002f00:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002f02:	e015      	b.n	8002f30 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8002f04:	f7fe fcc2 	bl	800188c <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f12:	d309      	bcc.n	8002f28 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e00d      	b.n	8002f44 <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	f003 0301 	and.w	r3, r3, #1
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1e4      	bne.n	8002f04 <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 8002f42:	2300      	movs	r3, #0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3718      	adds	r7, #24
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <HAL_ETH_Start>:
 * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d101      	bne.n	8002f62 <HAL_ETH_Start+0x16>
 8002f5e:	2302      	movs	r3, #2
 8002f60:	e01f      	b.n	8002fa2 <HAL_ETH_Start+0x56>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2201      	movs	r2, #1
 8002f66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f000 fb3a 	bl	80035ec <ETH_MACTransmissionEnable>

  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 fb71 	bl	8003660 <ETH_MACReceptionEnable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f000 fbfc 	bl	800377c <ETH_FlushTransmitFIFO>

  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f000 fba5 	bl	80036d4 <ETH_DMATransmissionEnable>

  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 fbcc 	bl	8003728 <ETH_DMAReceptionEnable>

  /* Set the ETH state to READY*/
  heth->State = HAL_ETH_STATE_READY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_OK;
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b082      	sub	sp, #8
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d101      	bne.n	8002fc0 <HAL_ETH_Stop+0x16>
 8002fbc:	2302      	movs	r3, #2
 8002fbe:	e01f      	b.n	8003000 <HAL_ETH_Stop+0x56>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2202      	movs	r2, #2
 8002fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f000 fb94 	bl	80036fe <ETH_DMATransmissionDisable>

  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 fbbb 	bl	8003752 <ETH_DMAReceptionDisable>

  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f000 fb5c 	bl	800369a <ETH_MACReceptionDisable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f000 fbca 	bl	800377c <ETH_FlushTransmitFIFO>

  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f000 fb1c 	bl	8003626 <ETH_MACTransmissionDisable>

  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	3708      	adds	r7, #8
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf: MAC Configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8003012:	2300      	movs	r3, #0
 8003014:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800301c:	2b01      	cmp	r3, #1
 800301e:	d101      	bne.n	8003024 <HAL_ETH_ConfigMAC+0x1c>
 8003020:	2302      	movs	r3, #2
 8003022:	e0e4      	b.n	80031ee <HAL_ETH_ConfigMAC+0x1e6>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2202      	movs	r2, #2
 8003030:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

  if (macconf != NULL)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	f000 80b1 	beq.w	800319e <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));

    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003044:	68fa      	ldr	r2, [r7, #12]
 8003046:	4b6c      	ldr	r3, [pc, #432]	@ (80031f8 <HAL_ETH_ConfigMAC+0x1f0>)
 8003048:	4013      	ands	r3, r2
 800304a:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
                          macconf->Jabber |
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8003054:	431a      	orrs	r2, r3
                          macconf->InterFrameGap |
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	689b      	ldr	r3, [r3, #8]
                          macconf->Jabber |
 800305a:	431a      	orrs	r2, r3
                          macconf->CarrierSense |
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	68db      	ldr	r3, [r3, #12]
                          macconf->InterFrameGap |
 8003060:	431a      	orrs	r2, r3
                          (heth->Init).Speed |
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
                          macconf->CarrierSense |
 8003066:	431a      	orrs	r2, r3
                          macconf->ReceiveOwn |
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	691b      	ldr	r3, [r3, #16]
                          (heth->Init).Speed |
 800306c:	431a      	orrs	r2, r3
                          macconf->LoopbackMode |
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	695b      	ldr	r3, [r3, #20]
                          macconf->ReceiveOwn |
 8003072:	431a      	orrs	r2, r3
                          (heth->Init).DuplexMode |
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	68db      	ldr	r3, [r3, #12]
                          macconf->LoopbackMode |
 8003078:	431a      	orrs	r2, r3
                          macconf->ChecksumOffload |
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	699b      	ldr	r3, [r3, #24]
                          (heth->Init).DuplexMode |
 800307e:	431a      	orrs	r2, r3
                          macconf->RetryTransmission |
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	69db      	ldr	r3, [r3, #28]
                          macconf->ChecksumOffload |
 8003084:	431a      	orrs	r2, r3
                          macconf->AutomaticPadCRCStrip |
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	6a1b      	ldr	r3, [r3, #32]
                          macconf->RetryTransmission |
 800308a:	431a      	orrs	r2, r3
                          macconf->BackOffLimit |
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          macconf->AutomaticPadCRCStrip |
 8003090:	431a      	orrs	r2, r3
                          macconf->DeferralCheck);
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          macconf->BackOffLimit |
 8003096:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8003098:	68fa      	ldr	r2, [r7, #12]
 800309a:	4313      	orrs	r3, r2
 800309c:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68fa      	ldr	r2, [r7, #12]
 80030a4:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80030ae:	2001      	movs	r0, #1
 80030b0:	f7fe fbf6 	bl	80018a0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	601a      	str	r2, [r3, #0]

    /*----------------------- ETHERNET MACFFR Configuration --------------------*/
    /* Write to ETHERNET MACFFR */
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
                                          macconf->SourceAddrFilter |
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80030c4:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                                          macconf->SourceAddrFilter |
 80030ca:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception |
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                          macconf->PassControlFrames |
 80030d0:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                                          macconf->BroadcastFramesReception |
 80030d6:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                                          macconf->DestinationAddrFilter |
 80030dc:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                                          macconf->PromiscuousMode |
 80030e2:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 80030ee:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80030f0:	605a      	str	r2, [r3, #4]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFFR;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80030fa:	2001      	movs	r0, #1
 80030fc:	f7fe fbd0 	bl	80018a0 <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	68fa      	ldr	r2, [r7, #12]
 8003106:	605a      	str	r2, [r3, #4]

    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
    /* Write to ETHERNET MACHTHR */
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	683a      	ldr	r2, [r7, #0]
 800310e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003110:	609a      	str	r2, [r3, #8]

    /* Write to ETHERNET MACHTLR */
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	683a      	ldr	r2, [r7, #0]
 8003118:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800311a:	60da      	str	r2, [r3, #12]
    /*----------------------- ETHERNET MACFCR Configuration --------------------*/

    /* Get the ETHERNET MACFCR value */
    tmpreg1 = (heth->Instance)->MACFCR;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	699b      	ldr	r3, [r3, #24]
 8003122:	60fb      	str	r3, [r7, #12]
    /* Clear xx bits */
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003124:	68fa      	ldr	r2, [r7, #12]
 8003126:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800312a:	4013      	ands	r3, r2
 800312c:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003132:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003138:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                          macconf->ZeroQuantaPause |
 800313e:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect |
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                          macconf->PauseLowThreshold |
 8003144:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
                          macconf->UnicastPauseFrameDetect |
 800314a:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl);
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                          macconf->ReceiveFlowControl |
 8003150:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	4313      	orrs	r3, r2
 8003156:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACFCR */
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68fa      	ldr	r2, [r7, #12]
 800315e:	619a      	str	r2, [r3, #24]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFCR;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003168:	2001      	movs	r0, #1
 800316a:	f7fe fb99 	bl	80018a0 <HAL_Delay>
    (heth->Instance)->MACFCR = tmpreg1;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	619a      	str	r2, [r3, #24]

    /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
                                             macconf->VLANTagIdentifier);
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	430a      	orrs	r2, r1
 8003184:	61da      	str	r2, [r3, #28]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	69db      	ldr	r3, [r3, #28]
 800318c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800318e:	2001      	movs	r0, #1
 8003190:	f7fe fb86 	bl	80018a0 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	68fa      	ldr	r2, [r7, #12]
 800319a:	61da      	str	r2, [r3, #28]
 800319c:	e01e      	b.n	80031dc <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	60fb      	str	r3, [r7, #12]

    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80031ac:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	689a      	ldr	r2, [r3, #8]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	68fa      	ldr	r2, [r7, #12]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80031ce:	2001      	movs	r0, #1
 80031d0:	f7fe fb66 	bl	80018a0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	601a      	str	r2, [r3, #0]
  }

  /* Set the ETH state to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	ff20810f 	.word	0xff20810f

080031fc <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err: Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b0b0      	sub	sp, #192	@ 0xc0
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8003206:	2300      	movs	r3, #0
 8003208:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d007      	beq.n	8003222 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003218:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003220:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8003222:	2300      	movs	r3, #0
 8003224:	64bb      	str	r3, [r7, #72]	@ 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8003226:	2300      	movs	r3, #0
 8003228:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 800322a:	2300      	movs	r3, #0
 800322c:	653b      	str	r3, [r7, #80]	@ 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 800322e:	2300      	movs	r3, #0
 8003230:	657b      	str	r3, [r7, #84]	@ 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8003232:	2300      	movs	r3, #0
 8003234:	65bb      	str	r3, [r7, #88]	@ 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8003236:	2300      	movs	r3, #0
 8003238:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d103      	bne.n	800324a <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8003242:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003246:	663b      	str	r3, [r7, #96]	@ 0x60
 8003248:	e001      	b.n	800324e <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800324a:	2300      	movs	r3, #0
 800324c:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 800324e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003252:	667b      	str	r3, [r7, #100]	@ 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8003254:	2300      	movs	r3, #0
 8003256:	66bb      	str	r3, [r7, #104]	@ 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003258:	2300      	movs	r3, #0
 800325a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 800325c:	2300      	movs	r3, #0
 800325e:	673b      	str	r3, [r7, #112]	@ 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8003260:	2300      	movs	r3, #0
 8003262:	677b      	str	r3, [r7, #116]	@ 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8003264:	2300      	movs	r3, #0
 8003266:	67bb      	str	r3, [r7, #120]	@ 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8003268:	2340      	movs	r3, #64	@ 0x40
 800326a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 800326c:	2300      	movs	r3, #0
 800326e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8003272:	2300      	movs	r3, #0
 8003274:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8003278:	2300      	movs	r3, #0
 800327a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 800327e:	2300      	movs	r3, #0
 8003280:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8003284:	2300      	movs	r3, #0
 8003286:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  macinit.HashTableHigh = 0x0U;
 800328a:	2300      	movs	r3, #0
 800328c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  macinit.HashTableLow = 0x0U;
 8003290:	2300      	movs	r3, #0
 8003292:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  macinit.PauseTime = 0x0U;
 8003296:	2300      	movs	r3, #0
 8003298:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 800329c:	2380      	movs	r3, #128	@ 0x80
 800329e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80032a2:	2300      	movs	r3, #0
 80032a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80032a8:	2300      	movs	r3, #0
 80032aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80032ae:	2300      	movs	r3, #0
 80032b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80032b4:	2300      	movs	r3, #0
 80032b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 80032ba:	2300      	movs	r3, #0
 80032bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 80032c0:	2300      	movs	r3, #0
 80032c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80032d0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80032d4:	4ba8      	ldr	r3, [pc, #672]	@ (8003578 <ETH_MACDMAConfig+0x37c>)
 80032d6:	4013      	ands	r3, r2
 80032d8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 80032dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
                        macinit.Jabber |
 80032de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 80032e0:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 80032e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
                        macinit.Jabber |
 80032e4:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 80032e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
                        macinit.InterFrameGap |
 80032e8:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 80032ee:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 80032f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
                        (heth->Init).Speed |
 80032f2:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 80032f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
                        macinit.ReceiveOwn |
 80032f6:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 80032fc:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 80032fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
                        (heth->Init).DuplexMode |
 8003300:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 8003302:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
                        macinit.ChecksumOffload |
 8003304:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 8003306:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
                        macinit.RetryTransmission |
 8003308:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 800330a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
                        macinit.AutomaticPadCRCStrip |
 800330c:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 800330e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
                        macinit.BackOffLimit |
 8003310:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8003312:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8003316:	4313      	orrs	r3, r2
 8003318:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8003324:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003330:	2001      	movs	r0, #1
 8003332:	f7fe fab5 	bl	80018a0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800333e:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8003340:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
                                        macinit.SourceAddrFilter |
 8003342:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8003344:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8003346:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
                                        macinit.SourceAddrFilter |
 8003348:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 800334a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
                                        macinit.PassControlFrames |
 800334e:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8003350:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
                                        macinit.BroadcastFramesReception |
 8003354:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8003356:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
                                        macinit.DestinationAddrFilter |
 800335a:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 800335c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
                                        macinit.PromiscuousMode |
 8003360:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8003364:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 800336c:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 800336e:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800337a:	2001      	movs	r0, #1
 800337c:	f7fe fa90 	bl	80018a0 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8003388:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003392:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800339c:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80033a8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80033ac:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80033b0:	4013      	ands	r3, r2
 80033b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 80033b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80033ba:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 80033bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 80033c0:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 80033c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
                        macinit.ZeroQuantaPause |
 80033c6:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 80033c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
                        macinit.PauseLowThreshold |
 80033cc:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 80033ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
                        macinit.UnicastPauseFrameDetect |
 80033d2:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 80033d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
                        macinit.ReceiveFlowControl |
 80033d8:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 80033da:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80033de:	4313      	orrs	r3, r2
 80033e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80033ec:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80033f8:	2001      	movs	r0, #1
 80033fa:	f7fe fa51 	bl	80018a0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8003406:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8003408:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
                                           macinit.VLANTagIdentifier);
 800340c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	430a      	orrs	r2, r1
 8003416:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	69db      	ldr	r3, [r3, #28]
 800341e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003422:	2001      	movs	r0, #1
 8003424:	f7fe fa3c 	bl	80018a0 <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8003430:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8003432:	2300      	movs	r3, #0
 8003434:	60fb      	str	r3, [r7, #12]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8003436:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800343a:	613b      	str	r3, [r7, #16]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 800343c:	2300      	movs	r3, #0
 800343e:	617b      	str	r3, [r7, #20]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 8003440:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003444:	61bb      	str	r3, [r7, #24]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003446:	2300      	movs	r3, #0
 8003448:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800344a:	2300      	movs	r3, #0
 800344c:	623b      	str	r3, [r7, #32]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 800344e:	2300      	movs	r3, #0
 8003450:	627b      	str	r3, [r7, #36]	@ 0x24
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003452:	2300      	movs	r3, #0
 8003454:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8003456:	2304      	movs	r3, #4
 8003458:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800345a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800345e:	633b      	str	r3, [r7, #48]	@ 0x30
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8003460:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003464:	637b      	str	r3, [r7, #52]	@ 0x34
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003466:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800346a:	63bb      	str	r3, [r7, #56]	@ 0x38
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800346c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003470:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 8003472:	2300      	movs	r3, #0
 8003474:	643b      	str	r3, [r7, #64]	@ 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003476:	2300      	movs	r3, #0
 8003478:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003488:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800348c:	4b3b      	ldr	r3, [pc, #236]	@ (800357c <ETH_MACDMAConfig+0x380>)
 800348e:	4013      	ands	r3, r2
 8003490:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8003494:	68fa      	ldr	r2, [r7, #12]
                        dmainit.ReceiveStoreForward |
 8003496:	693b      	ldr	r3, [r7, #16]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8003498:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 800349a:	697b      	ldr	r3, [r7, #20]
                        dmainit.ReceiveStoreForward |
 800349c:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 800349e:	69bb      	ldr	r3, [r7, #24]
                        dmainit.FlushReceivedFrame |
 80034a0:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 80034a2:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitStoreForward |
 80034a4:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 80034a6:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.TransmitThresholdControl |
 80034a8:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 80034aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                        dmainit.ForwardErrorFrames |
 80034ac:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 80034ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
                        dmainit.ForwardUndersizedGoodFrames |
 80034b0:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 80034b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
                        dmainit.ReceiveThresholdControl |
 80034b4:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80034b6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80034ba:	4313      	orrs	r3, r2
 80034bc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034c8:	461a      	mov	r2, r3
 80034ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80034ce:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80034de:	2001      	movs	r0, #1
 80034e0:	f7fe f9de 	bl	80018a0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034ec:	461a      	mov	r2, r3
 80034ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80034f2:	6193      	str	r3, [r2, #24]
  /* Set the FB bit according to ETH FixedBurst value */
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 80034f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
                                        dmainit.FixedBurst |
 80034f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 80034f8:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80034fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
                                        dmainit.FixedBurst |
 80034fc:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 80034fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003500:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 8003502:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003504:	009b      	lsls	r3, r3, #2
                                        dmainit.TxDMABurstLength |
 8003506:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 8003508:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 800350a:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	6812      	ldr	r2, [r2, #0]
 8003510:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003514:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003518:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003528:	2001      	movs	r0, #1
 800352a:	f7fe f9b9 	bl	80018a0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003536:	461a      	mov	r2, r3
 8003538:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800353c:	6013      	str	r3, [r2, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	699b      	ldr	r3, [r3, #24]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d10d      	bne.n	8003562 <ETH_MACDMAConfig+0x366>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800354e:	69db      	ldr	r3, [r3, #28]
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	6812      	ldr	r2, [r2, #0]
 8003554:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003558:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800355c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003560:	61d3      	str	r3, [r2, #28]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	461a      	mov	r2, r3
 8003568:	2100      	movs	r1, #0
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f000 f808 	bl	8003580 <ETH_MACAddressConfig>
}
 8003570:	bf00      	nop
 8003572:	37c0      	adds	r7, #192	@ 0xc0
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	ff20810f 	.word	0xff20810f
 800357c:	f8de3f23 	.word	0xf8de3f23

08003580 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr: Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003580:	b480      	push	{r7}
 8003582:	b087      	sub	sp, #28
 8003584:	af00      	add	r7, sp, #0
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	3305      	adds	r3, #5
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	021b      	lsls	r3, r3, #8
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	3204      	adds	r2, #4
 8003598:	7812      	ldrb	r2, [r2, #0]
 800359a:	4313      	orrs	r3, r2
 800359c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800359e:	68ba      	ldr	r2, [r7, #8]
 80035a0:	4b10      	ldr	r3, [pc, #64]	@ (80035e4 <ETH_MACAddressConfig+0x64>)
 80035a2:	4413      	add	r3, r2
 80035a4:	461a      	mov	r2, r3
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	3303      	adds	r3, #3
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	061a      	lsls	r2, r3, #24
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	3302      	adds	r3, #2
 80035b6:	781b      	ldrb	r3, [r3, #0]
 80035b8:	041b      	lsls	r3, r3, #16
 80035ba:	431a      	orrs	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	3301      	adds	r3, #1
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	021b      	lsls	r3, r3, #8
 80035c4:	4313      	orrs	r3, r2
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	7812      	ldrb	r2, [r2, #0]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80035ce:	68ba      	ldr	r2, [r7, #8]
 80035d0:	4b05      	ldr	r3, [pc, #20]	@ (80035e8 <ETH_MACAddressConfig+0x68>)
 80035d2:	4413      	add	r3, r2
 80035d4:	461a      	mov	r2, r3
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	6013      	str	r3, [r2, #0]
}
 80035da:	bf00      	nop
 80035dc:	371c      	adds	r7, #28
 80035de:	46bd      	mov	sp, r7
 80035e0:	bc80      	pop	{r7}
 80035e2:	4770      	bx	lr
 80035e4:	40028040 	.word	0x40028040
 80035e8:	40028044 	.word	0x40028044

080035ec <ETH_MACTransmissionEnable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80035f4:	2300      	movs	r3, #0
 80035f6:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f042 0208 	orr.w	r2, r2, #8
 8003606:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003610:	2001      	movs	r0, #1
 8003612:	f000 f8d9 	bl	80037c8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	68fa      	ldr	r2, [r7, #12]
 800361c:	601a      	str	r2, [r3, #0]
}
 800361e:	bf00      	nop
 8003620:	3710      	adds	r7, #16
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <ETH_MACTransmissionDisable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{
 8003626:	b580      	push	{r7, lr}
 8003628:	b084      	sub	sp, #16
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800362e:	2300      	movs	r3, #0
 8003630:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f022 0208 	bic.w	r2, r2, #8
 8003640:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800364a:	2001      	movs	r0, #1
 800364c:	f000 f8bc 	bl	80037c8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	601a      	str	r2, [r3, #0]
}
 8003658:	bf00      	nop
 800365a:	3710      	adds	r7, #16
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}

08003660 <ETH_MACReceptionEnable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003668:	2300      	movs	r3, #0
 800366a:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f042 0204 	orr.w	r2, r2, #4
 800367a:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003684:	2001      	movs	r0, #1
 8003686:	f000 f89f 	bl	80037c8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68fa      	ldr	r2, [r7, #12]
 8003690:	601a      	str	r2, [r3, #0]
}
 8003692:	bf00      	nop
 8003694:	3710      	adds	r7, #16
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <ETH_MACReceptionDisable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{
 800369a:	b580      	push	{r7, lr}
 800369c:	b084      	sub	sp, #16
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80036a2:	2300      	movs	r3, #0
 80036a4:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f022 0204 	bic.w	r2, r2, #4
 80036b4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80036be:	2001      	movs	r0, #1
 80036c0:	f000 f882 	bl	80037c8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	601a      	str	r2, [r3, #0]
}
 80036cc:	bf00      	nop
 80036ce:	3710      	adds	r7, #16
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <ETH_DMATransmissionEnable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036e4:	699b      	ldr	r3, [r3, #24]
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	6812      	ldr	r2, [r2, #0]
 80036ea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80036ee:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80036f2:	6193      	str	r3, [r2, #24]
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bc80      	pop	{r7}
 80036fc:	4770      	bx	lr

080036fe <ETH_DMATransmissionDisable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
 80036fe:	b480      	push	{r7}
 8003700:	b083      	sub	sp, #12
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800370e:	699b      	ldr	r3, [r3, #24]
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	6812      	ldr	r2, [r2, #0]
 8003714:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003718:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800371c:	6193      	str	r3, [r2, #24]
}
 800371e:	bf00      	nop
 8003720:	370c      	adds	r7, #12
 8003722:	46bd      	mov	sp, r7
 8003724:	bc80      	pop	{r7}
 8003726:	4770      	bx	lr

08003728 <ETH_DMAReceptionEnable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	6812      	ldr	r2, [r2, #0]
 800373e:	f043 0302 	orr.w	r3, r3, #2
 8003742:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003746:	6193      	str	r3, [r2, #24]
}
 8003748:	bf00      	nop
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	bc80      	pop	{r7}
 8003750:	4770      	bx	lr

08003752 <ETH_DMAReceptionDisable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
 8003752:	b480      	push	{r7}
 8003754:	b083      	sub	sp, #12
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	6812      	ldr	r2, [r2, #0]
 8003768:	f023 0302 	bic.w	r3, r3, #2
 800376c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003770:	6193      	str	r3, [r2, #24]
}
 8003772:	bf00      	nop
 8003774:	370c      	adds	r7, #12
 8003776:	46bd      	mov	sp, r7
 8003778:	bc80      	pop	{r7}
 800377a:	4770      	bx	lr

0800377c <ETH_FlushTransmitFIFO>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b084      	sub	sp, #16
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003784:	2300      	movs	r3, #0
 8003786:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	6812      	ldr	r2, [r2, #0]
 8003796:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800379a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800379e:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80037ac:	2001      	movs	r0, #1
 80037ae:	f000 f80b 	bl	80037c8 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80037bc:	6193      	str	r3, [r2, #24]
}
 80037be:	bf00      	nop
 80037c0:	3710      	adds	r7, #16
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
	...

080037c8 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b085      	sub	sp, #20
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80037d0:	4b0a      	ldr	r3, [pc, #40]	@ (80037fc <ETH_Delay+0x34>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a0a      	ldr	r2, [pc, #40]	@ (8003800 <ETH_Delay+0x38>)
 80037d6:	fba2 2303 	umull	r2, r3, r2, r3
 80037da:	0a5b      	lsrs	r3, r3, #9
 80037dc:	687a      	ldr	r2, [r7, #4]
 80037de:	fb02 f303 	mul.w	r3, r2, r3
 80037e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80037e4:	bf00      	nop
  }
  while (Delay --);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	1e5a      	subs	r2, r3, #1
 80037ea:	60fa      	str	r2, [r7, #12]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d1f9      	bne.n	80037e4 <ETH_Delay+0x1c>
}
 80037f0:	bf00      	nop
 80037f2:	bf00      	nop
 80037f4:	3714      	adds	r7, #20
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bc80      	pop	{r7}
 80037fa:	4770      	bx	lr
 80037fc:	20000000 	.word	0x20000000
 8003800:	10624dd3 	.word	0x10624dd3

08003804 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003806:	b087      	sub	sp, #28
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8003816:	2300      	movs	r3, #0
 8003818:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800381a:	2300      	movs	r3, #0
 800381c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800381e:	4b2f      	ldr	r3, [pc, #188]	@ (80038dc <HAL_FLASH_Program+0xd8>)
 8003820:	7e1b      	ldrb	r3, [r3, #24]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d101      	bne.n	800382a <HAL_FLASH_Program+0x26>
 8003826:	2302      	movs	r3, #2
 8003828:	e054      	b.n	80038d4 <HAL_FLASH_Program+0xd0>
 800382a:	4b2c      	ldr	r3, [pc, #176]	@ (80038dc <HAL_FLASH_Program+0xd8>)
 800382c:	2201      	movs	r2, #1
 800382e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003830:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003834:	f000 f8a8 	bl	8003988 <FLASH_WaitForLastOperation>
 8003838:	4603      	mov	r3, r0
 800383a:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 800383c:	7dfb      	ldrb	r3, [r7, #23]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d144      	bne.n	80038cc <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d102      	bne.n	800384e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8003848:	2301      	movs	r3, #1
 800384a:	757b      	strb	r3, [r7, #21]
 800384c:	e007      	b.n	800385e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2b02      	cmp	r3, #2
 8003852:	d102      	bne.n	800385a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8003854:	2302      	movs	r3, #2
 8003856:	757b      	strb	r3, [r7, #21]
 8003858:	e001      	b.n	800385e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800385a:	2304      	movs	r3, #4
 800385c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800385e:	2300      	movs	r3, #0
 8003860:	75bb      	strb	r3, [r7, #22]
 8003862:	e02d      	b.n	80038c0 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003864:	7dbb      	ldrb	r3, [r7, #22]
 8003866:	005a      	lsls	r2, r3, #1
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	eb02 0c03 	add.w	ip, r2, r3
 800386e:	7dbb      	ldrb	r3, [r7, #22]
 8003870:	0119      	lsls	r1, r3, #4
 8003872:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003876:	f1c1 0620 	rsb	r6, r1, #32
 800387a:	f1a1 0020 	sub.w	r0, r1, #32
 800387e:	fa22 f401 	lsr.w	r4, r2, r1
 8003882:	fa03 f606 	lsl.w	r6, r3, r6
 8003886:	4334      	orrs	r4, r6
 8003888:	fa23 f000 	lsr.w	r0, r3, r0
 800388c:	4304      	orrs	r4, r0
 800388e:	fa23 f501 	lsr.w	r5, r3, r1
 8003892:	b2a3      	uxth	r3, r4
 8003894:	4619      	mov	r1, r3
 8003896:	4660      	mov	r0, ip
 8003898:	f000 f85a 	bl	8003950 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800389c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80038a0:	f000 f872 	bl	8003988 <FLASH_WaitForLastOperation>
 80038a4:	4603      	mov	r3, r0
 80038a6:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80038a8:	4b0d      	ldr	r3, [pc, #52]	@ (80038e0 <HAL_FLASH_Program+0xdc>)
 80038aa:	691b      	ldr	r3, [r3, #16]
 80038ac:	4a0c      	ldr	r2, [pc, #48]	@ (80038e0 <HAL_FLASH_Program+0xdc>)
 80038ae:	f023 0301 	bic.w	r3, r3, #1
 80038b2:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80038b4:	7dfb      	ldrb	r3, [r7, #23]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d107      	bne.n	80038ca <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80038ba:	7dbb      	ldrb	r3, [r7, #22]
 80038bc:	3301      	adds	r3, #1
 80038be:	75bb      	strb	r3, [r7, #22]
 80038c0:	7dba      	ldrb	r2, [r7, #22]
 80038c2:	7d7b      	ldrb	r3, [r7, #21]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d3cd      	bcc.n	8003864 <HAL_FLASH_Program+0x60>
 80038c8:	e000      	b.n	80038cc <HAL_FLASH_Program+0xc8>
      {
        break;
 80038ca:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80038cc:	4b03      	ldr	r3, [pc, #12]	@ (80038dc <HAL_FLASH_Program+0xd8>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	761a      	strb	r2, [r3, #24]

  return status;
 80038d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	371c      	adds	r7, #28
 80038d8:	46bd      	mov	sp, r7
 80038da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038dc:	20000350 	.word	0x20000350
 80038e0:	40022000 	.word	0x40022000

080038e4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80038ea:	2300      	movs	r3, #0
 80038ec:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80038ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003924 <HAL_FLASH_Unlock+0x40>)
 80038f0:	691b      	ldr	r3, [r3, #16]
 80038f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00d      	beq.n	8003916 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80038fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003924 <HAL_FLASH_Unlock+0x40>)
 80038fc:	4a0a      	ldr	r2, [pc, #40]	@ (8003928 <HAL_FLASH_Unlock+0x44>)
 80038fe:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003900:	4b08      	ldr	r3, [pc, #32]	@ (8003924 <HAL_FLASH_Unlock+0x40>)
 8003902:	4a0a      	ldr	r2, [pc, #40]	@ (800392c <HAL_FLASH_Unlock+0x48>)
 8003904:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003906:	4b07      	ldr	r3, [pc, #28]	@ (8003924 <HAL_FLASH_Unlock+0x40>)
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8003916:	79fb      	ldrb	r3, [r7, #7]
}
 8003918:	4618      	mov	r0, r3
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	bc80      	pop	{r7}
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	40022000 	.word	0x40022000
 8003928:	45670123 	.word	0x45670123
 800392c:	cdef89ab 	.word	0xcdef89ab

08003930 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003934:	4b05      	ldr	r3, [pc, #20]	@ (800394c <HAL_FLASH_Lock+0x1c>)
 8003936:	691b      	ldr	r3, [r3, #16]
 8003938:	4a04      	ldr	r2, [pc, #16]	@ (800394c <HAL_FLASH_Lock+0x1c>)
 800393a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800393e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	46bd      	mov	sp, r7
 8003946:	bc80      	pop	{r7}
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	40022000 	.word	0x40022000

08003950 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	460b      	mov	r3, r1
 800395a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800395c:	4b08      	ldr	r3, [pc, #32]	@ (8003980 <FLASH_Program_HalfWord+0x30>)
 800395e:	2200      	movs	r2, #0
 8003960:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003962:	4b08      	ldr	r3, [pc, #32]	@ (8003984 <FLASH_Program_HalfWord+0x34>)
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	4a07      	ldr	r2, [pc, #28]	@ (8003984 <FLASH_Program_HalfWord+0x34>)
 8003968:	f043 0301 	orr.w	r3, r3, #1
 800396c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	887a      	ldrh	r2, [r7, #2]
 8003972:	801a      	strh	r2, [r3, #0]
}
 8003974:	bf00      	nop
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	bc80      	pop	{r7}
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	20000350 	.word	0x20000350
 8003984:	40022000 	.word	0x40022000

08003988 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003990:	f7fd ff7c 	bl	800188c <HAL_GetTick>
 8003994:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003996:	e010      	b.n	80039ba <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800399e:	d00c      	beq.n	80039ba <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d007      	beq.n	80039b6 <FLASH_WaitForLastOperation+0x2e>
 80039a6:	f7fd ff71 	bl	800188c <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d201      	bcs.n	80039ba <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e025      	b.n	8003a06 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80039ba:	4b15      	ldr	r3, [pc, #84]	@ (8003a10 <FLASH_WaitForLastOperation+0x88>)
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1e8      	bne.n	8003998 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80039c6:	4b12      	ldr	r3, [pc, #72]	@ (8003a10 <FLASH_WaitForLastOperation+0x88>)
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	f003 0320 	and.w	r3, r3, #32
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d002      	beq.n	80039d8 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80039d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003a10 <FLASH_WaitForLastOperation+0x88>)
 80039d4:	2220      	movs	r2, #32
 80039d6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80039d8:	4b0d      	ldr	r3, [pc, #52]	@ (8003a10 <FLASH_WaitForLastOperation+0x88>)
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	f003 0310 	and.w	r3, r3, #16
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10b      	bne.n	80039fc <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80039e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003a10 <FLASH_WaitForLastOperation+0x88>)
 80039e6:	69db      	ldr	r3, [r3, #28]
 80039e8:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d105      	bne.n	80039fc <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80039f0:	4b07      	ldr	r3, [pc, #28]	@ (8003a10 <FLASH_WaitForLastOperation+0x88>)
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d003      	beq.n	8003a04 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80039fc:	f000 f80a 	bl	8003a14 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e000      	b.n	8003a06 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003a04:	2300      	movs	r3, #0
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3710      	adds	r7, #16
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	40022000 	.word	0x40022000

08003a14 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003a1e:	4b23      	ldr	r3, [pc, #140]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	f003 0310 	and.w	r3, r3, #16
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d009      	beq.n	8003a3e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003a2a:	4b21      	ldr	r3, [pc, #132]	@ (8003ab0 <FLASH_SetErrorCode+0x9c>)
 8003a2c:	69db      	ldr	r3, [r3, #28]
 8003a2e:	f043 0302 	orr.w	r3, r3, #2
 8003a32:	4a1f      	ldr	r2, [pc, #124]	@ (8003ab0 <FLASH_SetErrorCode+0x9c>)
 8003a34:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f043 0310 	orr.w	r3, r3, #16
 8003a3c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003a3e:	4b1b      	ldr	r3, [pc, #108]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	f003 0304 	and.w	r3, r3, #4
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d009      	beq.n	8003a5e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003a4a:	4b19      	ldr	r3, [pc, #100]	@ (8003ab0 <FLASH_SetErrorCode+0x9c>)
 8003a4c:	69db      	ldr	r3, [r3, #28]
 8003a4e:	f043 0301 	orr.w	r3, r3, #1
 8003a52:	4a17      	ldr	r2, [pc, #92]	@ (8003ab0 <FLASH_SetErrorCode+0x9c>)
 8003a54:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f043 0304 	orr.w	r3, r3, #4
 8003a5c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003a5e:	4b13      	ldr	r3, [pc, #76]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a60:	69db      	ldr	r3, [r3, #28]
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00b      	beq.n	8003a82 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8003a6a:	4b11      	ldr	r3, [pc, #68]	@ (8003ab0 <FLASH_SetErrorCode+0x9c>)
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	f043 0304 	orr.w	r3, r3, #4
 8003a72:	4a0f      	ldr	r2, [pc, #60]	@ (8003ab0 <FLASH_SetErrorCode+0x9c>)
 8003a74:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003a76:	4b0d      	ldr	r3, [pc, #52]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a78:	69db      	ldr	r3, [r3, #28]
 8003a7a:	4a0c      	ldr	r2, [pc, #48]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a7c:	f023 0301 	bic.w	r3, r3, #1
 8003a80:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f240 1201 	movw	r2, #257	@ 0x101
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d106      	bne.n	8003a9a <FLASH_SetErrorCode+0x86>
 8003a8c:	4b07      	ldr	r3, [pc, #28]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a8e:	69db      	ldr	r3, [r3, #28]
 8003a90:	4a06      	ldr	r2, [pc, #24]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a92:	f023 0301 	bic.w	r3, r3, #1
 8003a96:	61d3      	str	r3, [r2, #28]
}  
 8003a98:	e002      	b.n	8003aa0 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003a9a:	4a04      	ldr	r2, [pc, #16]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	60d3      	str	r3, [r2, #12]
}  
 8003aa0:	bf00      	nop
 8003aa2:	370c      	adds	r7, #12
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bc80      	pop	{r7}
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	40022000 	.word	0x40022000
 8003ab0:	20000350 	.word	0x20000350

08003ab4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003ac6:	4b2f      	ldr	r3, [pc, #188]	@ (8003b84 <HAL_FLASHEx_Erase+0xd0>)
 8003ac8:	7e1b      	ldrb	r3, [r3, #24]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d101      	bne.n	8003ad2 <HAL_FLASHEx_Erase+0x1e>
 8003ace:	2302      	movs	r3, #2
 8003ad0:	e053      	b.n	8003b7a <HAL_FLASHEx_Erase+0xc6>
 8003ad2:	4b2c      	ldr	r3, [pc, #176]	@ (8003b84 <HAL_FLASHEx_Erase+0xd0>)
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d116      	bne.n	8003b0e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003ae0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003ae4:	f7ff ff50 	bl	8003988 <FLASH_WaitForLastOperation>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d141      	bne.n	8003b72 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003aee:	2001      	movs	r0, #1
 8003af0:	f000 f84c 	bl	8003b8c <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003af4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003af8:	f7ff ff46 	bl	8003988 <FLASH_WaitForLastOperation>
 8003afc:	4603      	mov	r3, r0
 8003afe:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003b00:	4b21      	ldr	r3, [pc, #132]	@ (8003b88 <HAL_FLASHEx_Erase+0xd4>)
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	4a20      	ldr	r2, [pc, #128]	@ (8003b88 <HAL_FLASHEx_Erase+0xd4>)
 8003b06:	f023 0304 	bic.w	r3, r3, #4
 8003b0a:	6113      	str	r3, [r2, #16]
 8003b0c:	e031      	b.n	8003b72 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003b0e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003b12:	f7ff ff39 	bl	8003988 <FLASH_WaitForLastOperation>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d12a      	bne.n	8003b72 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003b22:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	60bb      	str	r3, [r7, #8]
 8003b2a:	e019      	b.n	8003b60 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8003b2c:	68b8      	ldr	r0, [r7, #8]
 8003b2e:	f000 f849 	bl	8003bc4 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003b32:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003b36:	f7ff ff27 	bl	8003988 <FLASH_WaitForLastOperation>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003b3e:	4b12      	ldr	r3, [pc, #72]	@ (8003b88 <HAL_FLASHEx_Erase+0xd4>)
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	4a11      	ldr	r2, [pc, #68]	@ (8003b88 <HAL_FLASHEx_Erase+0xd4>)
 8003b44:	f023 0302 	bic.w	r3, r3, #2
 8003b48:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8003b4a:	7bfb      	ldrb	r3, [r7, #15]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d003      	beq.n	8003b58 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	601a      	str	r2, [r3, #0]
            break;
 8003b56:	e00c      	b.n	8003b72 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b5e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	02da      	lsls	r2, r3, #11
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	4413      	add	r3, r2
 8003b6c:	68ba      	ldr	r2, [r7, #8]
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d3dc      	bcc.n	8003b2c <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003b72:	4b04      	ldr	r3, [pc, #16]	@ (8003b84 <HAL_FLASHEx_Erase+0xd0>)
 8003b74:	2200      	movs	r2, #0
 8003b76:	761a      	strb	r2, [r3, #24]

  return status;
 8003b78:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3710      	adds	r7, #16
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	20000350 	.word	0x20000350
 8003b88:	40022000 	.word	0x40022000

08003b8c <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003b94:	4b09      	ldr	r3, [pc, #36]	@ (8003bbc <FLASH_MassErase+0x30>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003b9a:	4b09      	ldr	r3, [pc, #36]	@ (8003bc0 <FLASH_MassErase+0x34>)
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	4a08      	ldr	r2, [pc, #32]	@ (8003bc0 <FLASH_MassErase+0x34>)
 8003ba0:	f043 0304 	orr.w	r3, r3, #4
 8003ba4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003ba6:	4b06      	ldr	r3, [pc, #24]	@ (8003bc0 <FLASH_MassErase+0x34>)
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	4a05      	ldr	r2, [pc, #20]	@ (8003bc0 <FLASH_MassErase+0x34>)
 8003bac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bb0:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003bb2:	bf00      	nop
 8003bb4:	370c      	adds	r7, #12
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bc80      	pop	{r7}
 8003bba:	4770      	bx	lr
 8003bbc:	20000350 	.word	0x20000350
 8003bc0:	40022000 	.word	0x40022000

08003bc4 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8003bfc <FLASH_PageErase+0x38>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8003c00 <FLASH_PageErase+0x3c>)
 8003bd4:	691b      	ldr	r3, [r3, #16]
 8003bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8003c00 <FLASH_PageErase+0x3c>)
 8003bd8:	f043 0302 	orr.w	r3, r3, #2
 8003bdc:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003bde:	4a08      	ldr	r2, [pc, #32]	@ (8003c00 <FLASH_PageErase+0x3c>)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003be4:	4b06      	ldr	r3, [pc, #24]	@ (8003c00 <FLASH_PageErase+0x3c>)
 8003be6:	691b      	ldr	r3, [r3, #16]
 8003be8:	4a05      	ldr	r2, [pc, #20]	@ (8003c00 <FLASH_PageErase+0x3c>)
 8003bea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bee:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bc80      	pop	{r7}
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	20000350 	.word	0x20000350
 8003c00:	40022000 	.word	0x40022000

08003c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b08b      	sub	sp, #44	@ 0x2c
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003c12:	2300      	movs	r3, #0
 8003c14:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c16:	e169      	b.n	8003eec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003c18:	2201      	movs	r2, #1
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	69fa      	ldr	r2, [r7, #28]
 8003c28:	4013      	ands	r3, r2
 8003c2a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003c2c:	69ba      	ldr	r2, [r7, #24]
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	f040 8158 	bne.w	8003ee6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	4a9a      	ldr	r2, [pc, #616]	@ (8003ea4 <HAL_GPIO_Init+0x2a0>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d05e      	beq.n	8003cfe <HAL_GPIO_Init+0xfa>
 8003c40:	4a98      	ldr	r2, [pc, #608]	@ (8003ea4 <HAL_GPIO_Init+0x2a0>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d875      	bhi.n	8003d32 <HAL_GPIO_Init+0x12e>
 8003c46:	4a98      	ldr	r2, [pc, #608]	@ (8003ea8 <HAL_GPIO_Init+0x2a4>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d058      	beq.n	8003cfe <HAL_GPIO_Init+0xfa>
 8003c4c:	4a96      	ldr	r2, [pc, #600]	@ (8003ea8 <HAL_GPIO_Init+0x2a4>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d86f      	bhi.n	8003d32 <HAL_GPIO_Init+0x12e>
 8003c52:	4a96      	ldr	r2, [pc, #600]	@ (8003eac <HAL_GPIO_Init+0x2a8>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d052      	beq.n	8003cfe <HAL_GPIO_Init+0xfa>
 8003c58:	4a94      	ldr	r2, [pc, #592]	@ (8003eac <HAL_GPIO_Init+0x2a8>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d869      	bhi.n	8003d32 <HAL_GPIO_Init+0x12e>
 8003c5e:	4a94      	ldr	r2, [pc, #592]	@ (8003eb0 <HAL_GPIO_Init+0x2ac>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d04c      	beq.n	8003cfe <HAL_GPIO_Init+0xfa>
 8003c64:	4a92      	ldr	r2, [pc, #584]	@ (8003eb0 <HAL_GPIO_Init+0x2ac>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d863      	bhi.n	8003d32 <HAL_GPIO_Init+0x12e>
 8003c6a:	4a92      	ldr	r2, [pc, #584]	@ (8003eb4 <HAL_GPIO_Init+0x2b0>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d046      	beq.n	8003cfe <HAL_GPIO_Init+0xfa>
 8003c70:	4a90      	ldr	r2, [pc, #576]	@ (8003eb4 <HAL_GPIO_Init+0x2b0>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d85d      	bhi.n	8003d32 <HAL_GPIO_Init+0x12e>
 8003c76:	2b12      	cmp	r3, #18
 8003c78:	d82a      	bhi.n	8003cd0 <HAL_GPIO_Init+0xcc>
 8003c7a:	2b12      	cmp	r3, #18
 8003c7c:	d859      	bhi.n	8003d32 <HAL_GPIO_Init+0x12e>
 8003c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8003c84 <HAL_GPIO_Init+0x80>)
 8003c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c84:	08003cff 	.word	0x08003cff
 8003c88:	08003cd9 	.word	0x08003cd9
 8003c8c:	08003ceb 	.word	0x08003ceb
 8003c90:	08003d2d 	.word	0x08003d2d
 8003c94:	08003d33 	.word	0x08003d33
 8003c98:	08003d33 	.word	0x08003d33
 8003c9c:	08003d33 	.word	0x08003d33
 8003ca0:	08003d33 	.word	0x08003d33
 8003ca4:	08003d33 	.word	0x08003d33
 8003ca8:	08003d33 	.word	0x08003d33
 8003cac:	08003d33 	.word	0x08003d33
 8003cb0:	08003d33 	.word	0x08003d33
 8003cb4:	08003d33 	.word	0x08003d33
 8003cb8:	08003d33 	.word	0x08003d33
 8003cbc:	08003d33 	.word	0x08003d33
 8003cc0:	08003d33 	.word	0x08003d33
 8003cc4:	08003d33 	.word	0x08003d33
 8003cc8:	08003ce1 	.word	0x08003ce1
 8003ccc:	08003cf5 	.word	0x08003cf5
 8003cd0:	4a79      	ldr	r2, [pc, #484]	@ (8003eb8 <HAL_GPIO_Init+0x2b4>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d013      	beq.n	8003cfe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003cd6:	e02c      	b.n	8003d32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	623b      	str	r3, [r7, #32]
          break;
 8003cde:	e029      	b.n	8003d34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	3304      	adds	r3, #4
 8003ce6:	623b      	str	r3, [r7, #32]
          break;
 8003ce8:	e024      	b.n	8003d34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	3308      	adds	r3, #8
 8003cf0:	623b      	str	r3, [r7, #32]
          break;
 8003cf2:	e01f      	b.n	8003d34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	330c      	adds	r3, #12
 8003cfa:	623b      	str	r3, [r7, #32]
          break;
 8003cfc:	e01a      	b.n	8003d34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d102      	bne.n	8003d0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003d06:	2304      	movs	r3, #4
 8003d08:	623b      	str	r3, [r7, #32]
          break;
 8003d0a:	e013      	b.n	8003d34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d105      	bne.n	8003d20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d14:	2308      	movs	r3, #8
 8003d16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	69fa      	ldr	r2, [r7, #28]
 8003d1c:	611a      	str	r2, [r3, #16]
          break;
 8003d1e:	e009      	b.n	8003d34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d20:	2308      	movs	r3, #8
 8003d22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	69fa      	ldr	r2, [r7, #28]
 8003d28:	615a      	str	r2, [r3, #20]
          break;
 8003d2a:	e003      	b.n	8003d34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	623b      	str	r3, [r7, #32]
          break;
 8003d30:	e000      	b.n	8003d34 <HAL_GPIO_Init+0x130>
          break;
 8003d32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	2bff      	cmp	r3, #255	@ 0xff
 8003d38:	d801      	bhi.n	8003d3e <HAL_GPIO_Init+0x13a>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	e001      	b.n	8003d42 <HAL_GPIO_Init+0x13e>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	3304      	adds	r3, #4
 8003d42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	2bff      	cmp	r3, #255	@ 0xff
 8003d48:	d802      	bhi.n	8003d50 <HAL_GPIO_Init+0x14c>
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	e002      	b.n	8003d56 <HAL_GPIO_Init+0x152>
 8003d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d52:	3b08      	subs	r3, #8
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	210f      	movs	r1, #15
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	fa01 f303 	lsl.w	r3, r1, r3
 8003d64:	43db      	mvns	r3, r3
 8003d66:	401a      	ands	r2, r3
 8003d68:	6a39      	ldr	r1, [r7, #32]
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d70:	431a      	orrs	r2, r3
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f000 80b1 	beq.w	8003ee6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003d84:	4b4d      	ldr	r3, [pc, #308]	@ (8003ebc <HAL_GPIO_Init+0x2b8>)
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	4a4c      	ldr	r2, [pc, #304]	@ (8003ebc <HAL_GPIO_Init+0x2b8>)
 8003d8a:	f043 0301 	orr.w	r3, r3, #1
 8003d8e:	6193      	str	r3, [r2, #24]
 8003d90:	4b4a      	ldr	r3, [pc, #296]	@ (8003ebc <HAL_GPIO_Init+0x2b8>)
 8003d92:	699b      	ldr	r3, [r3, #24]
 8003d94:	f003 0301 	and.w	r3, r3, #1
 8003d98:	60bb      	str	r3, [r7, #8]
 8003d9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003d9c:	4a48      	ldr	r2, [pc, #288]	@ (8003ec0 <HAL_GPIO_Init+0x2bc>)
 8003d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da0:	089b      	lsrs	r3, r3, #2
 8003da2:	3302      	adds	r3, #2
 8003da4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003da8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dac:	f003 0303 	and.w	r3, r3, #3
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	220f      	movs	r2, #15
 8003db4:	fa02 f303 	lsl.w	r3, r2, r3
 8003db8:	43db      	mvns	r3, r3
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a40      	ldr	r2, [pc, #256]	@ (8003ec4 <HAL_GPIO_Init+0x2c0>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d013      	beq.n	8003df0 <HAL_GPIO_Init+0x1ec>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	4a3f      	ldr	r2, [pc, #252]	@ (8003ec8 <HAL_GPIO_Init+0x2c4>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d00d      	beq.n	8003dec <HAL_GPIO_Init+0x1e8>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4a3e      	ldr	r2, [pc, #248]	@ (8003ecc <HAL_GPIO_Init+0x2c8>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d007      	beq.n	8003de8 <HAL_GPIO_Init+0x1e4>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a3d      	ldr	r2, [pc, #244]	@ (8003ed0 <HAL_GPIO_Init+0x2cc>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d101      	bne.n	8003de4 <HAL_GPIO_Init+0x1e0>
 8003de0:	2303      	movs	r3, #3
 8003de2:	e006      	b.n	8003df2 <HAL_GPIO_Init+0x1ee>
 8003de4:	2304      	movs	r3, #4
 8003de6:	e004      	b.n	8003df2 <HAL_GPIO_Init+0x1ee>
 8003de8:	2302      	movs	r3, #2
 8003dea:	e002      	b.n	8003df2 <HAL_GPIO_Init+0x1ee>
 8003dec:	2301      	movs	r3, #1
 8003dee:	e000      	b.n	8003df2 <HAL_GPIO_Init+0x1ee>
 8003df0:	2300      	movs	r3, #0
 8003df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003df4:	f002 0203 	and.w	r2, r2, #3
 8003df8:	0092      	lsls	r2, r2, #2
 8003dfa:	4093      	lsls	r3, r2
 8003dfc:	68fa      	ldr	r2, [r7, #12]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003e02:	492f      	ldr	r1, [pc, #188]	@ (8003ec0 <HAL_GPIO_Init+0x2bc>)
 8003e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e06:	089b      	lsrs	r3, r3, #2
 8003e08:	3302      	adds	r3, #2
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d006      	beq.n	8003e2a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003e1c:	4b2d      	ldr	r3, [pc, #180]	@ (8003ed4 <HAL_GPIO_Init+0x2d0>)
 8003e1e:	689a      	ldr	r2, [r3, #8]
 8003e20:	492c      	ldr	r1, [pc, #176]	@ (8003ed4 <HAL_GPIO_Init+0x2d0>)
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	608b      	str	r3, [r1, #8]
 8003e28:	e006      	b.n	8003e38 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003e2a:	4b2a      	ldr	r3, [pc, #168]	@ (8003ed4 <HAL_GPIO_Init+0x2d0>)
 8003e2c:	689a      	ldr	r2, [r3, #8]
 8003e2e:	69bb      	ldr	r3, [r7, #24]
 8003e30:	43db      	mvns	r3, r3
 8003e32:	4928      	ldr	r1, [pc, #160]	@ (8003ed4 <HAL_GPIO_Init+0x2d0>)
 8003e34:	4013      	ands	r3, r2
 8003e36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d006      	beq.n	8003e52 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003e44:	4b23      	ldr	r3, [pc, #140]	@ (8003ed4 <HAL_GPIO_Init+0x2d0>)
 8003e46:	68da      	ldr	r2, [r3, #12]
 8003e48:	4922      	ldr	r1, [pc, #136]	@ (8003ed4 <HAL_GPIO_Init+0x2d0>)
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	60cb      	str	r3, [r1, #12]
 8003e50:	e006      	b.n	8003e60 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003e52:	4b20      	ldr	r3, [pc, #128]	@ (8003ed4 <HAL_GPIO_Init+0x2d0>)
 8003e54:	68da      	ldr	r2, [r3, #12]
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	43db      	mvns	r3, r3
 8003e5a:	491e      	ldr	r1, [pc, #120]	@ (8003ed4 <HAL_GPIO_Init+0x2d0>)
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d006      	beq.n	8003e7a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003e6c:	4b19      	ldr	r3, [pc, #100]	@ (8003ed4 <HAL_GPIO_Init+0x2d0>)
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	4918      	ldr	r1, [pc, #96]	@ (8003ed4 <HAL_GPIO_Init+0x2d0>)
 8003e72:	69bb      	ldr	r3, [r7, #24]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	604b      	str	r3, [r1, #4]
 8003e78:	e006      	b.n	8003e88 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003e7a:	4b16      	ldr	r3, [pc, #88]	@ (8003ed4 <HAL_GPIO_Init+0x2d0>)
 8003e7c:	685a      	ldr	r2, [r3, #4]
 8003e7e:	69bb      	ldr	r3, [r7, #24]
 8003e80:	43db      	mvns	r3, r3
 8003e82:	4914      	ldr	r1, [pc, #80]	@ (8003ed4 <HAL_GPIO_Init+0x2d0>)
 8003e84:	4013      	ands	r3, r2
 8003e86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d021      	beq.n	8003ed8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003e94:	4b0f      	ldr	r3, [pc, #60]	@ (8003ed4 <HAL_GPIO_Init+0x2d0>)
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	490e      	ldr	r1, [pc, #56]	@ (8003ed4 <HAL_GPIO_Init+0x2d0>)
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	600b      	str	r3, [r1, #0]
 8003ea0:	e021      	b.n	8003ee6 <HAL_GPIO_Init+0x2e2>
 8003ea2:	bf00      	nop
 8003ea4:	10320000 	.word	0x10320000
 8003ea8:	10310000 	.word	0x10310000
 8003eac:	10220000 	.word	0x10220000
 8003eb0:	10210000 	.word	0x10210000
 8003eb4:	10120000 	.word	0x10120000
 8003eb8:	10110000 	.word	0x10110000
 8003ebc:	40021000 	.word	0x40021000
 8003ec0:	40010000 	.word	0x40010000
 8003ec4:	40010800 	.word	0x40010800
 8003ec8:	40010c00 	.word	0x40010c00
 8003ecc:	40011000 	.word	0x40011000
 8003ed0:	40011400 	.word	0x40011400
 8003ed4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8003f08 <HAL_GPIO_Init+0x304>)
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	43db      	mvns	r3, r3
 8003ee0:	4909      	ldr	r1, [pc, #36]	@ (8003f08 <HAL_GPIO_Init+0x304>)
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee8:	3301      	adds	r3, #1
 8003eea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f47f ae8e 	bne.w	8003c18 <HAL_GPIO_Init+0x14>
  }
}
 8003efc:	bf00      	nop
 8003efe:	bf00      	nop
 8003f00:	372c      	adds	r7, #44	@ 0x2c
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bc80      	pop	{r7}
 8003f06:	4770      	bx	lr
 8003f08:	40010400 	.word	0x40010400

08003f0c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b089      	sub	sp, #36	@ 0x24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f16:	2300      	movs	r3, #0
 8003f18:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8003f1a:	e09a      	b.n	8004052 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	fa02 f303 	lsl.w	r3, r2, r3
 8003f24:	683a      	ldr	r2, [r7, #0]
 8003f26:	4013      	ands	r3, r2
 8003f28:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f000 808d 	beq.w	800404c <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8003f32:	4a4e      	ldr	r2, [pc, #312]	@ (800406c <HAL_GPIO_DeInit+0x160>)
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	089b      	lsrs	r3, r3, #2
 8003f38:	3302      	adds	r3, #2
 8003f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f3e:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	f003 0303 	and.w	r3, r3, #3
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	220f      	movs	r2, #15
 8003f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4e:	697a      	ldr	r2, [r7, #20]
 8003f50:	4013      	ands	r3, r2
 8003f52:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	4a46      	ldr	r2, [pc, #280]	@ (8004070 <HAL_GPIO_DeInit+0x164>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d013      	beq.n	8003f84 <HAL_GPIO_DeInit+0x78>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a45      	ldr	r2, [pc, #276]	@ (8004074 <HAL_GPIO_DeInit+0x168>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d00d      	beq.n	8003f80 <HAL_GPIO_DeInit+0x74>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a44      	ldr	r2, [pc, #272]	@ (8004078 <HAL_GPIO_DeInit+0x16c>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d007      	beq.n	8003f7c <HAL_GPIO_DeInit+0x70>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a43      	ldr	r2, [pc, #268]	@ (800407c <HAL_GPIO_DeInit+0x170>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d101      	bne.n	8003f78 <HAL_GPIO_DeInit+0x6c>
 8003f74:	2303      	movs	r3, #3
 8003f76:	e006      	b.n	8003f86 <HAL_GPIO_DeInit+0x7a>
 8003f78:	2304      	movs	r3, #4
 8003f7a:	e004      	b.n	8003f86 <HAL_GPIO_DeInit+0x7a>
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	e002      	b.n	8003f86 <HAL_GPIO_DeInit+0x7a>
 8003f80:	2301      	movs	r3, #1
 8003f82:	e000      	b.n	8003f86 <HAL_GPIO_DeInit+0x7a>
 8003f84:	2300      	movs	r3, #0
 8003f86:	69fa      	ldr	r2, [r7, #28]
 8003f88:	f002 0203 	and.w	r2, r2, #3
 8003f8c:	0092      	lsls	r2, r2, #2
 8003f8e:	4093      	lsls	r3, r2
 8003f90:	697a      	ldr	r2, [r7, #20]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d132      	bne.n	8003ffc <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8003f96:	4b3a      	ldr	r3, [pc, #232]	@ (8004080 <HAL_GPIO_DeInit+0x174>)
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	43db      	mvns	r3, r3
 8003f9e:	4938      	ldr	r1, [pc, #224]	@ (8004080 <HAL_GPIO_DeInit+0x174>)
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8003fa4:	4b36      	ldr	r3, [pc, #216]	@ (8004080 <HAL_GPIO_DeInit+0x174>)
 8003fa6:	685a      	ldr	r2, [r3, #4]
 8003fa8:	69bb      	ldr	r3, [r7, #24]
 8003faa:	43db      	mvns	r3, r3
 8003fac:	4934      	ldr	r1, [pc, #208]	@ (8004080 <HAL_GPIO_DeInit+0x174>)
 8003fae:	4013      	ands	r3, r2
 8003fb0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8003fb2:	4b33      	ldr	r3, [pc, #204]	@ (8004080 <HAL_GPIO_DeInit+0x174>)
 8003fb4:	68da      	ldr	r2, [r3, #12]
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	43db      	mvns	r3, r3
 8003fba:	4931      	ldr	r1, [pc, #196]	@ (8004080 <HAL_GPIO_DeInit+0x174>)
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8003fc0:	4b2f      	ldr	r3, [pc, #188]	@ (8004080 <HAL_GPIO_DeInit+0x174>)
 8003fc2:	689a      	ldr	r2, [r3, #8]
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	43db      	mvns	r3, r3
 8003fc8:	492d      	ldr	r1, [pc, #180]	@ (8004080 <HAL_GPIO_DeInit+0x174>)
 8003fca:	4013      	ands	r3, r2
 8003fcc:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	f003 0303 	and.w	r3, r3, #3
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	220f      	movs	r2, #15
 8003fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fdc:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8003fde:	4a23      	ldr	r2, [pc, #140]	@ (800406c <HAL_GPIO_DeInit+0x160>)
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	089b      	lsrs	r3, r3, #2
 8003fe4:	3302      	adds	r3, #2
 8003fe6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	43da      	mvns	r2, r3
 8003fee:	481f      	ldr	r0, [pc, #124]	@ (800406c <HAL_GPIO_DeInit+0x160>)
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	089b      	lsrs	r3, r3, #2
 8003ff4:	400a      	ands	r2, r1
 8003ff6:	3302      	adds	r3, #2
 8003ff8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	2bff      	cmp	r3, #255	@ 0xff
 8004000:	d801      	bhi.n	8004006 <HAL_GPIO_DeInit+0xfa>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	e001      	b.n	800400a <HAL_GPIO_DeInit+0xfe>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	3304      	adds	r3, #4
 800400a:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	2bff      	cmp	r3, #255	@ 0xff
 8004010:	d802      	bhi.n	8004018 <HAL_GPIO_DeInit+0x10c>
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	e002      	b.n	800401e <HAL_GPIO_DeInit+0x112>
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	3b08      	subs	r3, #8
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	210f      	movs	r1, #15
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	fa01 f303 	lsl.w	r3, r1, r3
 800402c:	43db      	mvns	r3, r3
 800402e:	401a      	ands	r2, r3
 8004030:	2104      	movs	r1, #4
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	fa01 f303 	lsl.w	r3, r1, r3
 8004038:	431a      	orrs	r2, r3
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68da      	ldr	r2, [r3, #12]
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	43db      	mvns	r3, r3
 8004046:	401a      	ands	r2, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	60da      	str	r2, [r3, #12]
    }

    position++;
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	3301      	adds	r3, #1
 8004050:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8004052:	683a      	ldr	r2, [r7, #0]
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	fa22 f303 	lsr.w	r3, r2, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	f47f af5e 	bne.w	8003f1c <HAL_GPIO_DeInit+0x10>
  }
}
 8004060:	bf00      	nop
 8004062:	bf00      	nop
 8004064:	3724      	adds	r7, #36	@ 0x24
 8004066:	46bd      	mov	sp, r7
 8004068:	bc80      	pop	{r7}
 800406a:	4770      	bx	lr
 800406c:	40010000 	.word	0x40010000
 8004070:	40010800 	.word	0x40010800
 8004074:	40010c00 	.word	0x40010c00
 8004078:	40011000 	.word	0x40011000
 800407c:	40011400 	.word	0x40011400
 8004080:	40010400 	.word	0x40010400

08004084 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	460b      	mov	r3, r1
 800408e:	807b      	strh	r3, [r7, #2]
 8004090:	4613      	mov	r3, r2
 8004092:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004094:	787b      	ldrb	r3, [r7, #1]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d003      	beq.n	80040a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800409a:	887a      	ldrh	r2, [r7, #2]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80040a0:	e003      	b.n	80040aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80040a2:	887b      	ldrh	r3, [r7, #2]
 80040a4:	041a      	lsls	r2, r3, #16
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	611a      	str	r2, [r3, #16]
}
 80040aa:	bf00      	nop
 80040ac:	370c      	adds	r7, #12
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bc80      	pop	{r7}
 80040b2:	4770      	bx	lr

080040b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b086      	sub	sp, #24
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d101      	bne.n	80040c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e304      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f000 8087 	beq.w	80041e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80040d4:	4b92      	ldr	r3, [pc, #584]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f003 030c 	and.w	r3, r3, #12
 80040dc:	2b04      	cmp	r3, #4
 80040de:	d00c      	beq.n	80040fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80040e0:	4b8f      	ldr	r3, [pc, #572]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f003 030c 	and.w	r3, r3, #12
 80040e8:	2b08      	cmp	r3, #8
 80040ea:	d112      	bne.n	8004112 <HAL_RCC_OscConfig+0x5e>
 80040ec:	4b8c      	ldr	r3, [pc, #560]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040f8:	d10b      	bne.n	8004112 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040fa:	4b89      	ldr	r3, [pc, #548]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d06c      	beq.n	80041e0 <HAL_RCC_OscConfig+0x12c>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d168      	bne.n	80041e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e2de      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800411a:	d106      	bne.n	800412a <HAL_RCC_OscConfig+0x76>
 800411c:	4b80      	ldr	r3, [pc, #512]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a7f      	ldr	r2, [pc, #508]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004122:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004126:	6013      	str	r3, [r2, #0]
 8004128:	e02e      	b.n	8004188 <HAL_RCC_OscConfig+0xd4>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d10c      	bne.n	800414c <HAL_RCC_OscConfig+0x98>
 8004132:	4b7b      	ldr	r3, [pc, #492]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a7a      	ldr	r2, [pc, #488]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004138:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800413c:	6013      	str	r3, [r2, #0]
 800413e:	4b78      	ldr	r3, [pc, #480]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a77      	ldr	r2, [pc, #476]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004144:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004148:	6013      	str	r3, [r2, #0]
 800414a:	e01d      	b.n	8004188 <HAL_RCC_OscConfig+0xd4>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004154:	d10c      	bne.n	8004170 <HAL_RCC_OscConfig+0xbc>
 8004156:	4b72      	ldr	r3, [pc, #456]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a71      	ldr	r2, [pc, #452]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 800415c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004160:	6013      	str	r3, [r2, #0]
 8004162:	4b6f      	ldr	r3, [pc, #444]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a6e      	ldr	r2, [pc, #440]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004168:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800416c:	6013      	str	r3, [r2, #0]
 800416e:	e00b      	b.n	8004188 <HAL_RCC_OscConfig+0xd4>
 8004170:	4b6b      	ldr	r3, [pc, #428]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a6a      	ldr	r2, [pc, #424]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004176:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800417a:	6013      	str	r3, [r2, #0]
 800417c:	4b68      	ldr	r3, [pc, #416]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a67      	ldr	r2, [pc, #412]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004182:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004186:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d013      	beq.n	80041b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004190:	f7fd fb7c 	bl	800188c <HAL_GetTick>
 8004194:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004196:	e008      	b.n	80041aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004198:	f7fd fb78 	bl	800188c <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	2b64      	cmp	r3, #100	@ 0x64
 80041a4:	d901      	bls.n	80041aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e292      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041aa:	4b5d      	ldr	r3, [pc, #372]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d0f0      	beq.n	8004198 <HAL_RCC_OscConfig+0xe4>
 80041b6:	e014      	b.n	80041e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b8:	f7fd fb68 	bl	800188c <HAL_GetTick>
 80041bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041be:	e008      	b.n	80041d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041c0:	f7fd fb64 	bl	800188c <HAL_GetTick>
 80041c4:	4602      	mov	r2, r0
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	2b64      	cmp	r3, #100	@ 0x64
 80041cc:	d901      	bls.n	80041d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e27e      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041d2:	4b53      	ldr	r3, [pc, #332]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1f0      	bne.n	80041c0 <HAL_RCC_OscConfig+0x10c>
 80041de:	e000      	b.n	80041e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0302 	and.w	r3, r3, #2
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d063      	beq.n	80042b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041ee:	4b4c      	ldr	r3, [pc, #304]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	f003 030c 	and.w	r3, r3, #12
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00b      	beq.n	8004212 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80041fa:	4b49      	ldr	r3, [pc, #292]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f003 030c 	and.w	r3, r3, #12
 8004202:	2b08      	cmp	r3, #8
 8004204:	d11c      	bne.n	8004240 <HAL_RCC_OscConfig+0x18c>
 8004206:	4b46      	ldr	r3, [pc, #280]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d116      	bne.n	8004240 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004212:	4b43      	ldr	r3, [pc, #268]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0302 	and.w	r3, r3, #2
 800421a:	2b00      	cmp	r3, #0
 800421c:	d005      	beq.n	800422a <HAL_RCC_OscConfig+0x176>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	2b01      	cmp	r3, #1
 8004224:	d001      	beq.n	800422a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e252      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800422a:	4b3d      	ldr	r3, [pc, #244]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	00db      	lsls	r3, r3, #3
 8004238:	4939      	ldr	r1, [pc, #228]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 800423a:	4313      	orrs	r3, r2
 800423c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800423e:	e03a      	b.n	80042b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	695b      	ldr	r3, [r3, #20]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d020      	beq.n	800428a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004248:	4b36      	ldr	r3, [pc, #216]	@ (8004324 <HAL_RCC_OscConfig+0x270>)
 800424a:	2201      	movs	r2, #1
 800424c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800424e:	f7fd fb1d 	bl	800188c <HAL_GetTick>
 8004252:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004254:	e008      	b.n	8004268 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004256:	f7fd fb19 	bl	800188c <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	2b02      	cmp	r3, #2
 8004262:	d901      	bls.n	8004268 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	e233      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004268:	4b2d      	ldr	r3, [pc, #180]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 0302 	and.w	r3, r3, #2
 8004270:	2b00      	cmp	r3, #0
 8004272:	d0f0      	beq.n	8004256 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004274:	4b2a      	ldr	r3, [pc, #168]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	699b      	ldr	r3, [r3, #24]
 8004280:	00db      	lsls	r3, r3, #3
 8004282:	4927      	ldr	r1, [pc, #156]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 8004284:	4313      	orrs	r3, r2
 8004286:	600b      	str	r3, [r1, #0]
 8004288:	e015      	b.n	80042b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800428a:	4b26      	ldr	r3, [pc, #152]	@ (8004324 <HAL_RCC_OscConfig+0x270>)
 800428c:	2200      	movs	r2, #0
 800428e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004290:	f7fd fafc 	bl	800188c <HAL_GetTick>
 8004294:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004296:	e008      	b.n	80042aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004298:	f7fd faf8 	bl	800188c <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d901      	bls.n	80042aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	e212      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042aa:	4b1d      	ldr	r3, [pc, #116]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0302 	and.w	r3, r3, #2
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1f0      	bne.n	8004298 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0308 	and.w	r3, r3, #8
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d03a      	beq.n	8004338 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	69db      	ldr	r3, [r3, #28]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d019      	beq.n	80042fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042ca:	4b17      	ldr	r3, [pc, #92]	@ (8004328 <HAL_RCC_OscConfig+0x274>)
 80042cc:	2201      	movs	r2, #1
 80042ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042d0:	f7fd fadc 	bl	800188c <HAL_GetTick>
 80042d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042d6:	e008      	b.n	80042ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042d8:	f7fd fad8 	bl	800188c <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d901      	bls.n	80042ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e1f2      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004320 <HAL_RCC_OscConfig+0x26c>)
 80042ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ee:	f003 0302 	and.w	r3, r3, #2
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d0f0      	beq.n	80042d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80042f6:	2001      	movs	r0, #1
 80042f8:	f000 fc02 	bl	8004b00 <RCC_Delay>
 80042fc:	e01c      	b.n	8004338 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004328 <HAL_RCC_OscConfig+0x274>)
 8004300:	2200      	movs	r2, #0
 8004302:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004304:	f7fd fac2 	bl	800188c <HAL_GetTick>
 8004308:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800430a:	e00f      	b.n	800432c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800430c:	f7fd fabe 	bl	800188c <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d908      	bls.n	800432c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e1d8      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
 800431e:	bf00      	nop
 8004320:	40021000 	.word	0x40021000
 8004324:	42420000 	.word	0x42420000
 8004328:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800432c:	4b9b      	ldr	r3, [pc, #620]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 800432e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004330:	f003 0302 	and.w	r3, r3, #2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1e9      	bne.n	800430c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0304 	and.w	r3, r3, #4
 8004340:	2b00      	cmp	r3, #0
 8004342:	f000 80a6 	beq.w	8004492 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004346:	2300      	movs	r3, #0
 8004348:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800434a:	4b94      	ldr	r3, [pc, #592]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 800434c:	69db      	ldr	r3, [r3, #28]
 800434e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d10d      	bne.n	8004372 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004356:	4b91      	ldr	r3, [pc, #580]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 8004358:	69db      	ldr	r3, [r3, #28]
 800435a:	4a90      	ldr	r2, [pc, #576]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 800435c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004360:	61d3      	str	r3, [r2, #28]
 8004362:	4b8e      	ldr	r3, [pc, #568]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800436a:	60bb      	str	r3, [r7, #8]
 800436c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800436e:	2301      	movs	r3, #1
 8004370:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004372:	4b8b      	ldr	r3, [pc, #556]	@ (80045a0 <HAL_RCC_OscConfig+0x4ec>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800437a:	2b00      	cmp	r3, #0
 800437c:	d118      	bne.n	80043b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800437e:	4b88      	ldr	r3, [pc, #544]	@ (80045a0 <HAL_RCC_OscConfig+0x4ec>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a87      	ldr	r2, [pc, #540]	@ (80045a0 <HAL_RCC_OscConfig+0x4ec>)
 8004384:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004388:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800438a:	f7fd fa7f 	bl	800188c <HAL_GetTick>
 800438e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004390:	e008      	b.n	80043a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004392:	f7fd fa7b 	bl	800188c <HAL_GetTick>
 8004396:	4602      	mov	r2, r0
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	2b64      	cmp	r3, #100	@ 0x64
 800439e:	d901      	bls.n	80043a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e195      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043a4:	4b7e      	ldr	r3, [pc, #504]	@ (80045a0 <HAL_RCC_OscConfig+0x4ec>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d0f0      	beq.n	8004392 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d106      	bne.n	80043c6 <HAL_RCC_OscConfig+0x312>
 80043b8:	4b78      	ldr	r3, [pc, #480]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 80043ba:	6a1b      	ldr	r3, [r3, #32]
 80043bc:	4a77      	ldr	r2, [pc, #476]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 80043be:	f043 0301 	orr.w	r3, r3, #1
 80043c2:	6213      	str	r3, [r2, #32]
 80043c4:	e02d      	b.n	8004422 <HAL_RCC_OscConfig+0x36e>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d10c      	bne.n	80043e8 <HAL_RCC_OscConfig+0x334>
 80043ce:	4b73      	ldr	r3, [pc, #460]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 80043d0:	6a1b      	ldr	r3, [r3, #32]
 80043d2:	4a72      	ldr	r2, [pc, #456]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 80043d4:	f023 0301 	bic.w	r3, r3, #1
 80043d8:	6213      	str	r3, [r2, #32]
 80043da:	4b70      	ldr	r3, [pc, #448]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	4a6f      	ldr	r2, [pc, #444]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 80043e0:	f023 0304 	bic.w	r3, r3, #4
 80043e4:	6213      	str	r3, [r2, #32]
 80043e6:	e01c      	b.n	8004422 <HAL_RCC_OscConfig+0x36e>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	2b05      	cmp	r3, #5
 80043ee:	d10c      	bne.n	800440a <HAL_RCC_OscConfig+0x356>
 80043f0:	4b6a      	ldr	r3, [pc, #424]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 80043f2:	6a1b      	ldr	r3, [r3, #32]
 80043f4:	4a69      	ldr	r2, [pc, #420]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 80043f6:	f043 0304 	orr.w	r3, r3, #4
 80043fa:	6213      	str	r3, [r2, #32]
 80043fc:	4b67      	ldr	r3, [pc, #412]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 80043fe:	6a1b      	ldr	r3, [r3, #32]
 8004400:	4a66      	ldr	r2, [pc, #408]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 8004402:	f043 0301 	orr.w	r3, r3, #1
 8004406:	6213      	str	r3, [r2, #32]
 8004408:	e00b      	b.n	8004422 <HAL_RCC_OscConfig+0x36e>
 800440a:	4b64      	ldr	r3, [pc, #400]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 800440c:	6a1b      	ldr	r3, [r3, #32]
 800440e:	4a63      	ldr	r2, [pc, #396]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 8004410:	f023 0301 	bic.w	r3, r3, #1
 8004414:	6213      	str	r3, [r2, #32]
 8004416:	4b61      	ldr	r3, [pc, #388]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 8004418:	6a1b      	ldr	r3, [r3, #32]
 800441a:	4a60      	ldr	r2, [pc, #384]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 800441c:	f023 0304 	bic.w	r3, r3, #4
 8004420:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d015      	beq.n	8004456 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800442a:	f7fd fa2f 	bl	800188c <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004430:	e00a      	b.n	8004448 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004432:	f7fd fa2b 	bl	800188c <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004440:	4293      	cmp	r3, r2
 8004442:	d901      	bls.n	8004448 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e143      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004448:	4b54      	ldr	r3, [pc, #336]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 800444a:	6a1b      	ldr	r3, [r3, #32]
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d0ee      	beq.n	8004432 <HAL_RCC_OscConfig+0x37e>
 8004454:	e014      	b.n	8004480 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004456:	f7fd fa19 	bl	800188c <HAL_GetTick>
 800445a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800445c:	e00a      	b.n	8004474 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800445e:	f7fd fa15 	bl	800188c <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	f241 3288 	movw	r2, #5000	@ 0x1388
 800446c:	4293      	cmp	r3, r2
 800446e:	d901      	bls.n	8004474 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e12d      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004474:	4b49      	ldr	r3, [pc, #292]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 8004476:	6a1b      	ldr	r3, [r3, #32]
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d1ee      	bne.n	800445e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004480:	7dfb      	ldrb	r3, [r7, #23]
 8004482:	2b01      	cmp	r3, #1
 8004484:	d105      	bne.n	8004492 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004486:	4b45      	ldr	r3, [pc, #276]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 8004488:	69db      	ldr	r3, [r3, #28]
 800448a:	4a44      	ldr	r2, [pc, #272]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 800448c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004490:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004496:	2b00      	cmp	r3, #0
 8004498:	f000 808c 	beq.w	80045b4 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800449c:	4b3f      	ldr	r3, [pc, #252]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044a8:	d10e      	bne.n	80044c8 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80044aa:	4b3c      	ldr	r3, [pc, #240]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80044b2:	2b08      	cmp	r3, #8
 80044b4:	d108      	bne.n	80044c8 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 80044b6:	4b39      	ldr	r3, [pc, #228]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 80044b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80044be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044c2:	d101      	bne.n	80044c8 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e103      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d14e      	bne.n	800456e <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 80044d0:	4b32      	ldr	r3, [pc, #200]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d009      	beq.n	80044f0 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 80044dc:	4b2f      	ldr	r3, [pc, #188]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 80044de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d001      	beq.n	80044f0 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e0ef      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 80044f0:	4b2c      	ldr	r3, [pc, #176]	@ (80045a4 <HAL_RCC_OscConfig+0x4f0>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f6:	f7fd f9c9 	bl	800188c <HAL_GetTick>
 80044fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80044fc:	e008      	b.n	8004510 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80044fe:	f7fd f9c5 	bl	800188c <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	2b64      	cmp	r3, #100	@ 0x64
 800450a:	d901      	bls.n	8004510 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e0df      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004510:	4b22      	ldr	r3, [pc, #136]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004518:	2b00      	cmp	r3, #0
 800451a:	d1f0      	bne.n	80044fe <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 800451c:	4b1f      	ldr	r3, [pc, #124]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 800451e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004520:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004528:	491c      	ldr	r1, [pc, #112]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 800452a:	4313      	orrs	r3, r2
 800452c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 800452e:	4b1b      	ldr	r3, [pc, #108]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 8004530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004532:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453a:	4918      	ldr	r1, [pc, #96]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 800453c:	4313      	orrs	r3, r2
 800453e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8004540:	4b18      	ldr	r3, [pc, #96]	@ (80045a4 <HAL_RCC_OscConfig+0x4f0>)
 8004542:	2201      	movs	r2, #1
 8004544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004546:	f7fd f9a1 	bl	800188c <HAL_GetTick>
 800454a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 800454c:	e008      	b.n	8004560 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800454e:	f7fd f99d 	bl	800188c <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	2b64      	cmp	r3, #100	@ 0x64
 800455a:	d901      	bls.n	8004560 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e0b7      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8004560:	4b0e      	ldr	r3, [pc, #56]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d0f0      	beq.n	800454e <HAL_RCC_OscConfig+0x49a>
 800456c:	e022      	b.n	80045b4 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 800456e:	4b0b      	ldr	r3, [pc, #44]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 8004570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004572:	4a0a      	ldr	r2, [pc, #40]	@ (800459c <HAL_RCC_OscConfig+0x4e8>)
 8004574:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004578:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 800457a:	4b0a      	ldr	r3, [pc, #40]	@ (80045a4 <HAL_RCC_OscConfig+0x4f0>)
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004580:	f7fd f984 	bl	800188c <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8004586:	e00f      	b.n	80045a8 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004588:	f7fd f980 	bl	800188c <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b64      	cmp	r3, #100	@ 0x64
 8004594:	d908      	bls.n	80045a8 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e09a      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
 800459a:	bf00      	nop
 800459c:	40021000 	.word	0x40021000
 80045a0:	40007000 	.word	0x40007000
 80045a4:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 80045a8:	4b4b      	ldr	r3, [pc, #300]	@ (80046d8 <HAL_RCC_OscConfig+0x624>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d1e9      	bne.n	8004588 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6a1b      	ldr	r3, [r3, #32]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f000 8088 	beq.w	80046ce <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045be:	4b46      	ldr	r3, [pc, #280]	@ (80046d8 <HAL_RCC_OscConfig+0x624>)
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f003 030c 	and.w	r3, r3, #12
 80045c6:	2b08      	cmp	r3, #8
 80045c8:	d068      	beq.n	800469c <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d14d      	bne.n	800466e <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045d2:	4b42      	ldr	r3, [pc, #264]	@ (80046dc <HAL_RCC_OscConfig+0x628>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045d8:	f7fd f958 	bl	800188c <HAL_GetTick>
 80045dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045de:	e008      	b.n	80045f2 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045e0:	f7fd f954 	bl	800188c <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e06e      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045f2:	4b39      	ldr	r3, [pc, #228]	@ (80046d8 <HAL_RCC_OscConfig+0x624>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1f0      	bne.n	80045e0 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004602:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004606:	d10f      	bne.n	8004628 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8004608:	4b33      	ldr	r3, [pc, #204]	@ (80046d8 <HAL_RCC_OscConfig+0x624>)
 800460a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	4931      	ldr	r1, [pc, #196]	@ (80046d8 <HAL_RCC_OscConfig+0x624>)
 8004612:	4313      	orrs	r3, r2
 8004614:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004616:	4b30      	ldr	r3, [pc, #192]	@ (80046d8 <HAL_RCC_OscConfig+0x624>)
 8004618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800461a:	f023 020f 	bic.w	r2, r3, #15
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	492d      	ldr	r1, [pc, #180]	@ (80046d8 <HAL_RCC_OscConfig+0x624>)
 8004624:	4313      	orrs	r3, r2
 8004626:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004628:	4b2b      	ldr	r3, [pc, #172]	@ (80046d8 <HAL_RCC_OscConfig+0x624>)
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004638:	430b      	orrs	r3, r1
 800463a:	4927      	ldr	r1, [pc, #156]	@ (80046d8 <HAL_RCC_OscConfig+0x624>)
 800463c:	4313      	orrs	r3, r2
 800463e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004640:	4b26      	ldr	r3, [pc, #152]	@ (80046dc <HAL_RCC_OscConfig+0x628>)
 8004642:	2201      	movs	r2, #1
 8004644:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004646:	f7fd f921 	bl	800188c <HAL_GetTick>
 800464a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800464c:	e008      	b.n	8004660 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800464e:	f7fd f91d 	bl	800188c <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	2b02      	cmp	r3, #2
 800465a:	d901      	bls.n	8004660 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	e037      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004660:	4b1d      	ldr	r3, [pc, #116]	@ (80046d8 <HAL_RCC_OscConfig+0x624>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004668:	2b00      	cmp	r3, #0
 800466a:	d0f0      	beq.n	800464e <HAL_RCC_OscConfig+0x59a>
 800466c:	e02f      	b.n	80046ce <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800466e:	4b1b      	ldr	r3, [pc, #108]	@ (80046dc <HAL_RCC_OscConfig+0x628>)
 8004670:	2200      	movs	r2, #0
 8004672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004674:	f7fd f90a 	bl	800188c <HAL_GetTick>
 8004678:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800467a:	e008      	b.n	800468e <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800467c:	f7fd f906 	bl	800188c <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	2b02      	cmp	r3, #2
 8004688:	d901      	bls.n	800468e <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e020      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800468e:	4b12      	ldr	r3, [pc, #72]	@ (80046d8 <HAL_RCC_OscConfig+0x624>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d1f0      	bne.n	800467c <HAL_RCC_OscConfig+0x5c8>
 800469a:	e018      	b.n	80046ce <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a1b      	ldr	r3, [r3, #32]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e013      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80046a8:	4b0b      	ldr	r3, [pc, #44]	@ (80046d8 <HAL_RCC_OscConfig+0x624>)
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d106      	bne.n	80046ca <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d001      	beq.n	80046ce <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e000      	b.n	80046d0 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 80046ce:	2300      	movs	r3, #0
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3718      	adds	r7, #24
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	40021000 	.word	0x40021000
 80046dc:	42420060 	.word	0x42420060

080046e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d101      	bne.n	80046f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e0d0      	b.n	8004896 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046f4:	4b6a      	ldr	r3, [pc, #424]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c0>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0307 	and.w	r3, r3, #7
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	429a      	cmp	r2, r3
 8004700:	d910      	bls.n	8004724 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004702:	4b67      	ldr	r3, [pc, #412]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f023 0207 	bic.w	r2, r3, #7
 800470a:	4965      	ldr	r1, [pc, #404]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c0>)
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	4313      	orrs	r3, r2
 8004710:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004712:	4b63      	ldr	r3, [pc, #396]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0307 	and.w	r3, r3, #7
 800471a:	683a      	ldr	r2, [r7, #0]
 800471c:	429a      	cmp	r2, r3
 800471e:	d001      	beq.n	8004724 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e0b8      	b.n	8004896 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	2b00      	cmp	r3, #0
 800472e:	d020      	beq.n	8004772 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b00      	cmp	r3, #0
 800473a:	d005      	beq.n	8004748 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800473c:	4b59      	ldr	r3, [pc, #356]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	4a58      	ldr	r2, [pc, #352]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004742:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004746:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 0308 	and.w	r3, r3, #8
 8004750:	2b00      	cmp	r3, #0
 8004752:	d005      	beq.n	8004760 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004754:	4b53      	ldr	r3, [pc, #332]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	4a52      	ldr	r2, [pc, #328]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 800475a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800475e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004760:	4b50      	ldr	r3, [pc, #320]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	494d      	ldr	r1, [pc, #308]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 800476e:	4313      	orrs	r3, r2
 8004770:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b00      	cmp	r3, #0
 800477c:	d040      	beq.n	8004800 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	2b01      	cmp	r3, #1
 8004784:	d107      	bne.n	8004796 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004786:	4b47      	ldr	r3, [pc, #284]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d115      	bne.n	80047be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e07f      	b.n	8004896 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	2b02      	cmp	r3, #2
 800479c:	d107      	bne.n	80047ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800479e:	4b41      	ldr	r3, [pc, #260]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d109      	bne.n	80047be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e073      	b.n	8004896 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ae:	4b3d      	ldr	r3, [pc, #244]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0302 	and.w	r3, r3, #2
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d101      	bne.n	80047be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e06b      	b.n	8004896 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047be:	4b39      	ldr	r3, [pc, #228]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f023 0203 	bic.w	r2, r3, #3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	4936      	ldr	r1, [pc, #216]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047d0:	f7fd f85c 	bl	800188c <HAL_GetTick>
 80047d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047d6:	e00a      	b.n	80047ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047d8:	f7fd f858 	bl	800188c <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d901      	bls.n	80047ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e053      	b.n	8004896 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ee:	4b2d      	ldr	r3, [pc, #180]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f003 020c 	and.w	r2, r3, #12
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d1eb      	bne.n	80047d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004800:	4b27      	ldr	r3, [pc, #156]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0307 	and.w	r3, r3, #7
 8004808:	683a      	ldr	r2, [r7, #0]
 800480a:	429a      	cmp	r2, r3
 800480c:	d210      	bcs.n	8004830 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800480e:	4b24      	ldr	r3, [pc, #144]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f023 0207 	bic.w	r2, r3, #7
 8004816:	4922      	ldr	r1, [pc, #136]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	4313      	orrs	r3, r2
 800481c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800481e:	4b20      	ldr	r3, [pc, #128]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0307 	and.w	r3, r3, #7
 8004826:	683a      	ldr	r2, [r7, #0]
 8004828:	429a      	cmp	r2, r3
 800482a:	d001      	beq.n	8004830 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e032      	b.n	8004896 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0304 	and.w	r3, r3, #4
 8004838:	2b00      	cmp	r3, #0
 800483a:	d008      	beq.n	800484e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800483c:	4b19      	ldr	r3, [pc, #100]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	4916      	ldr	r1, [pc, #88]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 800484a:	4313      	orrs	r3, r2
 800484c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0308 	and.w	r3, r3, #8
 8004856:	2b00      	cmp	r3, #0
 8004858:	d009      	beq.n	800486e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800485a:	4b12      	ldr	r3, [pc, #72]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	00db      	lsls	r3, r3, #3
 8004868:	490e      	ldr	r1, [pc, #56]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 800486a:	4313      	orrs	r3, r2
 800486c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800486e:	f000 f821 	bl	80048b4 <HAL_RCC_GetSysClockFreq>
 8004872:	4602      	mov	r2, r0
 8004874:	4b0b      	ldr	r3, [pc, #44]	@ (80048a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	091b      	lsrs	r3, r3, #4
 800487a:	f003 030f 	and.w	r3, r3, #15
 800487e:	490a      	ldr	r1, [pc, #40]	@ (80048a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004880:	5ccb      	ldrb	r3, [r1, r3]
 8004882:	fa22 f303 	lsr.w	r3, r2, r3
 8004886:	4a09      	ldr	r2, [pc, #36]	@ (80048ac <HAL_RCC_ClockConfig+0x1cc>)
 8004888:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800488a:	4b09      	ldr	r3, [pc, #36]	@ (80048b0 <HAL_RCC_ClockConfig+0x1d0>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4618      	mov	r0, r3
 8004890:	f7fc ffba 	bl	8001808 <HAL_InitTick>

  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3710      	adds	r7, #16
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	40022000 	.word	0x40022000
 80048a4:	40021000 	.word	0x40021000
 80048a8:	08011b6c 	.word	0x08011b6c
 80048ac:	20000000 	.word	0x20000000
 80048b0:	20000004 	.word	0x20000004

080048b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048b8:	b092      	sub	sp, #72	@ 0x48
 80048ba:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80048bc:	2300      	movs	r3, #0
 80048be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048c0:	2300      	movs	r3, #0
 80048c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048c4:	2300      	movs	r3, #0
 80048c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80048c8:	2300      	movs	r3, #0
 80048ca:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t sysclockfreq = 0U;
 80048cc:	2300      	movs	r3, #0
 80048ce:	643b      	str	r3, [r7, #64]	@ 0x40
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 80048d0:	2300      	movs	r3, #0
 80048d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80048d4:	2300      	movs	r3, #0
 80048d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80048d8:	4b6b      	ldr	r3, [pc, #428]	@ (8004a88 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80048de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048e0:	f003 030c 	and.w	r3, r3, #12
 80048e4:	2b04      	cmp	r3, #4
 80048e6:	d002      	beq.n	80048ee <HAL_RCC_GetSysClockFreq+0x3a>
 80048e8:	2b08      	cmp	r3, #8
 80048ea:	d003      	beq.n	80048f4 <HAL_RCC_GetSysClockFreq+0x40>
 80048ec:	e0c3      	b.n	8004a76 <HAL_RCC_GetSysClockFreq+0x1c2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80048ee:	4b67      	ldr	r3, [pc, #412]	@ (8004a8c <HAL_RCC_GetSysClockFreq+0x1d8>)
 80048f0:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80048f2:	e0c3      	b.n	8004a7c <HAL_RCC_GetSysClockFreq+0x1c8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80048f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048f6:	0c9b      	lsrs	r3, r3, #18
 80048f8:	f003 020f 	and.w	r2, r3, #15
 80048fc:	4b64      	ldr	r3, [pc, #400]	@ (8004a90 <HAL_RCC_GetSysClockFreq+0x1dc>)
 80048fe:	5c9b      	ldrb	r3, [r3, r2]
 8004900:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004902:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004904:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004908:	2b00      	cmp	r3, #0
 800490a:	f000 80ac 	beq.w	8004a66 <HAL_RCC_GetSysClockFreq+0x1b2>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 800490e:	4b5e      	ldr	r3, [pc, #376]	@ (8004a88 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8004910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004912:	f003 020f 	and.w	r2, r3, #15
 8004916:	4b5f      	ldr	r3, [pc, #380]	@ (8004a94 <HAL_RCC_GetSysClockFreq+0x1e0>)
 8004918:	5c9b      	ldrb	r3, [r3, r2]
 800491a:	63bb      	str	r3, [r7, #56]	@ 0x38
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 800491c:	4b5a      	ldr	r3, [pc, #360]	@ (8004a88 <HAL_RCC_GetSysClockFreq+0x1d4>)
 800491e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004920:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004924:	2b00      	cmp	r3, #0
 8004926:	f000 808c 	beq.w	8004a42 <HAL_RCC_GetSysClockFreq+0x18e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 800492a:	4b57      	ldr	r3, [pc, #348]	@ (8004a88 <HAL_RCC_GetSysClockFreq+0x1d4>)
 800492c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800492e:	091b      	lsrs	r3, r3, #4
 8004930:	f003 030f 	and.w	r3, r3, #15
 8004934:	3301      	adds	r3, #1
 8004936:	633b      	str	r3, [r7, #48]	@ 0x30
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8004938:	4b53      	ldr	r3, [pc, #332]	@ (8004a88 <HAL_RCC_GetSysClockFreq+0x1d4>)
 800493a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800493c:	0a1b      	lsrs	r3, r3, #8
 800493e:	f003 030f 	and.w	r3, r3, #15
 8004942:	3302      	adds	r3, #2
 8004944:	62fb      	str	r3, [r7, #44]	@ 0x2c
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8004946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004948:	2200      	movs	r2, #0
 800494a:	623b      	str	r3, [r7, #32]
 800494c:	627a      	str	r2, [r7, #36]	@ 0x24
 800494e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004950:	2200      	movs	r2, #0
 8004952:	4618      	mov	r0, r3
 8004954:	4611      	mov	r1, r2
 8004956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004958:	fb00 f203 	mul.w	r2, r0, r3
 800495c:	6a3b      	ldr	r3, [r7, #32]
 800495e:	fb03 f301 	mul.w	r3, r3, r1
 8004962:	4413      	add	r3, r2
 8004964:	6a3a      	ldr	r2, [r7, #32]
 8004966:	fba2 4500 	umull	r4, r5, r2, r0
 800496a:	442b      	add	r3, r5
 800496c:	461d      	mov	r5, r3
 800496e:	4622      	mov	r2, r4
 8004970:	462b      	mov	r3, r5
 8004972:	f04f 0000 	mov.w	r0, #0
 8004976:	f04f 0100 	mov.w	r1, #0
 800497a:	0159      	lsls	r1, r3, #5
 800497c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004980:	0150      	lsls	r0, r2, #5
 8004982:	4602      	mov	r2, r0
 8004984:	460b      	mov	r3, r1
 8004986:	ebb2 0a04 	subs.w	sl, r2, r4
 800498a:	eb63 0b05 	sbc.w	fp, r3, r5
 800498e:	f04f 0200 	mov.w	r2, #0
 8004992:	f04f 0300 	mov.w	r3, #0
 8004996:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800499a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800499e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80049a2:	ebb2 080a 	subs.w	r8, r2, sl
 80049a6:	eb63 090b 	sbc.w	r9, r3, fp
 80049aa:	f04f 0200 	mov.w	r2, #0
 80049ae:	f04f 0300 	mov.w	r3, #0
 80049b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80049b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80049ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80049be:	4690      	mov	r8, r2
 80049c0:	4699      	mov	r9, r3
 80049c2:	eb18 0304 	adds.w	r3, r8, r4
 80049c6:	603b      	str	r3, [r7, #0]
 80049c8:	eb49 0305 	adc.w	r3, r9, r5
 80049cc:	607b      	str	r3, [r7, #4]
 80049ce:	f04f 0200 	mov.w	r2, #0
 80049d2:	f04f 0300 	mov.w	r3, #0
 80049d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80049da:	4629      	mov	r1, r5
 80049dc:	024b      	lsls	r3, r1, #9
 80049de:	4620      	mov	r0, r4
 80049e0:	4629      	mov	r1, r5
 80049e2:	4604      	mov	r4, r0
 80049e4:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80049e8:	4601      	mov	r1, r0
 80049ea:	024a      	lsls	r2, r1, #9
 80049ec:	4610      	mov	r0, r2
 80049ee:	4619      	mov	r1, r3
 80049f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f2:	2200      	movs	r2, #0
 80049f4:	613b      	str	r3, [r7, #16]
 80049f6:	617a      	str	r2, [r7, #20]
 80049f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049fa:	2200      	movs	r2, #0
 80049fc:	60bb      	str	r3, [r7, #8]
 80049fe:	60fa      	str	r2, [r7, #12]
 8004a00:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004a04:	4622      	mov	r2, r4
 8004a06:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8004a0a:	4645      	mov	r5, r8
 8004a0c:	fb05 f202 	mul.w	r2, r5, r2
 8004a10:	46cc      	mov	ip, r9
 8004a12:	4625      	mov	r5, r4
 8004a14:	461c      	mov	r4, r3
 8004a16:	4623      	mov	r3, r4
 8004a18:	fb03 f30c 	mul.w	r3, r3, ip
 8004a1c:	4413      	add	r3, r2
 8004a1e:	4622      	mov	r2, r4
 8004a20:	4644      	mov	r4, r8
 8004a22:	fba2 2404 	umull	r2, r4, r2, r4
 8004a26:	61fc      	str	r4, [r7, #28]
 8004a28:	61ba      	str	r2, [r7, #24]
 8004a2a:	69fa      	ldr	r2, [r7, #28]
 8004a2c:	4413      	add	r3, r2
 8004a2e:	61fb      	str	r3, [r7, #28]
 8004a30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a34:	f7fb fbf6 	bl	8000224 <__aeabi_uldivmod>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	460b      	mov	r3, r1
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a40:	e007      	b.n	8004a52 <HAL_RCC_GetSysClockFreq+0x19e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8004a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a44:	4a11      	ldr	r2, [pc, #68]	@ (8004a8c <HAL_RCC_GetSysClockFreq+0x1d8>)
 8004a46:	fb03 f202 	mul.w	r2, r3, r2
 8004a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a50:	647b      	str	r3, [r7, #68]	@ 0x44
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8004a52:	4b0f      	ldr	r3, [pc, #60]	@ (8004a90 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8004a54:	7b5b      	ldrb	r3, [r3, #13]
 8004a56:	461a      	mov	r2, r3
 8004a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d108      	bne.n	8004a70 <HAL_RCC_GetSysClockFreq+0x1bc>
        {
          pllclk = pllclk / 2;
 8004a5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a60:	085b      	lsrs	r3, r3, #1
 8004a62:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a64:	e004      	b.n	8004a70 <HAL_RCC_GetSysClockFreq+0x1bc>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a68:	4a0b      	ldr	r2, [pc, #44]	@ (8004a98 <HAL_RCC_GetSysClockFreq+0x1e4>)
 8004a6a:	fb02 f303 	mul.w	r3, r2, r3
 8004a6e:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllclk;
 8004a70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a72:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8004a74:	e002      	b.n	8004a7c <HAL_RCC_GetSysClockFreq+0x1c8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004a76:	4b05      	ldr	r3, [pc, #20]	@ (8004a8c <HAL_RCC_GetSysClockFreq+0x1d8>)
 8004a78:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8004a7a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3748      	adds	r7, #72	@ 0x48
 8004a82:	46bd      	mov	sp, r7
 8004a84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a88:	40021000 	.word	0x40021000
 8004a8c:	007a1200 	.word	0x007a1200
 8004a90:	08011b84 	.word	0x08011b84
 8004a94:	08011b94 	.word	0x08011b94
 8004a98:	003d0900 	.word	0x003d0900

08004a9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004aa0:	4b02      	ldr	r3, [pc, #8]	@ (8004aac <HAL_RCC_GetHCLKFreq+0x10>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bc80      	pop	{r7}
 8004aaa:	4770      	bx	lr
 8004aac:	20000000 	.word	0x20000000

08004ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ab4:	f7ff fff2 	bl	8004a9c <HAL_RCC_GetHCLKFreq>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	4b05      	ldr	r3, [pc, #20]	@ (8004ad0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	0a1b      	lsrs	r3, r3, #8
 8004ac0:	f003 0307 	and.w	r3, r3, #7
 8004ac4:	4903      	ldr	r1, [pc, #12]	@ (8004ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ac6:	5ccb      	ldrb	r3, [r1, r3]
 8004ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	40021000 	.word	0x40021000
 8004ad4:	08011b7c 	.word	0x08011b7c

08004ad8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004adc:	f7ff ffde 	bl	8004a9c <HAL_RCC_GetHCLKFreq>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	4b05      	ldr	r3, [pc, #20]	@ (8004af8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	0adb      	lsrs	r3, r3, #11
 8004ae8:	f003 0307 	and.w	r3, r3, #7
 8004aec:	4903      	ldr	r1, [pc, #12]	@ (8004afc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004aee:	5ccb      	ldrb	r3, [r1, r3]
 8004af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	40021000 	.word	0x40021000
 8004afc:	08011b7c 	.word	0x08011b7c

08004b00 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b085      	sub	sp, #20
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b08:	4b0a      	ldr	r3, [pc, #40]	@ (8004b34 <RCC_Delay+0x34>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a0a      	ldr	r2, [pc, #40]	@ (8004b38 <RCC_Delay+0x38>)
 8004b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b12:	0a5b      	lsrs	r3, r3, #9
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	fb02 f303 	mul.w	r3, r2, r3
 8004b1a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004b1c:	bf00      	nop
  }
  while (Delay --);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	1e5a      	subs	r2, r3, #1
 8004b22:	60fa      	str	r2, [r7, #12]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d1f9      	bne.n	8004b1c <RCC_Delay+0x1c>
}
 8004b28:	bf00      	nop
 8004b2a:	bf00      	nop
 8004b2c:	3714      	adds	r7, #20
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bc80      	pop	{r7}
 8004b32:	4770      	bx	lr
 8004b34:	20000000 	.word	0x20000000
 8004b38:	10624dd3 	.word	0x10624dd3

08004b3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b082      	sub	sp, #8
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d101      	bne.n	8004b4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e042      	b.n	8004bd4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d106      	bne.n	8004b68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7fc fc04 	bl	8001370 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2224      	movs	r2, #36	@ 0x24
 8004b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68da      	ldr	r2, [r3, #12]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 fe4b 	bl	800581c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	691a      	ldr	r2, [r3, #16]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	695a      	ldr	r2, [r3, #20]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ba4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	68da      	ldr	r2, [r3, #12]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2220      	movs	r2, #32
 8004bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3708      	adds	r7, #8
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b082      	sub	sp, #8
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d101      	bne.n	8004bee <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e024      	b.n	8004c38 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2224      	movs	r2, #36	@ 0x24
 8004bf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68da      	ldr	r2, [r3, #12]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c04:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7fc fcaa 	bl	8001560 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3708      	adds	r7, #8
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	2b20      	cmp	r3, #32
 8004c58:	d112      	bne.n	8004c80 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d002      	beq.n	8004c66 <HAL_UART_Receive_IT+0x26>
 8004c60:	88fb      	ldrh	r3, [r7, #6]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d101      	bne.n	8004c6a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e00b      	b.n	8004c82 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004c70:	88fb      	ldrh	r3, [r7, #6]
 8004c72:	461a      	mov	r2, r3
 8004c74:	68b9      	ldr	r1, [r7, #8]
 8004c76:	68f8      	ldr	r0, [r7, #12]
 8004c78:	f000 fbd5 	bl	8005426 <UART_Start_Receive_IT>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	e000      	b.n	8004c82 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004c80:	2302      	movs	r3, #2
  }
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3710      	adds	r7, #16
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
	...

08004c8c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b08c      	sub	sp, #48	@ 0x30
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	4613      	mov	r3, r2
 8004c98:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	2b20      	cmp	r3, #32
 8004ca4:	d156      	bne.n	8004d54 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d002      	beq.n	8004cb2 <HAL_UART_Transmit_DMA+0x26>
 8004cac:	88fb      	ldrh	r3, [r7, #6]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d101      	bne.n	8004cb6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e04f      	b.n	8004d56 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8004cb6:	68ba      	ldr	r2, [r7, #8]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	88fa      	ldrh	r2, [r7, #6]
 8004cc0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	88fa      	ldrh	r2, [r7, #6]
 8004cc6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2221      	movs	r2, #33	@ 0x21
 8004cd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cda:	4a21      	ldr	r2, [pc, #132]	@ (8004d60 <HAL_UART_Transmit_DMA+0xd4>)
 8004cdc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce2:	4a20      	ldr	r2, [pc, #128]	@ (8004d64 <HAL_UART_Transmit_DMA+0xd8>)
 8004ce4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cea:	4a1f      	ldr	r2, [pc, #124]	@ (8004d68 <HAL_UART_Transmit_DMA+0xdc>)
 8004cec:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8004cf6:	f107 0308 	add.w	r3, r7, #8
 8004cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004d00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d02:	6819      	ldr	r1, [r3, #0]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	3304      	adds	r3, #4
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	88fb      	ldrh	r3, [r7, #6]
 8004d0e:	f7fd f819 	bl	8001d44 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d1a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	3314      	adds	r3, #20
 8004d22:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d24:	69bb      	ldr	r3, [r7, #24]
 8004d26:	e853 3f00 	ldrex	r3, [r3]
 8004d2a:	617b      	str	r3, [r7, #20]
   return(result);
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	3314      	adds	r3, #20
 8004d3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d3c:	627a      	str	r2, [r7, #36]	@ 0x24
 8004d3e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d40:	6a39      	ldr	r1, [r7, #32]
 8004d42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d44:	e841 2300 	strex	r3, r2, [r1]
 8004d48:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d1e5      	bne.n	8004d1c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8004d50:	2300      	movs	r3, #0
 8004d52:	e000      	b.n	8004d56 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8004d54:	2302      	movs	r3, #2
  }
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3730      	adds	r7, #48	@ 0x30
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	080052dd 	.word	0x080052dd
 8004d64:	08005377 	.word	0x08005377
 8004d68:	08005393 	.word	0x08005393

08004d6c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b0ba      	sub	sp, #232	@ 0xe8
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	695b      	ldr	r3, [r3, #20]
 8004d8e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004d92:	2300      	movs	r3, #0
 8004d94:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004da2:	f003 030f 	and.w	r3, r3, #15
 8004da6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004daa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d10f      	bne.n	8004dd2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004db2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004db6:	f003 0320 	and.w	r3, r3, #32
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d009      	beq.n	8004dd2 <HAL_UART_IRQHandler+0x66>
 8004dbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dc2:	f003 0320 	and.w	r3, r3, #32
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 fc68 	bl	80056a0 <UART_Receive_IT>
      return;
 8004dd0:	e25b      	b.n	800528a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004dd2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	f000 80de 	beq.w	8004f98 <HAL_UART_IRQHandler+0x22c>
 8004ddc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004de0:	f003 0301 	and.w	r3, r3, #1
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d106      	bne.n	8004df6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004de8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dec:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	f000 80d1 	beq.w	8004f98 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004df6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dfa:	f003 0301 	and.w	r3, r3, #1
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d00b      	beq.n	8004e1a <HAL_UART_IRQHandler+0xae>
 8004e02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d005      	beq.n	8004e1a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e12:	f043 0201 	orr.w	r2, r3, #1
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e1e:	f003 0304 	and.w	r3, r3, #4
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d00b      	beq.n	8004e3e <HAL_UART_IRQHandler+0xd2>
 8004e26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d005      	beq.n	8004e3e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e36:	f043 0202 	orr.w	r2, r3, #2
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00b      	beq.n	8004e62 <HAL_UART_IRQHandler+0xf6>
 8004e4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e4e:	f003 0301 	and.w	r3, r3, #1
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d005      	beq.n	8004e62 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e5a:	f043 0204 	orr.w	r2, r3, #4
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e66:	f003 0308 	and.w	r3, r3, #8
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d011      	beq.n	8004e92 <HAL_UART_IRQHandler+0x126>
 8004e6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e72:	f003 0320 	and.w	r3, r3, #32
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d105      	bne.n	8004e86 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004e7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d005      	beq.n	8004e92 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e8a:	f043 0208 	orr.w	r2, r3, #8
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	f000 81f2 	beq.w	8005280 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ea0:	f003 0320 	and.w	r3, r3, #32
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d008      	beq.n	8004eba <HAL_UART_IRQHandler+0x14e>
 8004ea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004eac:	f003 0320 	and.w	r3, r3, #32
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d002      	beq.n	8004eba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f000 fbf3 	bl	80056a0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	695b      	ldr	r3, [r3, #20]
 8004ec0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	bf14      	ite	ne
 8004ec8:	2301      	movne	r3, #1
 8004eca:	2300      	moveq	r3, #0
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ed6:	f003 0308 	and.w	r3, r3, #8
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d103      	bne.n	8004ee6 <HAL_UART_IRQHandler+0x17a>
 8004ede:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d04f      	beq.n	8004f86 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 fafd 	bl	80054e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d041      	beq.n	8004f7e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	3314      	adds	r3, #20
 8004f00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f08:	e853 3f00 	ldrex	r3, [r3]
 8004f0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004f10:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	3314      	adds	r3, #20
 8004f22:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004f26:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004f2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f2e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004f32:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004f36:	e841 2300 	strex	r3, r2, [r1]
 8004f3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004f3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d1d9      	bne.n	8004efa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d013      	beq.n	8004f76 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f52:	4a7e      	ldr	r2, [pc, #504]	@ (800514c <HAL_UART_IRQHandler+0x3e0>)
 8004f54:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f7fc ff8e 	bl	8001e7c <HAL_DMA_Abort_IT>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d016      	beq.n	8004f94 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004f70:	4610      	mov	r0, r2
 8004f72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f74:	e00e      	b.n	8004f94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f000 f99c 	bl	80052b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f7c:	e00a      	b.n	8004f94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 f998 	bl	80052b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f84:	e006      	b.n	8004f94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f000 f994 	bl	80052b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004f92:	e175      	b.n	8005280 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f94:	bf00      	nop
    return;
 8004f96:	e173      	b.n	8005280 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	f040 814f 	bne.w	8005240 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004fa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fa6:	f003 0310 	and.w	r3, r3, #16
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	f000 8148 	beq.w	8005240 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004fb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fb4:	f003 0310 	and.w	r3, r3, #16
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	f000 8141 	beq.w	8005240 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	60bb      	str	r3, [r7, #8]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	60bb      	str	r3, [r7, #8]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	60bb      	str	r3, [r7, #8]
 8004fd2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	695b      	ldr	r3, [r3, #20]
 8004fda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	f000 80b6 	beq.w	8005150 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ff0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	f000 8145 	beq.w	8005284 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ffe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005002:	429a      	cmp	r2, r3
 8005004:	f080 813e 	bcs.w	8005284 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800500e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	2b20      	cmp	r3, #32
 8005018:	f000 8088 	beq.w	800512c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	330c      	adds	r3, #12
 8005022:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005026:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800502a:	e853 3f00 	ldrex	r3, [r3]
 800502e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005032:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005036:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800503a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	330c      	adds	r3, #12
 8005044:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005048:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800504c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005050:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005054:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005058:	e841 2300 	strex	r3, r2, [r1]
 800505c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005060:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005064:	2b00      	cmp	r3, #0
 8005066:	d1d9      	bne.n	800501c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	3314      	adds	r3, #20
 800506e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005070:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005072:	e853 3f00 	ldrex	r3, [r3]
 8005076:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005078:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800507a:	f023 0301 	bic.w	r3, r3, #1
 800507e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	3314      	adds	r3, #20
 8005088:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800508c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005090:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005092:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005094:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005098:	e841 2300 	strex	r3, r2, [r1]
 800509c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800509e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d1e1      	bne.n	8005068 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	3314      	adds	r3, #20
 80050aa:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050ae:	e853 3f00 	ldrex	r3, [r3]
 80050b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80050b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	3314      	adds	r3, #20
 80050c4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80050c8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80050ca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050cc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80050ce:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80050d0:	e841 2300 	strex	r3, r2, [r1]
 80050d4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80050d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1e3      	bne.n	80050a4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2220      	movs	r2, #32
 80050e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	330c      	adds	r3, #12
 80050f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050f4:	e853 3f00 	ldrex	r3, [r3]
 80050f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80050fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050fc:	f023 0310 	bic.w	r3, r3, #16
 8005100:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	330c      	adds	r3, #12
 800510a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800510e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005110:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005112:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005114:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005116:	e841 2300 	strex	r3, r2, [r1]
 800511a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800511c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800511e:	2b00      	cmp	r3, #0
 8005120:	d1e3      	bne.n	80050ea <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005126:	4618      	mov	r0, r3
 8005128:	f7fc fe6c 	bl	8001e04 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2202      	movs	r2, #2
 8005130:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800513a:	b29b      	uxth	r3, r3
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	b29b      	uxth	r3, r3
 8005140:	4619      	mov	r1, r3
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 f8bf 	bl	80052c6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005148:	e09c      	b.n	8005284 <HAL_UART_IRQHandler+0x518>
 800514a:	bf00      	nop
 800514c:	080055ab 	.word	0x080055ab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005158:	b29b      	uxth	r3, r3
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005164:	b29b      	uxth	r3, r3
 8005166:	2b00      	cmp	r3, #0
 8005168:	f000 808e 	beq.w	8005288 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800516c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005170:	2b00      	cmp	r3, #0
 8005172:	f000 8089 	beq.w	8005288 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	330c      	adds	r3, #12
 800517c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800517e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005180:	e853 3f00 	ldrex	r3, [r3]
 8005184:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005188:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800518c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	330c      	adds	r3, #12
 8005196:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800519a:	647a      	str	r2, [r7, #68]	@ 0x44
 800519c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800519e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80051a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051a2:	e841 2300 	strex	r3, r2, [r1]
 80051a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80051a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d1e3      	bne.n	8005176 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	3314      	adds	r3, #20
 80051b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b8:	e853 3f00 	ldrex	r3, [r3]
 80051bc:	623b      	str	r3, [r7, #32]
   return(result);
 80051be:	6a3b      	ldr	r3, [r7, #32]
 80051c0:	f023 0301 	bic.w	r3, r3, #1
 80051c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	3314      	adds	r3, #20
 80051ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80051d2:	633a      	str	r2, [r7, #48]	@ 0x30
 80051d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80051d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051da:	e841 2300 	strex	r3, r2, [r1]
 80051de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80051e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d1e3      	bne.n	80051ae <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2220      	movs	r2, #32
 80051ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	330c      	adds	r3, #12
 80051fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	e853 3f00 	ldrex	r3, [r3]
 8005202:	60fb      	str	r3, [r7, #12]
   return(result);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f023 0310 	bic.w	r3, r3, #16
 800520a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	330c      	adds	r3, #12
 8005214:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005218:	61fa      	str	r2, [r7, #28]
 800521a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800521c:	69b9      	ldr	r1, [r7, #24]
 800521e:	69fa      	ldr	r2, [r7, #28]
 8005220:	e841 2300 	strex	r3, r2, [r1]
 8005224:	617b      	str	r3, [r7, #20]
   return(result);
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d1e3      	bne.n	80051f4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2202      	movs	r2, #2
 8005230:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005232:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005236:	4619      	mov	r1, r3
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 f844 	bl	80052c6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800523e:	e023      	b.n	8005288 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005240:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005244:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005248:	2b00      	cmp	r3, #0
 800524a:	d009      	beq.n	8005260 <HAL_UART_IRQHandler+0x4f4>
 800524c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005250:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005254:	2b00      	cmp	r3, #0
 8005256:	d003      	beq.n	8005260 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 f9ba 	bl	80055d2 <UART_Transmit_IT>
    return;
 800525e:	e014      	b.n	800528a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005260:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005268:	2b00      	cmp	r3, #0
 800526a:	d00e      	beq.n	800528a <HAL_UART_IRQHandler+0x51e>
 800526c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005270:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005274:	2b00      	cmp	r3, #0
 8005276:	d008      	beq.n	800528a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f000 f9f9 	bl	8005670 <UART_EndTransmit_IT>
    return;
 800527e:	e004      	b.n	800528a <HAL_UART_IRQHandler+0x51e>
    return;
 8005280:	bf00      	nop
 8005282:	e002      	b.n	800528a <HAL_UART_IRQHandler+0x51e>
      return;
 8005284:	bf00      	nop
 8005286:	e000      	b.n	800528a <HAL_UART_IRQHandler+0x51e>
      return;
 8005288:	bf00      	nop
  }
}
 800528a:	37e8      	adds	r7, #232	@ 0xe8
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005298:	bf00      	nop
 800529a:	370c      	adds	r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	bc80      	pop	{r7}
 80052a0:	4770      	bx	lr

080052a2 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80052a2:	b480      	push	{r7}
 80052a4:	b083      	sub	sp, #12
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80052aa:	bf00      	nop
 80052ac:	370c      	adds	r7, #12
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bc80      	pop	{r7}
 80052b2:	4770      	bx	lr

080052b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bc80      	pop	{r7}
 80052c4:	4770      	bx	lr

080052c6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b083      	sub	sp, #12
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
 80052ce:	460b      	mov	r3, r1
 80052d0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80052d2:	bf00      	nop
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bc80      	pop	{r7}
 80052da:	4770      	bx	lr

080052dc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b090      	sub	sp, #64	@ 0x40
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 0320 	and.w	r3, r3, #32
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d137      	bne.n	8005368 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80052f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052fa:	2200      	movs	r2, #0
 80052fc:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80052fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	3314      	adds	r3, #20
 8005304:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005308:	e853 3f00 	ldrex	r3, [r3]
 800530c:	623b      	str	r3, [r7, #32]
   return(result);
 800530e:	6a3b      	ldr	r3, [r7, #32]
 8005310:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005314:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	3314      	adds	r3, #20
 800531c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800531e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005320:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005322:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005324:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005326:	e841 2300 	strex	r3, r2, [r1]
 800532a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800532c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800532e:	2b00      	cmp	r3, #0
 8005330:	d1e5      	bne.n	80052fe <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	330c      	adds	r3, #12
 8005338:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	e853 3f00 	ldrex	r3, [r3]
 8005340:	60fb      	str	r3, [r7, #12]
   return(result);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005348:	637b      	str	r3, [r7, #52]	@ 0x34
 800534a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	330c      	adds	r3, #12
 8005350:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005352:	61fa      	str	r2, [r7, #28]
 8005354:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005356:	69b9      	ldr	r1, [r7, #24]
 8005358:	69fa      	ldr	r2, [r7, #28]
 800535a:	e841 2300 	strex	r3, r2, [r1]
 800535e:	617b      	str	r3, [r7, #20]
   return(result);
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d1e5      	bne.n	8005332 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005366:	e002      	b.n	800536e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005368:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800536a:	f7ff ff91 	bl	8005290 <HAL_UART_TxCpltCallback>
}
 800536e:	bf00      	nop
 8005370:	3740      	adds	r7, #64	@ 0x40
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}

08005376 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005376:	b580      	push	{r7, lr}
 8005378:	b084      	sub	sp, #16
 800537a:	af00      	add	r7, sp, #0
 800537c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005382:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005384:	68f8      	ldr	r0, [r7, #12]
 8005386:	f7ff ff8c 	bl	80052a2 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800538a:	bf00      	nop
 800538c:	3710      	adds	r7, #16
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b084      	sub	sp, #16
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800539a:	2300      	movs	r3, #0
 800539c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	bf14      	ite	ne
 80053b2:	2301      	movne	r3, #1
 80053b4:	2300      	moveq	r3, #0
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b21      	cmp	r3, #33	@ 0x21
 80053c4:	d108      	bne.n	80053d8 <UART_DMAError+0x46>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d005      	beq.n	80053d8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	2200      	movs	r2, #0
 80053d0:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80053d2:	68b8      	ldr	r0, [r7, #8]
 80053d4:	f000 f860 	bl	8005498 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	bf14      	ite	ne
 80053e6:	2301      	movne	r3, #1
 80053e8:	2300      	moveq	r3, #0
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	2b22      	cmp	r3, #34	@ 0x22
 80053f8:	d108      	bne.n	800540c <UART_DMAError+0x7a>
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d005      	beq.n	800540c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	2200      	movs	r2, #0
 8005404:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005406:	68b8      	ldr	r0, [r7, #8]
 8005408:	f000 f86d 	bl	80054e6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005410:	f043 0210 	orr.w	r2, r3, #16
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005418:	68b8      	ldr	r0, [r7, #8]
 800541a:	f7ff ff4b 	bl	80052b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800541e:	bf00      	nop
 8005420:	3710      	adds	r7, #16
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}

08005426 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005426:	b480      	push	{r7}
 8005428:	b085      	sub	sp, #20
 800542a:	af00      	add	r7, sp, #0
 800542c:	60f8      	str	r0, [r7, #12]
 800542e:	60b9      	str	r1, [r7, #8]
 8005430:	4613      	mov	r3, r2
 8005432:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	68ba      	ldr	r2, [r7, #8]
 8005438:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	88fa      	ldrh	r2, [r7, #6]
 800543e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	88fa      	ldrh	r2, [r7, #6]
 8005444:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2200      	movs	r2, #0
 800544a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2222      	movs	r2, #34	@ 0x22
 8005450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	691b      	ldr	r3, [r3, #16]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d007      	beq.n	800546c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	68da      	ldr	r2, [r3, #12]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800546a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	695a      	ldr	r2, [r3, #20]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f042 0201 	orr.w	r2, r2, #1
 800547a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68da      	ldr	r2, [r3, #12]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f042 0220 	orr.w	r2, r2, #32
 800548a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800548c:	2300      	movs	r3, #0
}
 800548e:	4618      	mov	r0, r3
 8005490:	3714      	adds	r7, #20
 8005492:	46bd      	mov	sp, r7
 8005494:	bc80      	pop	{r7}
 8005496:	4770      	bx	lr

08005498 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005498:	b480      	push	{r7}
 800549a:	b089      	sub	sp, #36	@ 0x24
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	330c      	adds	r3, #12
 80054a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	e853 3f00 	ldrex	r3, [r3]
 80054ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80054b6:	61fb      	str	r3, [r7, #28]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	330c      	adds	r3, #12
 80054be:	69fa      	ldr	r2, [r7, #28]
 80054c0:	61ba      	str	r2, [r7, #24]
 80054c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c4:	6979      	ldr	r1, [r7, #20]
 80054c6:	69ba      	ldr	r2, [r7, #24]
 80054c8:	e841 2300 	strex	r3, r2, [r1]
 80054cc:	613b      	str	r3, [r7, #16]
   return(result);
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d1e5      	bne.n	80054a0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2220      	movs	r2, #32
 80054d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80054dc:	bf00      	nop
 80054de:	3724      	adds	r7, #36	@ 0x24
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bc80      	pop	{r7}
 80054e4:	4770      	bx	lr

080054e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054e6:	b480      	push	{r7}
 80054e8:	b095      	sub	sp, #84	@ 0x54
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	330c      	adds	r3, #12
 80054f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054f8:	e853 3f00 	ldrex	r3, [r3]
 80054fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80054fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005500:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005504:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	330c      	adds	r3, #12
 800550c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800550e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005510:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005512:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005514:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005516:	e841 2300 	strex	r3, r2, [r1]
 800551a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800551c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800551e:	2b00      	cmp	r3, #0
 8005520:	d1e5      	bne.n	80054ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	3314      	adds	r3, #20
 8005528:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800552a:	6a3b      	ldr	r3, [r7, #32]
 800552c:	e853 3f00 	ldrex	r3, [r3]
 8005530:	61fb      	str	r3, [r7, #28]
   return(result);
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	f023 0301 	bic.w	r3, r3, #1
 8005538:	64bb      	str	r3, [r7, #72]	@ 0x48
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	3314      	adds	r3, #20
 8005540:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005542:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005544:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005546:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005548:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800554a:	e841 2300 	strex	r3, r2, [r1]
 800554e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005552:	2b00      	cmp	r3, #0
 8005554:	d1e5      	bne.n	8005522 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800555a:	2b01      	cmp	r3, #1
 800555c:	d119      	bne.n	8005592 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	330c      	adds	r3, #12
 8005564:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	e853 3f00 	ldrex	r3, [r3]
 800556c:	60bb      	str	r3, [r7, #8]
   return(result);
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	f023 0310 	bic.w	r3, r3, #16
 8005574:	647b      	str	r3, [r7, #68]	@ 0x44
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	330c      	adds	r3, #12
 800557c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800557e:	61ba      	str	r2, [r7, #24]
 8005580:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005582:	6979      	ldr	r1, [r7, #20]
 8005584:	69ba      	ldr	r2, [r7, #24]
 8005586:	e841 2300 	strex	r3, r2, [r1]
 800558a:	613b      	str	r3, [r7, #16]
   return(result);
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d1e5      	bne.n	800555e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2220      	movs	r2, #32
 8005596:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80055a0:	bf00      	nop
 80055a2:	3754      	adds	r7, #84	@ 0x54
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bc80      	pop	{r7}
 80055a8:	4770      	bx	lr

080055aa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b084      	sub	sp, #16
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2200      	movs	r2, #0
 80055bc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2200      	movs	r2, #0
 80055c2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80055c4:	68f8      	ldr	r0, [r7, #12]
 80055c6:	f7ff fe75 	bl	80052b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055ca:	bf00      	nop
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}

080055d2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80055d2:	b480      	push	{r7}
 80055d4:	b085      	sub	sp, #20
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	2b21      	cmp	r3, #33	@ 0x21
 80055e4:	d13e      	bne.n	8005664 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055ee:	d114      	bne.n	800561a <UART_Transmit_IT+0x48>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	691b      	ldr	r3, [r3, #16]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d110      	bne.n	800561a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6a1b      	ldr	r3, [r3, #32]
 80055fc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	881b      	ldrh	r3, [r3, #0]
 8005602:	461a      	mov	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800560c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6a1b      	ldr	r3, [r3, #32]
 8005612:	1c9a      	adds	r2, r3, #2
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	621a      	str	r2, [r3, #32]
 8005618:	e008      	b.n	800562c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	1c59      	adds	r1, r3, #1
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	6211      	str	r1, [r2, #32]
 8005624:	781a      	ldrb	r2, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005630:	b29b      	uxth	r3, r3
 8005632:	3b01      	subs	r3, #1
 8005634:	b29b      	uxth	r3, r3
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	4619      	mov	r1, r3
 800563a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800563c:	2b00      	cmp	r3, #0
 800563e:	d10f      	bne.n	8005660 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	68da      	ldr	r2, [r3, #12]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800564e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68da      	ldr	r2, [r3, #12]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800565e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005660:	2300      	movs	r3, #0
 8005662:	e000      	b.n	8005666 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005664:	2302      	movs	r3, #2
  }
}
 8005666:	4618      	mov	r0, r3
 8005668:	3714      	adds	r7, #20
 800566a:	46bd      	mov	sp, r7
 800566c:	bc80      	pop	{r7}
 800566e:	4770      	bx	lr

08005670 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b082      	sub	sp, #8
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68da      	ldr	r2, [r3, #12]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005686:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2220      	movs	r2, #32
 800568c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f7ff fdfd 	bl	8005290 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005696:	2300      	movs	r3, #0
}
 8005698:	4618      	mov	r0, r3
 800569a:	3708      	adds	r7, #8
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}

080056a0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b08c      	sub	sp, #48	@ 0x30
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	2b22      	cmp	r3, #34	@ 0x22
 80056b2:	f040 80ae 	bne.w	8005812 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056be:	d117      	bne.n	80056f0 <UART_Receive_IT+0x50>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	691b      	ldr	r3, [r3, #16]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d113      	bne.n	80056f0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80056c8:	2300      	movs	r3, #0
 80056ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056d0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	b29b      	uxth	r3, r3
 80056da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056de:	b29a      	uxth	r2, r3
 80056e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056e8:	1c9a      	adds	r2, r3, #2
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	629a      	str	r2, [r3, #40]	@ 0x28
 80056ee:	e026      	b.n	800573e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80056f6:	2300      	movs	r3, #0
 80056f8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005702:	d007      	beq.n	8005714 <UART_Receive_IT+0x74>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d10a      	bne.n	8005722 <UART_Receive_IT+0x82>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	691b      	ldr	r3, [r3, #16]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d106      	bne.n	8005722 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	b2da      	uxtb	r2, r3
 800571c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800571e:	701a      	strb	r2, [r3, #0]
 8005720:	e008      	b.n	8005734 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	b2db      	uxtb	r3, r3
 800572a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800572e:	b2da      	uxtb	r2, r3
 8005730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005732:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005738:	1c5a      	adds	r2, r3, #1
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005742:	b29b      	uxth	r3, r3
 8005744:	3b01      	subs	r3, #1
 8005746:	b29b      	uxth	r3, r3
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	4619      	mov	r1, r3
 800574c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800574e:	2b00      	cmp	r3, #0
 8005750:	d15d      	bne.n	800580e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	68da      	ldr	r2, [r3, #12]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f022 0220 	bic.w	r2, r2, #32
 8005760:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	68da      	ldr	r2, [r3, #12]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005770:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	695a      	ldr	r2, [r3, #20]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f022 0201 	bic.w	r2, r2, #1
 8005780:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2220      	movs	r2, #32
 8005786:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005794:	2b01      	cmp	r3, #1
 8005796:	d135      	bne.n	8005804 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	330c      	adds	r3, #12
 80057a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	e853 3f00 	ldrex	r3, [r3]
 80057ac:	613b      	str	r3, [r7, #16]
   return(result);
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	f023 0310 	bic.w	r3, r3, #16
 80057b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	330c      	adds	r3, #12
 80057bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057be:	623a      	str	r2, [r7, #32]
 80057c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c2:	69f9      	ldr	r1, [r7, #28]
 80057c4:	6a3a      	ldr	r2, [r7, #32]
 80057c6:	e841 2300 	strex	r3, r2, [r1]
 80057ca:	61bb      	str	r3, [r7, #24]
   return(result);
 80057cc:	69bb      	ldr	r3, [r7, #24]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d1e5      	bne.n	800579e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0310 	and.w	r3, r3, #16
 80057dc:	2b10      	cmp	r3, #16
 80057de:	d10a      	bne.n	80057f6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057e0:	2300      	movs	r3, #0
 80057e2:	60fb      	str	r3, [r7, #12]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	60fb      	str	r3, [r7, #12]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	60fb      	str	r3, [r7, #12]
 80057f4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80057fa:	4619      	mov	r1, r3
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f7ff fd62 	bl	80052c6 <HAL_UARTEx_RxEventCallback>
 8005802:	e002      	b.n	800580a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f7fa fec9 	bl	800059c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800580a:	2300      	movs	r3, #0
 800580c:	e002      	b.n	8005814 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800580e:	2300      	movs	r3, #0
 8005810:	e000      	b.n	8005814 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005812:	2302      	movs	r3, #2
  }
}
 8005814:	4618      	mov	r0, r3
 8005816:	3730      	adds	r7, #48	@ 0x30
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	68da      	ldr	r2, [r3, #12]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	430a      	orrs	r2, r1
 8005838:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	689a      	ldr	r2, [r3, #8]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	431a      	orrs	r2, r3
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	695b      	ldr	r3, [r3, #20]
 8005848:	4313      	orrs	r3, r2
 800584a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005856:	f023 030c 	bic.w	r3, r3, #12
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	6812      	ldr	r2, [r2, #0]
 800585e:	68b9      	ldr	r1, [r7, #8]
 8005860:	430b      	orrs	r3, r1
 8005862:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	699a      	ldr	r2, [r3, #24]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	430a      	orrs	r2, r1
 8005878:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a2c      	ldr	r2, [pc, #176]	@ (8005930 <UART_SetConfig+0x114>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d103      	bne.n	800588c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005884:	f7ff f928 	bl	8004ad8 <HAL_RCC_GetPCLK2Freq>
 8005888:	60f8      	str	r0, [r7, #12]
 800588a:	e002      	b.n	8005892 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800588c:	f7ff f910 	bl	8004ab0 <HAL_RCC_GetPCLK1Freq>
 8005890:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005892:	68fa      	ldr	r2, [r7, #12]
 8005894:	4613      	mov	r3, r2
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	4413      	add	r3, r2
 800589a:	009a      	lsls	r2, r3, #2
 800589c:	441a      	add	r2, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80058a8:	4a22      	ldr	r2, [pc, #136]	@ (8005934 <UART_SetConfig+0x118>)
 80058aa:	fba2 2303 	umull	r2, r3, r2, r3
 80058ae:	095b      	lsrs	r3, r3, #5
 80058b0:	0119      	lsls	r1, r3, #4
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	4613      	mov	r3, r2
 80058b6:	009b      	lsls	r3, r3, #2
 80058b8:	4413      	add	r3, r2
 80058ba:	009a      	lsls	r2, r3, #2
 80058bc:	441a      	add	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80058c8:	4b1a      	ldr	r3, [pc, #104]	@ (8005934 <UART_SetConfig+0x118>)
 80058ca:	fba3 0302 	umull	r0, r3, r3, r2
 80058ce:	095b      	lsrs	r3, r3, #5
 80058d0:	2064      	movs	r0, #100	@ 0x64
 80058d2:	fb00 f303 	mul.w	r3, r0, r3
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	011b      	lsls	r3, r3, #4
 80058da:	3332      	adds	r3, #50	@ 0x32
 80058dc:	4a15      	ldr	r2, [pc, #84]	@ (8005934 <UART_SetConfig+0x118>)
 80058de:	fba2 2303 	umull	r2, r3, r2, r3
 80058e2:	095b      	lsrs	r3, r3, #5
 80058e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058e8:	4419      	add	r1, r3
 80058ea:	68fa      	ldr	r2, [r7, #12]
 80058ec:	4613      	mov	r3, r2
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	4413      	add	r3, r2
 80058f2:	009a      	lsls	r2, r3, #2
 80058f4:	441a      	add	r2, r3
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005900:	4b0c      	ldr	r3, [pc, #48]	@ (8005934 <UART_SetConfig+0x118>)
 8005902:	fba3 0302 	umull	r0, r3, r3, r2
 8005906:	095b      	lsrs	r3, r3, #5
 8005908:	2064      	movs	r0, #100	@ 0x64
 800590a:	fb00 f303 	mul.w	r3, r0, r3
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	011b      	lsls	r3, r3, #4
 8005912:	3332      	adds	r3, #50	@ 0x32
 8005914:	4a07      	ldr	r2, [pc, #28]	@ (8005934 <UART_SetConfig+0x118>)
 8005916:	fba2 2303 	umull	r2, r3, r2, r3
 800591a:	095b      	lsrs	r3, r3, #5
 800591c:	f003 020f 	and.w	r2, r3, #15
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	440a      	add	r2, r1
 8005926:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005928:	bf00      	nop
 800592a:	3710      	adds	r7, #16
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}
 8005930:	40013800 	.word	0x40013800
 8005934:	51eb851f 	.word	0x51eb851f

08005938 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN IP_ADDRESSES */

/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack without RTOS */
  lwip_init();
 800593e:	f000 fd33 	bl	80063a8 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8005942:	4b96      	ldr	r3, [pc, #600]	@ (8005b9c <MX_LWIP_Init+0x264>)
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	061a      	lsls	r2, r3, #24
 8005948:	4b94      	ldr	r3, [pc, #592]	@ (8005b9c <MX_LWIP_Init+0x264>)
 800594a:	785b      	ldrb	r3, [r3, #1]
 800594c:	041b      	lsls	r3, r3, #16
 800594e:	431a      	orrs	r2, r3
 8005950:	4b92      	ldr	r3, [pc, #584]	@ (8005b9c <MX_LWIP_Init+0x264>)
 8005952:	789b      	ldrb	r3, [r3, #2]
 8005954:	021b      	lsls	r3, r3, #8
 8005956:	4313      	orrs	r3, r2
 8005958:	4a90      	ldr	r2, [pc, #576]	@ (8005b9c <MX_LWIP_Init+0x264>)
 800595a:	78d2      	ldrb	r2, [r2, #3]
 800595c:	4313      	orrs	r3, r2
 800595e:	061a      	lsls	r2, r3, #24
 8005960:	4b8e      	ldr	r3, [pc, #568]	@ (8005b9c <MX_LWIP_Init+0x264>)
 8005962:	781b      	ldrb	r3, [r3, #0]
 8005964:	0619      	lsls	r1, r3, #24
 8005966:	4b8d      	ldr	r3, [pc, #564]	@ (8005b9c <MX_LWIP_Init+0x264>)
 8005968:	785b      	ldrb	r3, [r3, #1]
 800596a:	041b      	lsls	r3, r3, #16
 800596c:	4319      	orrs	r1, r3
 800596e:	4b8b      	ldr	r3, [pc, #556]	@ (8005b9c <MX_LWIP_Init+0x264>)
 8005970:	789b      	ldrb	r3, [r3, #2]
 8005972:	021b      	lsls	r3, r3, #8
 8005974:	430b      	orrs	r3, r1
 8005976:	4989      	ldr	r1, [pc, #548]	@ (8005b9c <MX_LWIP_Init+0x264>)
 8005978:	78c9      	ldrb	r1, [r1, #3]
 800597a:	430b      	orrs	r3, r1
 800597c:	021b      	lsls	r3, r3, #8
 800597e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005982:	431a      	orrs	r2, r3
 8005984:	4b85      	ldr	r3, [pc, #532]	@ (8005b9c <MX_LWIP_Init+0x264>)
 8005986:	781b      	ldrb	r3, [r3, #0]
 8005988:	0619      	lsls	r1, r3, #24
 800598a:	4b84      	ldr	r3, [pc, #528]	@ (8005b9c <MX_LWIP_Init+0x264>)
 800598c:	785b      	ldrb	r3, [r3, #1]
 800598e:	041b      	lsls	r3, r3, #16
 8005990:	4319      	orrs	r1, r3
 8005992:	4b82      	ldr	r3, [pc, #520]	@ (8005b9c <MX_LWIP_Init+0x264>)
 8005994:	789b      	ldrb	r3, [r3, #2]
 8005996:	021b      	lsls	r3, r3, #8
 8005998:	430b      	orrs	r3, r1
 800599a:	4980      	ldr	r1, [pc, #512]	@ (8005b9c <MX_LWIP_Init+0x264>)
 800599c:	78c9      	ldrb	r1, [r1, #3]
 800599e:	430b      	orrs	r3, r1
 80059a0:	0a1b      	lsrs	r3, r3, #8
 80059a2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80059a6:	431a      	orrs	r2, r3
 80059a8:	4b7c      	ldr	r3, [pc, #496]	@ (8005b9c <MX_LWIP_Init+0x264>)
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	0619      	lsls	r1, r3, #24
 80059ae:	4b7b      	ldr	r3, [pc, #492]	@ (8005b9c <MX_LWIP_Init+0x264>)
 80059b0:	785b      	ldrb	r3, [r3, #1]
 80059b2:	041b      	lsls	r3, r3, #16
 80059b4:	4319      	orrs	r1, r3
 80059b6:	4b79      	ldr	r3, [pc, #484]	@ (8005b9c <MX_LWIP_Init+0x264>)
 80059b8:	789b      	ldrb	r3, [r3, #2]
 80059ba:	021b      	lsls	r3, r3, #8
 80059bc:	430b      	orrs	r3, r1
 80059be:	4977      	ldr	r1, [pc, #476]	@ (8005b9c <MX_LWIP_Init+0x264>)
 80059c0:	78c9      	ldrb	r1, [r1, #3]
 80059c2:	430b      	orrs	r3, r1
 80059c4:	0e1b      	lsrs	r3, r3, #24
 80059c6:	4313      	orrs	r3, r2
 80059c8:	4a75      	ldr	r2, [pc, #468]	@ (8005ba0 <MX_LWIP_Init+0x268>)
 80059ca:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 80059cc:	4b75      	ldr	r3, [pc, #468]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	061a      	lsls	r2, r3, #24
 80059d2:	4b74      	ldr	r3, [pc, #464]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 80059d4:	785b      	ldrb	r3, [r3, #1]
 80059d6:	041b      	lsls	r3, r3, #16
 80059d8:	431a      	orrs	r2, r3
 80059da:	4b72      	ldr	r3, [pc, #456]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 80059dc:	789b      	ldrb	r3, [r3, #2]
 80059de:	021b      	lsls	r3, r3, #8
 80059e0:	4313      	orrs	r3, r2
 80059e2:	4a70      	ldr	r2, [pc, #448]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 80059e4:	78d2      	ldrb	r2, [r2, #3]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	061a      	lsls	r2, r3, #24
 80059ea:	4b6e      	ldr	r3, [pc, #440]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 80059ec:	781b      	ldrb	r3, [r3, #0]
 80059ee:	0619      	lsls	r1, r3, #24
 80059f0:	4b6c      	ldr	r3, [pc, #432]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 80059f2:	785b      	ldrb	r3, [r3, #1]
 80059f4:	041b      	lsls	r3, r3, #16
 80059f6:	4319      	orrs	r1, r3
 80059f8:	4b6a      	ldr	r3, [pc, #424]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 80059fa:	789b      	ldrb	r3, [r3, #2]
 80059fc:	021b      	lsls	r3, r3, #8
 80059fe:	430b      	orrs	r3, r1
 8005a00:	4968      	ldr	r1, [pc, #416]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 8005a02:	78c9      	ldrb	r1, [r1, #3]
 8005a04:	430b      	orrs	r3, r1
 8005a06:	021b      	lsls	r3, r3, #8
 8005a08:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005a0c:	431a      	orrs	r2, r3
 8005a0e:	4b65      	ldr	r3, [pc, #404]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 8005a10:	781b      	ldrb	r3, [r3, #0]
 8005a12:	0619      	lsls	r1, r3, #24
 8005a14:	4b63      	ldr	r3, [pc, #396]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 8005a16:	785b      	ldrb	r3, [r3, #1]
 8005a18:	041b      	lsls	r3, r3, #16
 8005a1a:	4319      	orrs	r1, r3
 8005a1c:	4b61      	ldr	r3, [pc, #388]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 8005a1e:	789b      	ldrb	r3, [r3, #2]
 8005a20:	021b      	lsls	r3, r3, #8
 8005a22:	430b      	orrs	r3, r1
 8005a24:	495f      	ldr	r1, [pc, #380]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 8005a26:	78c9      	ldrb	r1, [r1, #3]
 8005a28:	430b      	orrs	r3, r1
 8005a2a:	0a1b      	lsrs	r3, r3, #8
 8005a2c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8005a30:	431a      	orrs	r2, r3
 8005a32:	4b5c      	ldr	r3, [pc, #368]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 8005a34:	781b      	ldrb	r3, [r3, #0]
 8005a36:	0619      	lsls	r1, r3, #24
 8005a38:	4b5a      	ldr	r3, [pc, #360]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 8005a3a:	785b      	ldrb	r3, [r3, #1]
 8005a3c:	041b      	lsls	r3, r3, #16
 8005a3e:	4319      	orrs	r1, r3
 8005a40:	4b58      	ldr	r3, [pc, #352]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 8005a42:	789b      	ldrb	r3, [r3, #2]
 8005a44:	021b      	lsls	r3, r3, #8
 8005a46:	430b      	orrs	r3, r1
 8005a48:	4956      	ldr	r1, [pc, #344]	@ (8005ba4 <MX_LWIP_Init+0x26c>)
 8005a4a:	78c9      	ldrb	r1, [r1, #3]
 8005a4c:	430b      	orrs	r3, r1
 8005a4e:	0e1b      	lsrs	r3, r3, #24
 8005a50:	4313      	orrs	r3, r2
 8005a52:	4a55      	ldr	r2, [pc, #340]	@ (8005ba8 <MX_LWIP_Init+0x270>)
 8005a54:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8005a56:	4b55      	ldr	r3, [pc, #340]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	061a      	lsls	r2, r3, #24
 8005a5c:	4b53      	ldr	r3, [pc, #332]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005a5e:	785b      	ldrb	r3, [r3, #1]
 8005a60:	041b      	lsls	r3, r3, #16
 8005a62:	431a      	orrs	r2, r3
 8005a64:	4b51      	ldr	r3, [pc, #324]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005a66:	789b      	ldrb	r3, [r3, #2]
 8005a68:	021b      	lsls	r3, r3, #8
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	4a4f      	ldr	r2, [pc, #316]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005a6e:	78d2      	ldrb	r2, [r2, #3]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	061a      	lsls	r2, r3, #24
 8005a74:	4b4d      	ldr	r3, [pc, #308]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005a76:	781b      	ldrb	r3, [r3, #0]
 8005a78:	0619      	lsls	r1, r3, #24
 8005a7a:	4b4c      	ldr	r3, [pc, #304]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005a7c:	785b      	ldrb	r3, [r3, #1]
 8005a7e:	041b      	lsls	r3, r3, #16
 8005a80:	4319      	orrs	r1, r3
 8005a82:	4b4a      	ldr	r3, [pc, #296]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005a84:	789b      	ldrb	r3, [r3, #2]
 8005a86:	021b      	lsls	r3, r3, #8
 8005a88:	430b      	orrs	r3, r1
 8005a8a:	4948      	ldr	r1, [pc, #288]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005a8c:	78c9      	ldrb	r1, [r1, #3]
 8005a8e:	430b      	orrs	r3, r1
 8005a90:	021b      	lsls	r3, r3, #8
 8005a92:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005a96:	431a      	orrs	r2, r3
 8005a98:	4b44      	ldr	r3, [pc, #272]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005a9a:	781b      	ldrb	r3, [r3, #0]
 8005a9c:	0619      	lsls	r1, r3, #24
 8005a9e:	4b43      	ldr	r3, [pc, #268]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005aa0:	785b      	ldrb	r3, [r3, #1]
 8005aa2:	041b      	lsls	r3, r3, #16
 8005aa4:	4319      	orrs	r1, r3
 8005aa6:	4b41      	ldr	r3, [pc, #260]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005aa8:	789b      	ldrb	r3, [r3, #2]
 8005aaa:	021b      	lsls	r3, r3, #8
 8005aac:	430b      	orrs	r3, r1
 8005aae:	493f      	ldr	r1, [pc, #252]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005ab0:	78c9      	ldrb	r1, [r1, #3]
 8005ab2:	430b      	orrs	r3, r1
 8005ab4:	0a1b      	lsrs	r3, r3, #8
 8005ab6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8005aba:	431a      	orrs	r2, r3
 8005abc:	4b3b      	ldr	r3, [pc, #236]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	0619      	lsls	r1, r3, #24
 8005ac2:	4b3a      	ldr	r3, [pc, #232]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005ac4:	785b      	ldrb	r3, [r3, #1]
 8005ac6:	041b      	lsls	r3, r3, #16
 8005ac8:	4319      	orrs	r1, r3
 8005aca:	4b38      	ldr	r3, [pc, #224]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005acc:	789b      	ldrb	r3, [r3, #2]
 8005ace:	021b      	lsls	r3, r3, #8
 8005ad0:	430b      	orrs	r3, r1
 8005ad2:	4936      	ldr	r1, [pc, #216]	@ (8005bac <MX_LWIP_Init+0x274>)
 8005ad4:	78c9      	ldrb	r1, [r1, #3]
 8005ad6:	430b      	orrs	r3, r1
 8005ad8:	0e1b      	lsrs	r3, r3, #24
 8005ada:	4313      	orrs	r3, r2
 8005adc:	4a34      	ldr	r2, [pc, #208]	@ (8005bb0 <MX_LWIP_Init+0x278>)
 8005ade:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 8005ae0:	4b34      	ldr	r3, [pc, #208]	@ (8005bb4 <MX_LWIP_Init+0x27c>)
 8005ae2:	9302      	str	r3, [sp, #8]
 8005ae4:	4b34      	ldr	r3, [pc, #208]	@ (8005bb8 <MX_LWIP_Init+0x280>)
 8005ae6:	9301      	str	r3, [sp, #4]
 8005ae8:	2300      	movs	r3, #0
 8005aea:	9300      	str	r3, [sp, #0]
 8005aec:	4b30      	ldr	r3, [pc, #192]	@ (8005bb0 <MX_LWIP_Init+0x278>)
 8005aee:	4a2e      	ldr	r2, [pc, #184]	@ (8005ba8 <MX_LWIP_Init+0x270>)
 8005af0:	492b      	ldr	r1, [pc, #172]	@ (8005ba0 <MX_LWIP_Init+0x268>)
 8005af2:	4832      	ldr	r0, [pc, #200]	@ (8005bbc <MX_LWIP_Init+0x284>)
 8005af4:	f001 f858 	bl	8006ba8 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8005af8:	4830      	ldr	r0, [pc, #192]	@ (8005bbc <MX_LWIP_Init+0x284>)
 8005afa:	f001 f98b 	bl	8006e14 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8005afe:	482f      	ldr	r0, [pc, #188]	@ (8005bbc <MX_LWIP_Init+0x284>)
 8005b00:	f001 f996 	bl	8006e30 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8005b04:	492e      	ldr	r1, [pc, #184]	@ (8005bc0 <MX_LWIP_Init+0x288>)
 8005b06:	482d      	ldr	r0, [pc, #180]	@ (8005bbc <MX_LWIP_Init+0x284>)
 8005b08:	f001 fa43 	bl	8006f92 <netif_set_link_callback>

/* USER CODE BEGIN 3 */
  IP4_ADDR(&dest_ipaddr, DEST_IP_ADDRESS[0], DEST_IP_ADDRESS[1], DEST_IP_ADDRESS[2], DEST_IP_ADDRESS[3]);
 8005b0c:	4b2d      	ldr	r3, [pc, #180]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	061a      	lsls	r2, r3, #24
 8005b12:	4b2c      	ldr	r3, [pc, #176]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b14:	785b      	ldrb	r3, [r3, #1]
 8005b16:	041b      	lsls	r3, r3, #16
 8005b18:	431a      	orrs	r2, r3
 8005b1a:	4b2a      	ldr	r3, [pc, #168]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b1c:	789b      	ldrb	r3, [r3, #2]
 8005b1e:	021b      	lsls	r3, r3, #8
 8005b20:	4313      	orrs	r3, r2
 8005b22:	4a28      	ldr	r2, [pc, #160]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b24:	78d2      	ldrb	r2, [r2, #3]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	061a      	lsls	r2, r3, #24
 8005b2a:	4b26      	ldr	r3, [pc, #152]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b2c:	781b      	ldrb	r3, [r3, #0]
 8005b2e:	0619      	lsls	r1, r3, #24
 8005b30:	4b24      	ldr	r3, [pc, #144]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b32:	785b      	ldrb	r3, [r3, #1]
 8005b34:	041b      	lsls	r3, r3, #16
 8005b36:	4319      	orrs	r1, r3
 8005b38:	4b22      	ldr	r3, [pc, #136]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b3a:	789b      	ldrb	r3, [r3, #2]
 8005b3c:	021b      	lsls	r3, r3, #8
 8005b3e:	430b      	orrs	r3, r1
 8005b40:	4920      	ldr	r1, [pc, #128]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b42:	78c9      	ldrb	r1, [r1, #3]
 8005b44:	430b      	orrs	r3, r1
 8005b46:	021b      	lsls	r3, r3, #8
 8005b48:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005b4c:	431a      	orrs	r2, r3
 8005b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b50:	781b      	ldrb	r3, [r3, #0]
 8005b52:	0619      	lsls	r1, r3, #24
 8005b54:	4b1b      	ldr	r3, [pc, #108]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b56:	785b      	ldrb	r3, [r3, #1]
 8005b58:	041b      	lsls	r3, r3, #16
 8005b5a:	4319      	orrs	r1, r3
 8005b5c:	4b19      	ldr	r3, [pc, #100]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b5e:	789b      	ldrb	r3, [r3, #2]
 8005b60:	021b      	lsls	r3, r3, #8
 8005b62:	430b      	orrs	r3, r1
 8005b64:	4917      	ldr	r1, [pc, #92]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b66:	78c9      	ldrb	r1, [r1, #3]
 8005b68:	430b      	orrs	r3, r1
 8005b6a:	0a1b      	lsrs	r3, r3, #8
 8005b6c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8005b70:	431a      	orrs	r2, r3
 8005b72:	4b14      	ldr	r3, [pc, #80]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b74:	781b      	ldrb	r3, [r3, #0]
 8005b76:	0619      	lsls	r1, r3, #24
 8005b78:	4b12      	ldr	r3, [pc, #72]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b7a:	785b      	ldrb	r3, [r3, #1]
 8005b7c:	041b      	lsls	r3, r3, #16
 8005b7e:	4319      	orrs	r1, r3
 8005b80:	4b10      	ldr	r3, [pc, #64]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b82:	789b      	ldrb	r3, [r3, #2]
 8005b84:	021b      	lsls	r3, r3, #8
 8005b86:	430b      	orrs	r3, r1
 8005b88:	490e      	ldr	r1, [pc, #56]	@ (8005bc4 <MX_LWIP_Init+0x28c>)
 8005b8a:	78c9      	ldrb	r1, [r1, #3]
 8005b8c:	430b      	orrs	r3, r1
 8005b8e:	0e1b      	lsrs	r3, r3, #24
 8005b90:	4313      	orrs	r3, r2
 8005b92:	4a0d      	ldr	r2, [pc, #52]	@ (8005bc8 <MX_LWIP_Init+0x290>)
 8005b94:	6013      	str	r3, [r2, #0]

/* USER CODE END 3 */
}
 8005b96:	bf00      	nop
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	200003b0 	.word	0x200003b0
 8005ba0:	200003a4 	.word	0x200003a4
 8005ba4:	200003b4 	.word	0x200003b4
 8005ba8:	200003a8 	.word	0x200003a8
 8005bac:	200003b8 	.word	0x200003b8
 8005bb0:	200003ac 	.word	0x200003ac
 8005bb4:	0800ee41 	.word	0x0800ee41
 8005bb8:	08006161 	.word	0x08006161
 8005bbc:	20000370 	.word	0x20000370
 8005bc0:	08006255 	.word	0x08006255
 8005bc4:	200003bc 	.word	0x200003bc
 8005bc8:	200003c0 	.word	0x200003c0

08005bcc <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b08c      	sub	sp, #48	@ 0x30
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bd4:	f107 0320 	add.w	r3, r7, #32
 8005bd8:	2200      	movs	r2, #0
 8005bda:	601a      	str	r2, [r3, #0]
 8005bdc:	605a      	str	r2, [r3, #4]
 8005bde:	609a      	str	r2, [r3, #8]
 8005be0:	60da      	str	r2, [r3, #12]
  if(ethHandle->Instance==ETH)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a4a      	ldr	r2, [pc, #296]	@ (8005d10 <HAL_ETH_MspInit+0x144>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	f040 808d 	bne.w	8005d08 <HAL_ETH_MspInit+0x13c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8005bee:	4b49      	ldr	r3, [pc, #292]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005bf0:	695b      	ldr	r3, [r3, #20]
 8005bf2:	4a48      	ldr	r2, [pc, #288]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005bf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005bf8:	6153      	str	r3, [r2, #20]
 8005bfa:	4b46      	ldr	r3, [pc, #280]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005bfc:	695b      	ldr	r3, [r3, #20]
 8005bfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c02:	61fb      	str	r3, [r7, #28]
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	4b43      	ldr	r3, [pc, #268]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c08:	695b      	ldr	r3, [r3, #20]
 8005c0a:	4a42      	ldr	r2, [pc, #264]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c10:	6153      	str	r3, [r2, #20]
 8005c12:	4b40      	ldr	r3, [pc, #256]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c14:	695b      	ldr	r3, [r3, #20]
 8005c16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c1a:	61bb      	str	r3, [r7, #24]
 8005c1c:	69bb      	ldr	r3, [r7, #24]
 8005c1e:	4b3d      	ldr	r3, [pc, #244]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c20:	695b      	ldr	r3, [r3, #20]
 8005c22:	4a3c      	ldr	r2, [pc, #240]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c28:	6153      	str	r3, [r2, #20]
 8005c2a:	4b3a      	ldr	r3, [pc, #232]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c2c:	695b      	ldr	r3, [r3, #20]
 8005c2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c32:	617b      	str	r3, [r7, #20]
 8005c34:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005c36:	4b37      	ldr	r3, [pc, #220]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	4a36      	ldr	r2, [pc, #216]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c3c:	f043 0310 	orr.w	r3, r3, #16
 8005c40:	6193      	str	r3, [r2, #24]
 8005c42:	4b34      	ldr	r3, [pc, #208]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c44:	699b      	ldr	r3, [r3, #24]
 8005c46:	f003 0310 	and.w	r3, r3, #16
 8005c4a:	613b      	str	r3, [r7, #16]
 8005c4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c4e:	4b31      	ldr	r3, [pc, #196]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	4a30      	ldr	r2, [pc, #192]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c54:	f043 0304 	orr.w	r3, r3, #4
 8005c58:	6193      	str	r3, [r2, #24]
 8005c5a:	4b2e      	ldr	r3, [pc, #184]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c5c:	699b      	ldr	r3, [r3, #24]
 8005c5e:	f003 0304 	and.w	r3, r3, #4
 8005c62:	60fb      	str	r3, [r7, #12]
 8005c64:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c66:	4b2b      	ldr	r3, [pc, #172]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c68:	699b      	ldr	r3, [r3, #24]
 8005c6a:	4a2a      	ldr	r2, [pc, #168]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c6c:	f043 0308 	orr.w	r3, r3, #8
 8005c70:	6193      	str	r3, [r2, #24]
 8005c72:	4b28      	ldr	r3, [pc, #160]	@ (8005d14 <HAL_ETH_MspInit+0x148>)
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	f003 0308 	and.w	r3, r3, #8
 8005c7a:	60bb      	str	r3, [r7, #8]
 8005c7c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005c7e:	2302      	movs	r3, #2
 8005c80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c82:	2302      	movs	r3, #2
 8005c84:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005c86:	2303      	movs	r3, #3
 8005c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005c8a:	f107 0320 	add.w	r3, r7, #32
 8005c8e:	4619      	mov	r1, r3
 8005c90:	4821      	ldr	r0, [pc, #132]	@ (8005d18 <HAL_ETH_MspInit+0x14c>)
 8005c92:	f7fd ffb7 	bl	8003c04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 8005c96:	2382      	movs	r3, #130	@ 0x82
 8005c98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ca2:	f107 0320 	add.w	r3, r7, #32
 8005ca6:	4619      	mov	r1, r3
 8005ca8:	481c      	ldr	r0, [pc, #112]	@ (8005d1c <HAL_ETH_MspInit+0x150>)
 8005caa:	f7fd ffab 	bl	8003c04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005cae:	2304      	movs	r3, #4
 8005cb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cb2:	2302      	movs	r3, #2
 8005cb4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cba:	f107 0320 	add.w	r3, r7, #32
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	4816      	ldr	r0, [pc, #88]	@ (8005d1c <HAL_ETH_MspInit+0x150>)
 8005cc2:	f7fd ff9f 	bl	8003c04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005cc6:	2330      	movs	r3, #48	@ 0x30
 8005cc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005cd2:	f107 0320 	add.w	r3, r7, #32
 8005cd6:	4619      	mov	r1, r3
 8005cd8:	480f      	ldr	r0, [pc, #60]	@ (8005d18 <HAL_ETH_MspInit+0x14c>)
 8005cda:	f7fd ff93 	bl	8003c04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8005cde:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8005ce2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ce4:	2302      	movs	r3, #2
 8005ce6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005ce8:	2303      	movs	r3, #3
 8005cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cec:	f107 0320 	add.w	r3, r7, #32
 8005cf0:	4619      	mov	r1, r3
 8005cf2:	480b      	ldr	r0, [pc, #44]	@ (8005d20 <HAL_ETH_MspInit+0x154>)
 8005cf4:	f7fd ff86 	bl	8003c04 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	2100      	movs	r1, #0
 8005cfc:	203d      	movs	r0, #61	@ 0x3d
 8005cfe:	f7fb feee 	bl	8001ade <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8005d02:	203d      	movs	r0, #61	@ 0x3d
 8005d04:	f7fb ff07 	bl	8001b16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8005d08:	bf00      	nop
 8005d0a:	3730      	adds	r7, #48	@ 0x30
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}
 8005d10:	40028000 	.word	0x40028000
 8005d14:	40021000 	.word	0x40021000
 8005d18:	40011000 	.word	0x40011000
 8005d1c:	40010800 	.word	0x40010800
 8005d20:	40010c00 	.word	0x40010c00

08005d24 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b086      	sub	sp, #24
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8005d30:	4b4d      	ldr	r3, [pc, #308]	@ (8005e68 <low_level_init+0x144>)
 8005d32:	4a4e      	ldr	r2, [pc, #312]	@ (8005e6c <low_level_init+0x148>)
 8005d34:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8005d36:	4b4c      	ldr	r3, [pc, #304]	@ (8005e68 <low_level_init+0x144>)
 8005d38:	2201      	movs	r2, #1
 8005d3a:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 8005d3c:	4b4a      	ldr	r3, [pc, #296]	@ (8005e68 <low_level_init+0x144>)
 8005d3e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005d42:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8005d44:	4b48      	ldr	r3, [pc, #288]	@ (8005e68 <low_level_init+0x144>)
 8005d46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d4a:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8005d4c:	4b46      	ldr	r3, [pc, #280]	@ (8005e68 <low_level_init+0x144>)
 8005d4e:	2200      	movs	r2, #0
 8005d50:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 8005d52:	2300      	movs	r3, #0
 8005d54:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 8005d56:	2380      	movs	r3, #128	@ 0x80
 8005d58:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 8005d5a:	23e1      	movs	r3, #225	@ 0xe1
 8005d5c:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 8005d62:	2300      	movs	r3, #0
 8005d64:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 8005d66:	2300      	movs	r3, #0
 8005d68:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 8005d6a:	4a3f      	ldr	r2, [pc, #252]	@ (8005e68 <low_level_init+0x144>)
 8005d6c:	f107 0308 	add.w	r3, r7, #8
 8005d70:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 8005d72:	4b3d      	ldr	r3, [pc, #244]	@ (8005e68 <low_level_init+0x144>)
 8005d74:	2200      	movs	r2, #0
 8005d76:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8005d78:	4b3b      	ldr	r3, [pc, #236]	@ (8005e68 <low_level_init+0x144>)
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8005d7e:	4b3a      	ldr	r3, [pc, #232]	@ (8005e68 <low_level_init+0x144>)
 8005d80:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8005d84:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8005d86:	4838      	ldr	r0, [pc, #224]	@ (8005e68 <low_level_init+0x144>)
 8005d88:	f7fc fbea 	bl	8002560 <HAL_ETH_Init>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 8005d90:	7dfb      	ldrb	r3, [r7, #23]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d108      	bne.n	8005da8 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005d9c:	f043 0304 	orr.w	r3, r3, #4
 8005da0:	b2da      	uxtb	r2, r3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8005da8:	2304      	movs	r3, #4
 8005daa:	4a31      	ldr	r2, [pc, #196]	@ (8005e70 <low_level_init+0x14c>)
 8005dac:	4931      	ldr	r1, [pc, #196]	@ (8005e74 <low_level_init+0x150>)
 8005dae:	482e      	ldr	r0, [pc, #184]	@ (8005e68 <low_level_init+0x144>)
 8005db0:	f7fc fd42 	bl	8002838 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8005db4:	2308      	movs	r3, #8
 8005db6:	4a30      	ldr	r2, [pc, #192]	@ (8005e78 <low_level_init+0x154>)
 8005db8:	4930      	ldr	r1, [pc, #192]	@ (8005e7c <low_level_init+0x158>)
 8005dba:	482b      	ldr	r0, [pc, #172]	@ (8005e68 <low_level_init+0x144>)
 8005dbc:	f7fc fda3 	bl	8002906 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2206      	movs	r2, #6
 8005dc4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8005dc8:	4b27      	ldr	r3, [pc, #156]	@ (8005e68 <low_level_init+0x144>)
 8005dca:	695b      	ldr	r3, [r3, #20]
 8005dcc:	781a      	ldrb	r2, [r3, #0]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8005dd4:	4b24      	ldr	r3, [pc, #144]	@ (8005e68 <low_level_init+0x144>)
 8005dd6:	695b      	ldr	r3, [r3, #20]
 8005dd8:	785a      	ldrb	r2, [r3, #1]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8005de0:	4b21      	ldr	r3, [pc, #132]	@ (8005e68 <low_level_init+0x144>)
 8005de2:	695b      	ldr	r3, [r3, #20]
 8005de4:	789a      	ldrb	r2, [r3, #2]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8005dec:	4b1e      	ldr	r3, [pc, #120]	@ (8005e68 <low_level_init+0x144>)
 8005dee:	695b      	ldr	r3, [r3, #20]
 8005df0:	78da      	ldrb	r2, [r3, #3]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8005df8:	4b1b      	ldr	r3, [pc, #108]	@ (8005e68 <low_level_init+0x144>)
 8005dfa:	695b      	ldr	r3, [r3, #20]
 8005dfc:	791a      	ldrb	r2, [r3, #4]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8005e04:	4b18      	ldr	r3, [pc, #96]	@ (8005e68 <low_level_init+0x144>)
 8005e06:	695b      	ldr	r3, [r3, #20]
 8005e08:	795a      	ldrb	r2, [r3, #5]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

  /* maximum transfer unit */
  netif->mtu = 1500;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8005e16:	84da      	strh	r2, [r3, #38]	@ 0x26

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005e1e:	f043 030a 	orr.w	r3, r3, #10
 8005e22:	b2da      	uxtb	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 8005e2a:	480f      	ldr	r0, [pc, #60]	@ (8005e68 <low_level_init+0x144>)
 8005e2c:	f7fd f88e 	bl	8002f4c <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 8005e30:	f107 0310 	add.w	r3, r7, #16
 8005e34:	461a      	mov	r2, r3
 8005e36:	210b      	movs	r1, #11
 8005e38:	480b      	ldr	r0, [pc, #44]	@ (8005e68 <low_level_init+0x144>)
 8005e3a:	f7fc ffb9 	bl	8002db0 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	f043 030b 	orr.w	r3, r3, #11
 8005e44:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	461a      	mov	r2, r3
 8005e4a:	210b      	movs	r1, #11
 8005e4c:	4806      	ldr	r0, [pc, #24]	@ (8005e68 <low_level_init+0x144>)
 8005e4e:	f7fd f817 	bl	8002e80 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8005e52:	f107 0310 	add.w	r3, r7, #16
 8005e56:	461a      	mov	r2, r3
 8005e58:	210b      	movs	r1, #11
 8005e5a:	4803      	ldr	r0, [pc, #12]	@ (8005e68 <low_level_init+0x144>)
 8005e5c:	f7fc ffa8 	bl	8002db0 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8005e60:	bf00      	nop
 8005e62:	3718      	adds	r7, #24
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	20004bf8 	.word	0x20004bf8
 8005e6c:	40028000 	.word	0x40028000
 8005e70:	20003428 	.word	0x20003428
 8005e74:	20000448 	.word	0x20000448
 8005e78:	20000488 	.word	0x20000488
 8005e7c:	200003c8 	.word	0x200003c8

08005e80 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b08a      	sub	sp, #40	@ 0x28
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8005e8a:	4b4b      	ldr	r3, [pc, #300]	@ (8005fb8 <low_level_output+0x138>)
 8005e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 8005e92:	2300      	movs	r3, #0
 8005e94:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 8005e96:	2300      	movs	r3, #0
 8005e98:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 8005ea2:	4b45      	ldr	r3, [pc, #276]	@ (8005fb8 <low_level_output+0x138>)
 8005ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea6:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	623b      	str	r3, [r7, #32]
 8005eb0:	e05a      	b.n	8005f68 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	da03      	bge.n	8005ec2 <low_level_output+0x42>
      {
        errval = ERR_USE;
 8005eba:	23f8      	movs	r3, #248	@ 0xf8
 8005ebc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
 8005ec0:	e05c      	b.n	8005f7c <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 8005ec2:	6a3b      	ldr	r3, [r7, #32]
 8005ec4:	895b      	ldrh	r3, [r3, #10]
 8005ec6:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8005ecc:	e02f      	b.n	8005f2e <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8005ece:	69fa      	ldr	r2, [r7, #28]
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	18d0      	adds	r0, r2, r3
 8005ed4:	6a3b      	ldr	r3, [r7, #32]
 8005ed6:	685a      	ldr	r2, [r3, #4]
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	18d1      	adds	r1, r2, r3
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	f5c3 63be 	rsb	r3, r3, #1520	@ 0x5f0
 8005ee2:	3304      	adds	r3, #4
 8005ee4:	461a      	mov	r2, r3
 8005ee6:	f009 fa26 	bl	800f336 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8005ef0:	69bb      	ldr	r3, [r7, #24]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	da03      	bge.n	8005f00 <low_level_output+0x80>
        {
          errval = ERR_USE;
 8005ef8:	23f8      	movs	r3, #248	@ 0xf8
 8005efa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
 8005efe:	e03d      	b.n	8005f7c <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 8005f00:	69bb      	ldr	r3, [r7, #24]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 8005f06:	693a      	ldr	r2, [r7, #16]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	f2a3 53f4 	subw	r3, r3, #1524	@ 0x5f4
 8005f10:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 8005f12:	68ba      	ldr	r2, [r7, #8]
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	1ad3      	subs	r3, r2, r3
 8005f18:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8005f1c:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 8005f1e:	697a      	ldr	r2, [r7, #20]
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	1ad3      	subs	r3, r2, r3
 8005f24:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8005f28:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8005f2e:	68fa      	ldr	r2, [r7, #12]
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	4413      	add	r3, r2
 8005f34:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d8c8      	bhi.n	8005ece <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8005f3c:	69fa      	ldr	r2, [r7, #28]
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	18d0      	adds	r0, r2, r3
 8005f42:	6a3b      	ldr	r3, [r7, #32]
 8005f44:	685a      	ldr	r2, [r3, #4]
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	4413      	add	r3, r2
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	f009 f9f2 	bl	800f336 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8005f52:	693a      	ldr	r2, [r7, #16]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	4413      	add	r3, r2
 8005f58:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8005f5a:	697a      	ldr	r2, [r7, #20]
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	4413      	add	r3, r2
 8005f60:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 8005f62:	6a3b      	ldr	r3, [r7, #32]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	623b      	str	r3, [r7, #32]
 8005f68:	6a3b      	ldr	r3, [r7, #32]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d1a1      	bne.n	8005eb2 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 8005f6e:	6979      	ldr	r1, [r7, #20]
 8005f70:	4811      	ldr	r0, [pc, #68]	@ (8005fb8 <low_level_output+0x138>)
 8005f72:	f7fc fd33 	bl	80029dc <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 8005f76:	2300      	movs	r3, #0
 8005f78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8005f7c:	4b0e      	ldr	r3, [pc, #56]	@ (8005fb8 <low_level_output+0x138>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f84:	695b      	ldr	r3, [r3, #20]
 8005f86:	f003 0320 	and.w	r3, r3, #32
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d00d      	beq.n	8005faa <low_level_output+0x12a>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8005f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8005fb8 <low_level_output+0x138>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f96:	461a      	mov	r2, r3
 8005f98:	2320      	movs	r3, #32
 8005f9a:	6153      	str	r3, [r2, #20]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8005f9c:	4b06      	ldr	r3, [pc, #24]	@ (8005fb8 <low_level_output+0x138>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	6053      	str	r3, [r2, #4]
  }
  return errval;
 8005faa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3728      	adds	r7, #40	@ 0x28
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	20004bf8 	.word	0x20004bf8

08005fbc <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b08c      	sub	sp, #48	@ 0x30
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  struct pbuf *q = NULL;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint16_t len = 0;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 8005fe0:	484e      	ldr	r0, [pc, #312]	@ (800611c <low_level_input+0x160>)
 8005fe2:	f7fc fde3 	bl	8002bac <HAL_ETH_GetReceivedFrame>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d001      	beq.n	8005ff0 <low_level_input+0x34>

    return NULL;
 8005fec:	2300      	movs	r3, #0
 8005fee:	e090      	b.n	8006112 <low_level_input+0x156>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 8005ff0:	4b4a      	ldr	r3, [pc, #296]	@ (800611c <low_level_input+0x160>)
 8005ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ff4:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8005ff6:	4b49      	ldr	r3, [pc, #292]	@ (800611c <low_level_input+0x160>)
 8005ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ffa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (len > 0)
 8005ffc:	89fb      	ldrh	r3, [r7, #14]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d006      	beq.n	8006010 <low_level_input+0x54>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 8006002:	89fb      	ldrh	r3, [r7, #14]
 8006004:	2203      	movs	r2, #3
 8006006:	4619      	mov	r1, r3
 8006008:	2004      	movs	r0, #4
 800600a:	f001 f803 	bl	8007014 <pbuf_alloc>
 800600e:	62f8      	str	r0, [r7, #44]	@ 0x2c
  }

  if (p != NULL)
 8006010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006012:	2b00      	cmp	r3, #0
 8006014:	d04b      	beq.n	80060ae <low_level_input+0xf2>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8006016:	4b41      	ldr	r3, [pc, #260]	@ (800611c <low_level_input+0x160>)
 8006018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800601a:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800601c:	2300      	movs	r3, #0
 800601e:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8006020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006022:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006024:	e040      	b.n	80060a8 <low_level_input+0xec>
    {
      byteslefttocopy = q->len;
 8006026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006028:	895b      	ldrh	r3, [r3, #10]
 800602a:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800602c:	2300      	movs	r3, #0
 800602e:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8006030:	e021      	b.n	8006076 <low_level_input+0xba>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8006032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006034:	685a      	ldr	r2, [r3, #4]
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	18d0      	adds	r0, r2, r3
 800603a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	18d1      	adds	r1, r2, r3
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	f5c3 63be 	rsb	r3, r3, #1520	@ 0x5f0
 8006046:	3304      	adds	r3, #4
 8006048:	461a      	mov	r2, r3
 800604a:	f009 f974 	bl	800f336 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800604e:	6a3b      	ldr	r3, [r7, #32]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8006054:	6a3b      	ldr	r3, [r7, #32]
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	627b      	str	r3, [r7, #36]	@ 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800605a:	69fa      	ldr	r2, [r7, #28]
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	4413      	add	r3, r2
 8006060:	f2a3 53f4 	subw	r3, r3, #1524	@ 0x5f4
 8006064:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8006066:	69ba      	ldr	r2, [r7, #24]
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	1ad3      	subs	r3, r2, r3
 800606c:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8006070:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 8006072:	2300      	movs	r3, #0
 8006074:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8006076:	697a      	ldr	r2, [r7, #20]
 8006078:	69fb      	ldr	r3, [r7, #28]
 800607a:	4413      	add	r3, r2
 800607c:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8006080:	4293      	cmp	r3, r2
 8006082:	d8d6      	bhi.n	8006032 <low_level_input+0x76>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8006084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	18d0      	adds	r0, r2, r3
 800608c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800608e:	69fb      	ldr	r3, [r7, #28]
 8006090:	4413      	add	r3, r2
 8006092:	697a      	ldr	r2, [r7, #20]
 8006094:	4619      	mov	r1, r3
 8006096:	f009 f94e 	bl	800f336 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800609a:	69fa      	ldr	r2, [r7, #28]
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	4413      	add	r3, r2
 80060a0:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 80060a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1bb      	bne.n	8006026 <low_level_input+0x6a>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80060ae:	4b1b      	ldr	r3, [pc, #108]	@ (800611c <low_level_input+0x160>)
 80060b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060b2:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80060b4:	2300      	movs	r3, #0
 80060b6:	613b      	str	r3, [r7, #16]
 80060b8:	e00b      	b.n	80060d2 <low_level_input+0x116>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 80060ba:	6a3b      	ldr	r3, [r7, #32]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80060c2:	6a3b      	ldr	r3, [r7, #32]
 80060c4:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 80060c6:	6a3b      	ldr	r3, [r7, #32]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	3301      	adds	r3, #1
 80060d0:	613b      	str	r3, [r7, #16]
 80060d2:	4b12      	ldr	r3, [pc, #72]	@ (800611c <low_level_input+0x160>)
 80060d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d6:	693a      	ldr	r2, [r7, #16]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d3ee      	bcc.n	80060ba <low_level_input+0xfe>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 80060dc:	4b0f      	ldr	r3, [pc, #60]	@ (800611c <low_level_input+0x160>)
 80060de:	2200      	movs	r2, #0
 80060e0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 80060e2:	4b0e      	ldr	r3, [pc, #56]	@ (800611c <low_level_input+0x160>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060ea:	695b      	ldr	r3, [r3, #20]
 80060ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d00d      	beq.n	8006110 <low_level_input+0x154>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80060f4:	4b09      	ldr	r3, [pc, #36]	@ (800611c <low_level_input+0x160>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060fc:	461a      	mov	r2, r3
 80060fe:	2380      	movs	r3, #128	@ 0x80
 8006100:	6153      	str	r3, [r2, #20]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 8006102:	4b06      	ldr	r3, [pc, #24]	@ (800611c <low_level_input+0x160>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800610a:	461a      	mov	r2, r3
 800610c:	2300      	movs	r3, #0
 800610e:	6093      	str	r3, [r2, #8]
  }
  return p;
 8006110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006112:	4618      	mov	r0, r3
 8006114:	3730      	adds	r7, #48	@ 0x30
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	20004bf8 	.word	0x20004bf8

08006120 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b084      	sub	sp, #16
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f7ff ff47 	bl	8005fbc <low_level_input>
 800612e:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d010      	beq.n	8006158 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	6879      	ldr	r1, [r7, #4]
 800613c:	68f8      	ldr	r0, [r7, #12]
 800613e:	4798      	blx	r3
 8006140:	4603      	mov	r3, r0
 8006142:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 8006144:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d006      	beq.n	800615a <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800614c:	68f8      	ldr	r0, [r7, #12]
 800614e:	f001 fad9 	bl	8007704 <pbuf_free>
    p = NULL;
 8006152:	2300      	movs	r3, #0
 8006154:	60fb      	str	r3, [r7, #12]
 8006156:	e000      	b.n	800615a <ethernetif_input+0x3a>
  if (p == NULL) return;
 8006158:	bf00      	nop
  }
}
 800615a:	3710      	adds	r7, #16
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d106      	bne.n	800617c <ethernetif_init+0x1c>
 800616e:	4b0e      	ldr	r3, [pc, #56]	@ (80061a8 <ethernetif_init+0x48>)
 8006170:	f44f 7205 	mov.w	r2, #532	@ 0x214
 8006174:	490d      	ldr	r1, [pc, #52]	@ (80061ac <ethernetif_init+0x4c>)
 8006176:	480e      	ldr	r0, [pc, #56]	@ (80061b0 <ethernetif_init+0x50>)
 8006178:	f009 f802 	bl	800f180 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2273      	movs	r2, #115	@ 0x73
 8006180:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->name[1] = IFNAME1;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2274      	movs	r2, #116	@ 0x74
 8006188:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4a09      	ldr	r2, [pc, #36]	@ (80061b4 <ethernetif_init+0x54>)
 8006190:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4a08      	ldr	r2, [pc, #32]	@ (80061b8 <ethernetif_init+0x58>)
 8006196:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f7ff fdc3 	bl	8005d24 <low_level_init>

  return ERR_OK;
 800619e:	2300      	movs	r3, #0
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3708      	adds	r7, #8
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	0800feb4 	.word	0x0800feb4
 80061ac:	0800fed0 	.word	0x0800fed0
 80061b0:	0800fee0 	.word	0x0800fee0
 80061b4:	0800d42d 	.word	0x0800d42d
 80061b8:	08005e81 	.word	0x08005e81

080061bc <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80061c0:	f7fb fb64 	bl	800188c <HAL_GetTick>
 80061c4:	4603      	mov	r3, r0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	bd80      	pop	{r7, pc}
	...

080061cc <ethernetif_set_link>:
  * @retval None
  */
uint32_t EthernetLinkTimer=0;

void ethernetif_set_link(struct netif *netif)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 80061d4:	2300      	movs	r3, #0
 80061d6:	60fb      	str	r3, [r7, #12]
  /* Ethernet Link every 200ms */
  if (HAL_GetTick() - EthernetLinkTimer >= 200)
 80061d8:	f7fb fb58 	bl	800188c <HAL_GetTick>
 80061dc:	4602      	mov	r2, r0
 80061de:	4b1b      	ldr	r3, [pc, #108]	@ (800624c <ethernetif_set_link+0x80>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	2bc7      	cmp	r3, #199	@ 0xc7
 80061e6:	d92c      	bls.n	8006242 <ethernetif_set_link+0x76>
  {
    EthernetLinkTimer = HAL_GetTick();
 80061e8:	f7fb fb50 	bl	800188c <HAL_GetTick>
 80061ec:	4603      	mov	r3, r0
 80061ee:	4a17      	ldr	r2, [pc, #92]	@ (800624c <ethernetif_set_link+0x80>)
 80061f0:	6013      	str	r3, [r2, #0]

    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 80061f2:	f107 030c 	add.w	r3, r7, #12
 80061f6:	461a      	mov	r2, r3
 80061f8:	2101      	movs	r1, #1
 80061fa:	4815      	ldr	r0, [pc, #84]	@ (8006250 <ethernetif_set_link+0x84>)
 80061fc:	f7fc fdd8 	bl	8002db0 <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f003 0304 	and.w	r3, r3, #4
 8006206:	60fb      	str	r3, [r7, #12]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(netif) && (regvalue))
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800620e:	f003 0304 	and.w	r3, r3, #4
 8006212:	2b00      	cmp	r3, #0
 8006214:	d106      	bne.n	8006224 <ethernetif_set_link+0x58>
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <ethernetif_set_link+0x58>
    {
      /* network cable is connected */
      netif_set_link_up(netif);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 fe6d 	bl	8006efc <netif_set_link_up>
    {
      /* network cable is disconnected */
      netif_set_link_down(netif);
    }
  }
}
 8006222:	e00e      	b.n	8006242 <ethernetif_set_link+0x76>
    else if(netif_is_link_up(netif) && (!regvalue))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800622a:	089b      	lsrs	r3, r3, #2
 800622c:	f003 0301 	and.w	r3, r3, #1
 8006230:	b2db      	uxtb	r3, r3
 8006232:	2b00      	cmp	r3, #0
 8006234:	d005      	beq.n	8006242 <ethernetif_set_link+0x76>
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d102      	bne.n	8006242 <ethernetif_set_link+0x76>
      netif_set_link_down(netif);
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f000 fe88 	bl	8006f52 <netif_set_link_down>
}
 8006242:	bf00      	nop
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
 800624a:	bf00      	nop
 800624c:	20004c40 	.word	0x20004c40
 8006250:	20004bf8 	.word	0x20004bf8

08006254 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800625c:	2300      	movs	r3, #0
 800625e:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 8006260:	2300      	movs	r3, #0
 8006262:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800626a:	089b      	lsrs	r3, r3, #2
 800626c:	f003 0301 	and.w	r3, r3, #1
 8006270:	b2db      	uxtb	r3, r3
 8006272:	2b00      	cmp	r3, #0
 8006274:	d05d      	beq.n	8006332 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8006276:	4b34      	ldr	r3, [pc, #208]	@ (8006348 <ethernetif_update_config+0xf4>)
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d03f      	beq.n	80062fe <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800627e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006282:	2100      	movs	r1, #0
 8006284:	4830      	ldr	r0, [pc, #192]	@ (8006348 <ethernetif_update_config+0xf4>)
 8006286:	f7fc fdfb 	bl	8002e80 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800628a:	f7fb faff 	bl	800188c <HAL_GetTick>
 800628e:	4603      	mov	r3, r0
 8006290:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8006292:	f107 0308 	add.w	r3, r7, #8
 8006296:	461a      	mov	r2, r3
 8006298:	2101      	movs	r1, #1
 800629a:	482b      	ldr	r0, [pc, #172]	@ (8006348 <ethernetif_update_config+0xf4>)
 800629c:	f7fc fd88 	bl	8002db0 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 80062a0:	f7fb faf4 	bl	800188c <HAL_GetTick>
 80062a4:	4602      	mov	r2, r0
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80062ae:	d828      	bhi.n	8006302 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	f003 0320 	and.w	r3, r3, #32
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d0eb      	beq.n	8006292 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 80062ba:	f107 0308 	add.w	r3, r7, #8
 80062be:	461a      	mov	r2, r3
 80062c0:	2110      	movs	r1, #16
 80062c2:	4821      	ldr	r0, [pc, #132]	@ (8006348 <ethernetif_update_config+0xf4>)
 80062c4:	f7fc fd74 	bl	8002db0 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	f003 0304 	and.w	r3, r3, #4
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d004      	beq.n	80062dc <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80062d2:	4b1d      	ldr	r3, [pc, #116]	@ (8006348 <ethernetif_update_config+0xf4>)
 80062d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80062d8:	60da      	str	r2, [r3, #12]
 80062da:	e002      	b.n	80062e2 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 80062dc:	4b1a      	ldr	r3, [pc, #104]	@ (8006348 <ethernetif_update_config+0xf4>)
 80062de:	2200      	movs	r2, #0
 80062e0:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	f003 0302 	and.w	r3, r3, #2
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d003      	beq.n	80062f4 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 80062ec:	4b16      	ldr	r3, [pc, #88]	@ (8006348 <ethernetif_update_config+0xf4>)
 80062ee:	2200      	movs	r2, #0
 80062f0:	609a      	str	r2, [r3, #8]
 80062f2:	e016      	b.n	8006322 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 80062f4:	4b14      	ldr	r3, [pc, #80]	@ (8006348 <ethernetif_update_config+0xf4>)
 80062f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80062fa:	609a      	str	r2, [r3, #8]
 80062fc:	e011      	b.n	8006322 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 80062fe:	bf00      	nop
 8006300:	e000      	b.n	8006304 <ethernetif_update_config+0xb0>
          goto error;
 8006302:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8006304:	4b10      	ldr	r3, [pc, #64]	@ (8006348 <ethernetif_update_config+0xf4>)
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	08db      	lsrs	r3, r3, #3
 800630a:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800630c:	4b0e      	ldr	r3, [pc, #56]	@ (8006348 <ethernetif_update_config+0xf4>)
 800630e:	689b      	ldr	r3, [r3, #8]
 8006310:	085b      	lsrs	r3, r3, #1
 8006312:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8006314:	4313      	orrs	r3, r2
 8006316:	b29b      	uxth	r3, r3
 8006318:	461a      	mov	r2, r3
 800631a:	2100      	movs	r1, #0
 800631c:	480a      	ldr	r0, [pc, #40]	@ (8006348 <ethernetif_update_config+0xf4>)
 800631e:	f7fc fdaf 	bl	8002e80 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8006322:	2100      	movs	r1, #0
 8006324:	4808      	ldr	r0, [pc, #32]	@ (8006348 <ethernetif_update_config+0xf4>)
 8006326:	f7fc fe6f 	bl	8003008 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800632a:	4807      	ldr	r0, [pc, #28]	@ (8006348 <ethernetif_update_config+0xf4>)
 800632c:	f7fc fe0e 	bl	8002f4c <HAL_ETH_Start>
 8006330:	e002      	b.n	8006338 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 8006332:	4805      	ldr	r0, [pc, #20]	@ (8006348 <ethernetif_update_config+0xf4>)
 8006334:	f7fc fe39 	bl	8002faa <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f000 f807 	bl	800634c <ethernetif_notify_conn_changed>
}
 800633e:	bf00      	nop
 8006340:	3710      	adds	r7, #16
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
 8006346:	bf00      	nop
 8006348:	20004bf8 	.word	0x20004bf8

0800634c <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8006354:	bf00      	nop
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	bc80      	pop	{r7}
 800635c:	4770      	bx	lr

0800635e <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800635e:	b480      	push	{r7}
 8006360:	b083      	sub	sp, #12
 8006362:	af00      	add	r7, sp, #0
 8006364:	4603      	mov	r3, r0
 8006366:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 8006368:	88fb      	ldrh	r3, [r7, #6]
 800636a:	ba5b      	rev16	r3, r3
 800636c:	b29b      	uxth	r3, r3
}
 800636e:	4618      	mov	r0, r3
 8006370:	370c      	adds	r7, #12
 8006372:	46bd      	mov	sp, r7
 8006374:	bc80      	pop	{r7}
 8006376:	4770      	bx	lr

08006378 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  return (u32_t)PP_HTONL(n);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	061a      	lsls	r2, r3, #24
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	021b      	lsls	r3, r3, #8
 8006388:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800638c:	431a      	orrs	r2, r3
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	0a1b      	lsrs	r3, r3, #8
 8006392:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006396:	431a      	orrs	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	0e1b      	lsrs	r3, r3, #24
 800639c:	4313      	orrs	r3, r2
}
 800639e:	4618      	mov	r0, r3
 80063a0:	370c      	adds	r7, #12
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bc80      	pop	{r7}
 80063a6:	4770      	bx	lr

080063a8 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b082      	sub	sp, #8
 80063ac:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80063ae:	2300      	movs	r3, #0
 80063b0:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 80063b2:	f000 f8a7 	bl	8006504 <mem_init>
  memp_init();
 80063b6:	f000 fb37 	bl	8006a28 <memp_init>
  pbuf_init();
  netif_init();
 80063ba:	f000 fbef 	bl	8006b9c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 80063be:	f006 f8bb 	bl	800c538 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 80063c2:	f001 fc17 	bl	8007bf4 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 80063c6:	f005 ff99 	bl	800c2fc <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 80063ca:	bf00      	nop
 80063cc:	3708      	adds	r7, #8
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
	...

080063d4 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b084      	sub	sp, #16
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80063dc:	4b40      	ldr	r3, [pc, #256]	@ (80064e0 <plug_holes+0x10c>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d206      	bcs.n	80063f4 <plug_holes+0x20>
 80063e6:	4b3f      	ldr	r3, [pc, #252]	@ (80064e4 <plug_holes+0x110>)
 80063e8:	f240 125d 	movw	r2, #349	@ 0x15d
 80063ec:	493e      	ldr	r1, [pc, #248]	@ (80064e8 <plug_holes+0x114>)
 80063ee:	483f      	ldr	r0, [pc, #252]	@ (80064ec <plug_holes+0x118>)
 80063f0:	f008 fec6 	bl	800f180 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 80063f4:	4b3e      	ldr	r3, [pc, #248]	@ (80064f0 <plug_holes+0x11c>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d306      	bcc.n	800640c <plug_holes+0x38>
 80063fe:	4b39      	ldr	r3, [pc, #228]	@ (80064e4 <plug_holes+0x110>)
 8006400:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8006404:	493b      	ldr	r1, [pc, #236]	@ (80064f4 <plug_holes+0x120>)
 8006406:	4839      	ldr	r0, [pc, #228]	@ (80064ec <plug_holes+0x118>)
 8006408:	f008 feba 	bl	800f180 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	791b      	ldrb	r3, [r3, #4]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d006      	beq.n	8006422 <plug_holes+0x4e>
 8006414:	4b33      	ldr	r3, [pc, #204]	@ (80064e4 <plug_holes+0x110>)
 8006416:	f240 125f 	movw	r2, #351	@ 0x15f
 800641a:	4937      	ldr	r1, [pc, #220]	@ (80064f8 <plug_holes+0x124>)
 800641c:	4833      	ldr	r0, [pc, #204]	@ (80064ec <plug_holes+0x118>)
 800641e:	f008 feaf 	bl	800f180 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	881b      	ldrh	r3, [r3, #0]
 8006426:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800642a:	d906      	bls.n	800643a <plug_holes+0x66>
 800642c:	4b2d      	ldr	r3, [pc, #180]	@ (80064e4 <plug_holes+0x110>)
 800642e:	f44f 72b1 	mov.w	r2, #354	@ 0x162
 8006432:	4932      	ldr	r1, [pc, #200]	@ (80064fc <plug_holes+0x128>)
 8006434:	482d      	ldr	r0, [pc, #180]	@ (80064ec <plug_holes+0x118>)
 8006436:	f008 fea3 	bl	800f180 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800643a:	4b29      	ldr	r3, [pc, #164]	@ (80064e0 <plug_holes+0x10c>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	687a      	ldr	r2, [r7, #4]
 8006440:	8812      	ldrh	r2, [r2, #0]
 8006442:	4413      	add	r3, r2
 8006444:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	429a      	cmp	r2, r3
 800644c:	d01f      	beq.n	800648e <plug_holes+0xba>
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	791b      	ldrb	r3, [r3, #4]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d11b      	bne.n	800648e <plug_holes+0xba>
 8006456:	4b26      	ldr	r3, [pc, #152]	@ (80064f0 <plug_holes+0x11c>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68fa      	ldr	r2, [r7, #12]
 800645c:	429a      	cmp	r2, r3
 800645e:	d016      	beq.n	800648e <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8006460:	4b27      	ldr	r3, [pc, #156]	@ (8006500 <plug_holes+0x12c>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	429a      	cmp	r2, r3
 8006468:	d102      	bne.n	8006470 <plug_holes+0x9c>
      lfree = mem;
 800646a:	4a25      	ldr	r2, [pc, #148]	@ (8006500 <plug_holes+0x12c>)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	881a      	ldrh	r2, [r3, #0]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 8006478:	4b19      	ldr	r3, [pc, #100]	@ (80064e0 <plug_holes+0x10c>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	1ad1      	subs	r1, r2, r3
 8006480:	4b17      	ldr	r3, [pc, #92]	@ (80064e0 <plug_holes+0x10c>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	8812      	ldrh	r2, [r2, #0]
 8006488:	4413      	add	r3, r2
 800648a:	b28a      	uxth	r2, r1
 800648c:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800648e:	4b14      	ldr	r3, [pc, #80]	@ (80064e0 <plug_holes+0x10c>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	8852      	ldrh	r2, [r2, #2]
 8006496:	4413      	add	r3, r2
 8006498:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800649a:	68ba      	ldr	r2, [r7, #8]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	429a      	cmp	r2, r3
 80064a0:	d01a      	beq.n	80064d8 <plug_holes+0x104>
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	791b      	ldrb	r3, [r3, #4]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d116      	bne.n	80064d8 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80064aa:	4b15      	ldr	r3, [pc, #84]	@ (8006500 <plug_holes+0x12c>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d102      	bne.n	80064ba <plug_holes+0xe6>
      lfree = pmem;
 80064b4:	4a12      	ldr	r2, [pc, #72]	@ (8006500 <plug_holes+0x12c>)
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	881a      	ldrh	r2, [r3, #0]
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 80064c2:	4b07      	ldr	r3, [pc, #28]	@ (80064e0 <plug_holes+0x10c>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	68ba      	ldr	r2, [r7, #8]
 80064c8:	1ad1      	subs	r1, r2, r3
 80064ca:	4b05      	ldr	r3, [pc, #20]	@ (80064e0 <plug_holes+0x10c>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	8812      	ldrh	r2, [r2, #0]
 80064d2:	4413      	add	r3, r2
 80064d4:	b28a      	uxth	r2, r1
 80064d6:	805a      	strh	r2, [r3, #2]
  }
}
 80064d8:	bf00      	nop
 80064da:	3710      	adds	r7, #16
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}
 80064e0:	200052b0 	.word	0x200052b0
 80064e4:	0800ff08 	.word	0x0800ff08
 80064e8:	0800ff38 	.word	0x0800ff38
 80064ec:	0800ff50 	.word	0x0800ff50
 80064f0:	200052b4 	.word	0x200052b4
 80064f4:	0800ff78 	.word	0x0800ff78
 80064f8:	0800ff94 	.word	0x0800ff94
 80064fc:	0800ffb0 	.word	0x0800ffb0
 8006500:	200052b8 	.word	0x200052b8

08006504 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8006504:	b480      	push	{r7}
 8006506:	b083      	sub	sp, #12
 8006508:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800650a:	4b18      	ldr	r3, [pc, #96]	@ (800656c <mem_init+0x68>)
 800650c:	3303      	adds	r3, #3
 800650e:	f023 0303 	bic.w	r3, r3, #3
 8006512:	461a      	mov	r2, r3
 8006514:	4b16      	ldr	r3, [pc, #88]	@ (8006570 <mem_init+0x6c>)
 8006516:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8006518:	4b15      	ldr	r3, [pc, #84]	@ (8006570 <mem_init+0x6c>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8006524:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2200      	movs	r2, #0
 800652a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 8006532:	4b0f      	ldr	r3, [pc, #60]	@ (8006570 <mem_init+0x6c>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800653a:	4a0e      	ldr	r2, [pc, #56]	@ (8006574 <mem_init+0x70>)
 800653c:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800653e:	4b0d      	ldr	r3, [pc, #52]	@ (8006574 <mem_init+0x70>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	2201      	movs	r2, #1
 8006544:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8006546:	4b0b      	ldr	r3, [pc, #44]	@ (8006574 <mem_init+0x70>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800654e:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8006550:	4b08      	ldr	r3, [pc, #32]	@ (8006574 <mem_init+0x70>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8006558:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800655a:	4b05      	ldr	r3, [pc, #20]	@ (8006570 <mem_init+0x6c>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a06      	ldr	r2, [pc, #24]	@ (8006578 <mem_init+0x74>)
 8006560:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 8006562:	bf00      	nop
 8006564:	370c      	adds	r7, #12
 8006566:	46bd      	mov	sp, r7
 8006568:	bc80      	pop	{r7}
 800656a:	4770      	bx	lr
 800656c:	20004c5c 	.word	0x20004c5c
 8006570:	200052b0 	.word	0x200052b0
 8006574:	200052b4 	.word	0x200052b4
 8006578:	200052b8 	.word	0x200052b8

0800657c <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b084      	sub	sp, #16
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d043      	beq.n	8006612 <mem_free+0x96>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f003 0303 	and.w	r3, r3, #3
 8006590:	2b00      	cmp	r3, #0
 8006592:	d006      	beq.n	80065a2 <mem_free+0x26>
 8006594:	4b22      	ldr	r3, [pc, #136]	@ (8006620 <mem_free+0xa4>)
 8006596:	f44f 72d6 	mov.w	r2, #428	@ 0x1ac
 800659a:	4922      	ldr	r1, [pc, #136]	@ (8006624 <mem_free+0xa8>)
 800659c:	4822      	ldr	r0, [pc, #136]	@ (8006628 <mem_free+0xac>)
 800659e:	f008 fdef 	bl	800f180 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 80065a2:	4b22      	ldr	r3, [pc, #136]	@ (800662c <mem_free+0xb0>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d304      	bcc.n	80065b6 <mem_free+0x3a>
 80065ac:	4b20      	ldr	r3, [pc, #128]	@ (8006630 <mem_free+0xb4>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	687a      	ldr	r2, [r7, #4]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d306      	bcc.n	80065c4 <mem_free+0x48>
 80065b6:	4b1a      	ldr	r3, [pc, #104]	@ (8006620 <mem_free+0xa4>)
 80065b8:	f44f 72d7 	mov.w	r2, #430	@ 0x1ae
 80065bc:	491d      	ldr	r1, [pc, #116]	@ (8006634 <mem_free+0xb8>)
 80065be:	481a      	ldr	r0, [pc, #104]	@ (8006628 <mem_free+0xac>)
 80065c0:	f008 fdde 	bl	800f180 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80065c4:	4b19      	ldr	r3, [pc, #100]	@ (800662c <mem_free+0xb0>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	687a      	ldr	r2, [r7, #4]
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d323      	bcc.n	8006616 <mem_free+0x9a>
 80065ce:	4b18      	ldr	r3, [pc, #96]	@ (8006630 <mem_free+0xb4>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d21e      	bcs.n	8006616 <mem_free+0x9a>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	3b08      	subs	r3, #8
 80065dc:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	791b      	ldrb	r3, [r3, #4]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d106      	bne.n	80065f4 <mem_free+0x78>
 80065e6:	4b0e      	ldr	r3, [pc, #56]	@ (8006620 <mem_free+0xa4>)
 80065e8:	f44f 72e0 	mov.w	r2, #448	@ 0x1c0
 80065ec:	4912      	ldr	r1, [pc, #72]	@ (8006638 <mem_free+0xbc>)
 80065ee:	480e      	ldr	r0, [pc, #56]	@ (8006628 <mem_free+0xac>)
 80065f0:	f008 fdc6 	bl	800f180 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2200      	movs	r2, #0
 80065f8:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 80065fa:	4b10      	ldr	r3, [pc, #64]	@ (800663c <mem_free+0xc0>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68fa      	ldr	r2, [r7, #12]
 8006600:	429a      	cmp	r2, r3
 8006602:	d202      	bcs.n	800660a <mem_free+0x8e>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8006604:	4a0d      	ldr	r2, [pc, #52]	@ (800663c <mem_free+0xc0>)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800660a:	68f8      	ldr	r0, [r7, #12]
 800660c:	f7ff fee2 	bl	80063d4 <plug_holes>
 8006610:	e002      	b.n	8006618 <mem_free+0x9c>
    return;
 8006612:	bf00      	nop
 8006614:	e000      	b.n	8006618 <mem_free+0x9c>
    return;
 8006616:	bf00      	nop
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 8006618:	3710      	adds	r7, #16
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}
 800661e:	bf00      	nop
 8006620:	0800ff08 	.word	0x0800ff08
 8006624:	0800ffdc 	.word	0x0800ffdc
 8006628:	0800ff50 	.word	0x0800ff50
 800662c:	200052b0 	.word	0x200052b0
 8006630:	200052b4 	.word	0x200052b4
 8006634:	08010000 	.word	0x08010000
 8006638:	08010018 	.word	0x08010018
 800663c:	200052b8 	.word	0x200052b8

08006640 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b086      	sub	sp, #24
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	460b      	mov	r3, r1
 800664a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800664c:	887b      	ldrh	r3, [r7, #2]
 800664e:	3303      	adds	r3, #3
 8006650:	b29b      	uxth	r3, r3
 8006652:	f023 0303 	bic.w	r3, r3, #3
 8006656:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 8006658:	887b      	ldrh	r3, [r7, #2]
 800665a:	2b0b      	cmp	r3, #11
 800665c:	d801      	bhi.n	8006662 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800665e:	230c      	movs	r3, #12
 8006660:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 8006662:	887b      	ldrh	r3, [r7, #2]
 8006664:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8006668:	d901      	bls.n	800666e <mem_trim+0x2e>
    return NULL;
 800666a:	2300      	movs	r3, #0
 800666c:	e0b1      	b.n	80067d2 <mem_trim+0x192>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800666e:	4b5b      	ldr	r3, [pc, #364]	@ (80067dc <mem_trim+0x19c>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	687a      	ldr	r2, [r7, #4]
 8006674:	429a      	cmp	r2, r3
 8006676:	d304      	bcc.n	8006682 <mem_trim+0x42>
 8006678:	4b59      	ldr	r3, [pc, #356]	@ (80067e0 <mem_trim+0x1a0>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	687a      	ldr	r2, [r7, #4]
 800667e:	429a      	cmp	r2, r3
 8006680:	d306      	bcc.n	8006690 <mem_trim+0x50>
 8006682:	4b58      	ldr	r3, [pc, #352]	@ (80067e4 <mem_trim+0x1a4>)
 8006684:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8006688:	4957      	ldr	r1, [pc, #348]	@ (80067e8 <mem_trim+0x1a8>)
 800668a:	4858      	ldr	r0, [pc, #352]	@ (80067ec <mem_trim+0x1ac>)
 800668c:	f008 fd78 	bl	800f180 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8006690:	4b52      	ldr	r3, [pc, #328]	@ (80067dc <mem_trim+0x19c>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	687a      	ldr	r2, [r7, #4]
 8006696:	429a      	cmp	r2, r3
 8006698:	d304      	bcc.n	80066a4 <mem_trim+0x64>
 800669a:	4b51      	ldr	r3, [pc, #324]	@ (80067e0 <mem_trim+0x1a0>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d301      	bcc.n	80066a8 <mem_trim+0x68>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	e094      	b.n	80067d2 <mem_trim+0x192>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	3b08      	subs	r3, #8
 80066ac:	617b      	str	r3, [r7, #20]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 80066ae:	4b4b      	ldr	r3, [pc, #300]	@ (80067dc <mem_trim+0x19c>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	697a      	ldr	r2, [r7, #20]
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	827b      	strh	r3, [r7, #18]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	881a      	ldrh	r2, [r3, #0]
 80066bc:	8a7b      	ldrh	r3, [r7, #18]
 80066be:	1ad3      	subs	r3, r2, r3
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	3b08      	subs	r3, #8
 80066c4:	823b      	strh	r3, [r7, #16]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80066c6:	887a      	ldrh	r2, [r7, #2]
 80066c8:	8a3b      	ldrh	r3, [r7, #16]
 80066ca:	429a      	cmp	r2, r3
 80066cc:	d906      	bls.n	80066dc <mem_trim+0x9c>
 80066ce:	4b45      	ldr	r3, [pc, #276]	@ (80067e4 <mem_trim+0x1a4>)
 80066d0:	f240 2206 	movw	r2, #518	@ 0x206
 80066d4:	4946      	ldr	r1, [pc, #280]	@ (80067f0 <mem_trim+0x1b0>)
 80066d6:	4845      	ldr	r0, [pc, #276]	@ (80067ec <mem_trim+0x1ac>)
 80066d8:	f008 fd52 	bl	800f180 <iprintf>
  if (newsize > size) {
 80066dc:	887a      	ldrh	r2, [r7, #2]
 80066de:	8a3b      	ldrh	r3, [r7, #16]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d901      	bls.n	80066e8 <mem_trim+0xa8>
    /* not supported */
    return NULL;
 80066e4:	2300      	movs	r3, #0
 80066e6:	e074      	b.n	80067d2 <mem_trim+0x192>
  }
  if (newsize == size) {
 80066e8:	887a      	ldrh	r2, [r7, #2]
 80066ea:	8a3b      	ldrh	r3, [r7, #16]
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d101      	bne.n	80066f4 <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	e06e      	b.n	80067d2 <mem_trim+0x192>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 80066f4:	4b39      	ldr	r3, [pc, #228]	@ (80067dc <mem_trim+0x19c>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	697a      	ldr	r2, [r7, #20]
 80066fa:	8812      	ldrh	r2, [r2, #0]
 80066fc:	4413      	add	r3, r2
 80066fe:	60fb      	str	r3, [r7, #12]
  if (mem2->used == 0) {
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	791b      	ldrb	r3, [r3, #4]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d131      	bne.n	800676c <mem_trim+0x12c>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	881b      	ldrh	r3, [r3, #0]
 800670c:	813b      	strh	r3, [r7, #8]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800670e:	8a7a      	ldrh	r2, [r7, #18]
 8006710:	887b      	ldrh	r3, [r7, #2]
 8006712:	4413      	add	r3, r2
 8006714:	b29b      	uxth	r3, r3
 8006716:	3308      	adds	r3, #8
 8006718:	817b      	strh	r3, [r7, #10]
    if (lfree == mem2) {
 800671a:	4b36      	ldr	r3, [pc, #216]	@ (80067f4 <mem_trim+0x1b4>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	68fa      	ldr	r2, [r7, #12]
 8006720:	429a      	cmp	r2, r3
 8006722:	d105      	bne.n	8006730 <mem_trim+0xf0>
      lfree = (struct mem *)(void *)&ram[ptr2];
 8006724:	4b2d      	ldr	r3, [pc, #180]	@ (80067dc <mem_trim+0x19c>)
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	897b      	ldrh	r3, [r7, #10]
 800672a:	4413      	add	r3, r2
 800672c:	4a31      	ldr	r2, [pc, #196]	@ (80067f4 <mem_trim+0x1b4>)
 800672e:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 8006730:	4b2a      	ldr	r3, [pc, #168]	@ (80067dc <mem_trim+0x19c>)
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	897b      	ldrh	r3, [r7, #10]
 8006736:	4413      	add	r3, r2
 8006738:	60fb      	str	r3, [r7, #12]
    mem2->used = 0;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	893a      	ldrh	r2, [r7, #8]
 8006744:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	8a7a      	ldrh	r2, [r7, #18]
 800674a:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	897a      	ldrh	r2, [r7, #10]
 8006750:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	881b      	ldrh	r3, [r3, #0]
 8006756:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800675a:	d039      	beq.n	80067d0 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800675c:	4b1f      	ldr	r3, [pc, #124]	@ (80067dc <mem_trim+0x19c>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68fa      	ldr	r2, [r7, #12]
 8006762:	8812      	ldrh	r2, [r2, #0]
 8006764:	4413      	add	r3, r2
 8006766:	897a      	ldrh	r2, [r7, #10]
 8006768:	805a      	strh	r2, [r3, #2]
 800676a:	e031      	b.n	80067d0 <mem_trim+0x190>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800676c:	887b      	ldrh	r3, [r7, #2]
 800676e:	f103 0214 	add.w	r2, r3, #20
 8006772:	8a3b      	ldrh	r3, [r7, #16]
 8006774:	429a      	cmp	r2, r3
 8006776:	d82b      	bhi.n	80067d0 <mem_trim+0x190>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 8006778:	8a7a      	ldrh	r2, [r7, #18]
 800677a:	887b      	ldrh	r3, [r7, #2]
 800677c:	4413      	add	r3, r2
 800677e:	b29b      	uxth	r3, r3
 8006780:	3308      	adds	r3, #8
 8006782:	817b      	strh	r3, [r7, #10]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 8006784:	4b15      	ldr	r3, [pc, #84]	@ (80067dc <mem_trim+0x19c>)
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	897b      	ldrh	r3, [r7, #10]
 800678a:	4413      	add	r3, r2
 800678c:	60fb      	str	r3, [r7, #12]
    if (mem2 < lfree) {
 800678e:	4b19      	ldr	r3, [pc, #100]	@ (80067f4 <mem_trim+0x1b4>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	68fa      	ldr	r2, [r7, #12]
 8006794:	429a      	cmp	r2, r3
 8006796:	d202      	bcs.n	800679e <mem_trim+0x15e>
      lfree = mem2;
 8006798:	4a16      	ldr	r2, [pc, #88]	@ (80067f4 <mem_trim+0x1b4>)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2200      	movs	r2, #0
 80067a2:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	881a      	ldrh	r2, [r3, #0]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	8a7a      	ldrh	r2, [r7, #18]
 80067b0:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	897a      	ldrh	r2, [r7, #10]
 80067b6:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	881b      	ldrh	r3, [r3, #0]
 80067bc:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80067c0:	d006      	beq.n	80067d0 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 80067c2:	4b06      	ldr	r3, [pc, #24]	@ (80067dc <mem_trim+0x19c>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	68fa      	ldr	r2, [r7, #12]
 80067c8:	8812      	ldrh	r2, [r2, #0]
 80067ca:	4413      	add	r3, r2
 80067cc:	897a      	ldrh	r2, [r7, #10]
 80067ce:	805a      	strh	r2, [r3, #2]
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 80067d0:	687b      	ldr	r3, [r7, #4]
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3718      	adds	r7, #24
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	200052b0 	.word	0x200052b0
 80067e0:	200052b4 	.word	0x200052b4
 80067e4:	0800ff08 	.word	0x0800ff08
 80067e8:	0801002c 	.word	0x0801002c
 80067ec:	0800ff50 	.word	0x0800ff50
 80067f0:	08010044 	.word	0x08010044
 80067f4:	200052b8 	.word	0x200052b8

080067f8 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b088      	sub	sp, #32
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	4603      	mov	r3, r0
 8006800:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 8006802:	88fb      	ldrh	r3, [r7, #6]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d101      	bne.n	800680c <mem_malloc+0x14>
    return NULL;
 8006808:	2300      	movs	r3, #0
 800680a:	e0c7      	b.n	800699c <mem_malloc+0x1a4>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800680c:	88fb      	ldrh	r3, [r7, #6]
 800680e:	3303      	adds	r3, #3
 8006810:	b29b      	uxth	r3, r3
 8006812:	f023 0303 	bic.w	r3, r3, #3
 8006816:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 8006818:	88fb      	ldrh	r3, [r7, #6]
 800681a:	2b0b      	cmp	r3, #11
 800681c:	d801      	bhi.n	8006822 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800681e:	230c      	movs	r3, #12
 8006820:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 8006822:	88fb      	ldrh	r3, [r7, #6]
 8006824:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8006828:	d901      	bls.n	800682e <mem_malloc+0x36>
    return NULL;
 800682a:	2300      	movs	r3, #0
 800682c:	e0b6      	b.n	800699c <mem_malloc+0x1a4>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800682e:	4b5d      	ldr	r3, [pc, #372]	@ (80069a4 <mem_malloc+0x1ac>)
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	4b5d      	ldr	r3, [pc, #372]	@ (80069a8 <mem_malloc+0x1b0>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	1ad3      	subs	r3, r2, r3
 8006838:	83fb      	strh	r3, [r7, #30]
 800683a:	e0a7      	b.n	800698c <mem_malloc+0x194>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800683c:	4b5a      	ldr	r3, [pc, #360]	@ (80069a8 <mem_malloc+0x1b0>)
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	8bfb      	ldrh	r3, [r7, #30]
 8006842:	4413      	add	r3, r2
 8006844:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	791b      	ldrb	r3, [r3, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	f040 8098 	bne.w	8006980 <mem_malloc+0x188>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	881b      	ldrh	r3, [r3, #0]
 8006854:	461a      	mov	r2, r3
 8006856:	8bfb      	ldrh	r3, [r7, #30]
 8006858:	1ad3      	subs	r3, r2, r3
 800685a:	f1a3 0208 	sub.w	r2, r3, #8
 800685e:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 8006860:	429a      	cmp	r2, r3
 8006862:	f0c0 808d 	bcc.w	8006980 <mem_malloc+0x188>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	881b      	ldrh	r3, [r3, #0]
 800686a:	461a      	mov	r2, r3
 800686c:	8bfb      	ldrh	r3, [r7, #30]
 800686e:	1ad3      	subs	r3, r2, r3
 8006870:	f1a3 0208 	sub.w	r2, r3, #8
 8006874:	88fb      	ldrh	r3, [r7, #6]
 8006876:	3314      	adds	r3, #20
 8006878:	429a      	cmp	r2, r3
 800687a:	d327      	bcc.n	80068cc <mem_malloc+0xd4>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800687c:	8bfa      	ldrh	r2, [r7, #30]
 800687e:	88fb      	ldrh	r3, [r7, #6]
 8006880:	4413      	add	r3, r2
 8006882:	b29b      	uxth	r3, r3
 8006884:	3308      	adds	r3, #8
 8006886:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 8006888:	4b47      	ldr	r3, [pc, #284]	@ (80069a8 <mem_malloc+0x1b0>)
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	8a7b      	ldrh	r3, [r7, #18]
 800688e:	4413      	add	r3, r2
 8006890:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2200      	movs	r2, #0
 8006896:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	881a      	ldrh	r2, [r3, #0]
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	8bfa      	ldrh	r2, [r7, #30]
 80068a4:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	8a7a      	ldrh	r2, [r7, #18]
 80068aa:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	2201      	movs	r2, #1
 80068b0:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	881b      	ldrh	r3, [r3, #0]
 80068b6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80068ba:	d00a      	beq.n	80068d2 <mem_malloc+0xda>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 80068bc:	4b3a      	ldr	r3, [pc, #232]	@ (80069a8 <mem_malloc+0x1b0>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	8812      	ldrh	r2, [r2, #0]
 80068c4:	4413      	add	r3, r2
 80068c6:	8a7a      	ldrh	r2, [r7, #18]
 80068c8:	805a      	strh	r2, [r3, #2]
 80068ca:	e002      	b.n	80068d2 <mem_malloc+0xda>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	2201      	movs	r2, #1
 80068d0:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 80068d2:	4b34      	ldr	r3, [pc, #208]	@ (80069a4 <mem_malloc+0x1ac>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	697a      	ldr	r2, [r7, #20]
 80068d8:	429a      	cmp	r2, r3
 80068da:	d127      	bne.n	800692c <mem_malloc+0x134>
          struct mem *cur = lfree;
 80068dc:	4b31      	ldr	r3, [pc, #196]	@ (80069a4 <mem_malloc+0x1ac>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 80068e2:	e005      	b.n	80068f0 <mem_malloc+0xf8>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 80068e4:	4b30      	ldr	r3, [pc, #192]	@ (80069a8 <mem_malloc+0x1b0>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	69ba      	ldr	r2, [r7, #24]
 80068ea:	8812      	ldrh	r2, [r2, #0]
 80068ec:	4413      	add	r3, r2
 80068ee:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 80068f0:	69bb      	ldr	r3, [r7, #24]
 80068f2:	791b      	ldrb	r3, [r3, #4]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d004      	beq.n	8006902 <mem_malloc+0x10a>
 80068f8:	4b2c      	ldr	r3, [pc, #176]	@ (80069ac <mem_malloc+0x1b4>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	69ba      	ldr	r2, [r7, #24]
 80068fe:	429a      	cmp	r2, r3
 8006900:	d1f0      	bne.n	80068e4 <mem_malloc+0xec>
          }
          lfree = cur;
 8006902:	4a28      	ldr	r2, [pc, #160]	@ (80069a4 <mem_malloc+0x1ac>)
 8006904:	69bb      	ldr	r3, [r7, #24]
 8006906:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8006908:	4b26      	ldr	r3, [pc, #152]	@ (80069a4 <mem_malloc+0x1ac>)
 800690a:	681a      	ldr	r2, [r3, #0]
 800690c:	4b27      	ldr	r3, [pc, #156]	@ (80069ac <mem_malloc+0x1b4>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	429a      	cmp	r2, r3
 8006912:	d00b      	beq.n	800692c <mem_malloc+0x134>
 8006914:	4b23      	ldr	r3, [pc, #140]	@ (80069a4 <mem_malloc+0x1ac>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	791b      	ldrb	r3, [r3, #4]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d006      	beq.n	800692c <mem_malloc+0x134>
 800691e:	4b24      	ldr	r3, [pc, #144]	@ (80069b0 <mem_malloc+0x1b8>)
 8006920:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8006924:	4923      	ldr	r1, [pc, #140]	@ (80069b4 <mem_malloc+0x1bc>)
 8006926:	4824      	ldr	r0, [pc, #144]	@ (80069b8 <mem_malloc+0x1c0>)
 8006928:	f008 fc2a 	bl	800f180 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800692c:	88fa      	ldrh	r2, [r7, #6]
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	4413      	add	r3, r2
 8006932:	3308      	adds	r3, #8
 8006934:	4a1d      	ldr	r2, [pc, #116]	@ (80069ac <mem_malloc+0x1b4>)
 8006936:	6812      	ldr	r2, [r2, #0]
 8006938:	4293      	cmp	r3, r2
 800693a:	d906      	bls.n	800694a <mem_malloc+0x152>
 800693c:	4b1c      	ldr	r3, [pc, #112]	@ (80069b0 <mem_malloc+0x1b8>)
 800693e:	f240 22d3 	movw	r2, #723	@ 0x2d3
 8006942:	491e      	ldr	r1, [pc, #120]	@ (80069bc <mem_malloc+0x1c4>)
 8006944:	481c      	ldr	r0, [pc, #112]	@ (80069b8 <mem_malloc+0x1c0>)
 8006946:	f008 fc1b 	bl	800f180 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	f003 0303 	and.w	r3, r3, #3
 8006950:	2b00      	cmp	r3, #0
 8006952:	d006      	beq.n	8006962 <mem_malloc+0x16a>
 8006954:	4b16      	ldr	r3, [pc, #88]	@ (80069b0 <mem_malloc+0x1b8>)
 8006956:	f240 22d5 	movw	r2, #725	@ 0x2d5
 800695a:	4919      	ldr	r1, [pc, #100]	@ (80069c0 <mem_malloc+0x1c8>)
 800695c:	4816      	ldr	r0, [pc, #88]	@ (80069b8 <mem_malloc+0x1c0>)
 800695e:	f008 fc0f 	bl	800f180 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	f003 0303 	and.w	r3, r3, #3
 8006968:	2b00      	cmp	r3, #0
 800696a:	d006      	beq.n	800697a <mem_malloc+0x182>
 800696c:	4b10      	ldr	r3, [pc, #64]	@ (80069b0 <mem_malloc+0x1b8>)
 800696e:	f240 22d7 	movw	r2, #727	@ 0x2d7
 8006972:	4914      	ldr	r1, [pc, #80]	@ (80069c4 <mem_malloc+0x1cc>)
 8006974:	4810      	ldr	r0, [pc, #64]	@ (80069b8 <mem_malloc+0x1c0>)
 8006976:	f008 fc03 	bl	800f180 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	3308      	adds	r3, #8
 800697e:	e00d      	b.n	800699c <mem_malloc+0x1a4>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 8006980:	4b09      	ldr	r3, [pc, #36]	@ (80069a8 <mem_malloc+0x1b0>)
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	8bfb      	ldrh	r3, [r7, #30]
 8006986:	4413      	add	r3, r2
 8006988:	881b      	ldrh	r3, [r3, #0]
 800698a:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800698c:	8bfa      	ldrh	r2, [r7, #30]
 800698e:	88fb      	ldrh	r3, [r7, #6]
 8006990:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 8006994:	429a      	cmp	r2, r3
 8006996:	f4ff af51 	bcc.w	800683c <mem_malloc+0x44>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
 800699a:	2300      	movs	r3, #0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3720      	adds	r7, #32
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	200052b8 	.word	0x200052b8
 80069a8:	200052b0 	.word	0x200052b0
 80069ac:	200052b4 	.word	0x200052b4
 80069b0:	0800ff08 	.word	0x0800ff08
 80069b4:	08010064 	.word	0x08010064
 80069b8:	0800ff50 	.word	0x0800ff50
 80069bc:	08010080 	.word	0x08010080
 80069c0:	080100b0 	.word	0x080100b0
 80069c4:	080100e0 	.word	0x080100e0

080069c8 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b085      	sub	sp, #20
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	2200      	movs	r2, #0
 80069d6:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	3303      	adds	r3, #3
 80069de:	f023 0303 	bic.w	r3, r3, #3
 80069e2:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 80069e4:	2300      	movs	r3, #0
 80069e6:	60fb      	str	r3, [r7, #12]
 80069e8:	e011      	b.n	8006a0e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	68ba      	ldr	r2, [r7, #8]
 80069fa:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	881b      	ldrh	r3, [r3, #0]
 8006a00:	461a      	mov	r2, r3
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	4413      	add	r3, r2
 8006a06:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	3301      	adds	r3, #1
 8006a0c:	60fb      	str	r3, [r7, #12]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	885b      	ldrh	r3, [r3, #2]
 8006a12:	461a      	mov	r2, r3
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	4293      	cmp	r3, r2
 8006a18:	dbe7      	blt.n	80069ea <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8006a1a:	bf00      	nop
 8006a1c:	bf00      	nop
 8006a1e:	3714      	adds	r7, #20
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bc80      	pop	{r7}
 8006a24:	4770      	bx	lr
	...

08006a28 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8006a2e:	2300      	movs	r3, #0
 8006a30:	80fb      	strh	r3, [r7, #6]
 8006a32:	e009      	b.n	8006a48 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8006a34:	88fb      	ldrh	r3, [r7, #6]
 8006a36:	4a08      	ldr	r2, [pc, #32]	@ (8006a58 <memp_init+0x30>)
 8006a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f7ff ffc3 	bl	80069c8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8006a42:	88fb      	ldrh	r3, [r7, #6]
 8006a44:	3301      	adds	r3, #1
 8006a46:	80fb      	strh	r3, [r7, #6]
 8006a48:	88fb      	ldrh	r3, [r7, #6]
 8006a4a:	2b08      	cmp	r3, #8
 8006a4c:	d9f2      	bls.n	8006a34 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8006a4e:	bf00      	nop
 8006a50:	bf00      	nop
 8006a52:	3708      	adds	r7, #8
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}
 8006a58:	08011c10 	.word	0x08011c10

08006a5c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d012      	beq.n	8006a98 <do_memp_malloc_pool+0x3c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	68fa      	ldr	r2, [r7, #12]
 8006a78:	6812      	ldr	r2, [r2, #0]
 8006a7a:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f003 0303 	and.w	r3, r3, #3
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d006      	beq.n	8006a94 <do_memp_malloc_pool+0x38>
 8006a86:	4b07      	ldr	r3, [pc, #28]	@ (8006aa4 <do_memp_malloc_pool+0x48>)
 8006a88:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 8006a8c:	4906      	ldr	r1, [pc, #24]	@ (8006aa8 <do_memp_malloc_pool+0x4c>)
 8006a8e:	4807      	ldr	r0, [pc, #28]	@ (8006aac <do_memp_malloc_pool+0x50>)
 8006a90:	f008 fb76 	bl	800f180 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	e000      	b.n	8006a9a <do_memp_malloc_pool+0x3e>
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3710      	adds	r7, #16
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	08010104 	.word	0x08010104
 8006aa8:	08010134 	.word	0x08010134
 8006aac:	08010158 	.word	0x08010158

08006ab0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8006aba:	79fb      	ldrb	r3, [r7, #7]
 8006abc:	2b08      	cmp	r3, #8
 8006abe:	d908      	bls.n	8006ad2 <memp_malloc+0x22>
 8006ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8006aec <memp_malloc+0x3c>)
 8006ac2:	f240 1287 	movw	r2, #391	@ 0x187
 8006ac6:	490a      	ldr	r1, [pc, #40]	@ (8006af0 <memp_malloc+0x40>)
 8006ac8:	480a      	ldr	r0, [pc, #40]	@ (8006af4 <memp_malloc+0x44>)
 8006aca:	f008 fb59 	bl	800f180 <iprintf>
 8006ace:	2300      	movs	r3, #0
 8006ad0:	e008      	b.n	8006ae4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8006ad2:	79fb      	ldrb	r3, [r7, #7]
 8006ad4:	4a08      	ldr	r2, [pc, #32]	@ (8006af8 <memp_malloc+0x48>)
 8006ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ada:	4618      	mov	r0, r3
 8006adc:	f7ff ffbe 	bl	8006a5c <do_memp_malloc_pool>
 8006ae0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3710      	adds	r7, #16
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}
 8006aec:	08010104 	.word	0x08010104
 8006af0:	08010194 	.word	0x08010194
 8006af4:	08010158 	.word	0x08010158
 8006af8:	08011c10 	.word	0x08011c10

08006afc <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b084      	sub	sp, #16
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	f003 0303 	and.w	r3, r3, #3
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d006      	beq.n	8006b1e <do_memp_free_pool+0x22>
 8006b10:	4b0a      	ldr	r3, [pc, #40]	@ (8006b3c <do_memp_free_pool+0x40>)
 8006b12:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8006b16:	490a      	ldr	r1, [pc, #40]	@ (8006b40 <do_memp_free_pool+0x44>)
 8006b18:	480a      	ldr	r0, [pc, #40]	@ (8006b44 <do_memp_free_pool+0x48>)
 8006b1a:	f008 fb31 	bl	800f180 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8006b34:	bf00      	nop
 8006b36:	3710      	adds	r7, #16
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}
 8006b3c:	08010104 	.word	0x08010104
 8006b40:	080101b4 	.word	0x080101b4
 8006b44:	08010158 	.word	0x08010158

08006b48 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b082      	sub	sp, #8
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	4603      	mov	r3, r0
 8006b50:	6039      	str	r1, [r7, #0]
 8006b52:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8006b54:	79fb      	ldrb	r3, [r7, #7]
 8006b56:	2b08      	cmp	r3, #8
 8006b58:	d907      	bls.n	8006b6a <memp_free+0x22>
 8006b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8006b8c <memp_free+0x44>)
 8006b5c:	f240 12db 	movw	r2, #475	@ 0x1db
 8006b60:	490b      	ldr	r1, [pc, #44]	@ (8006b90 <memp_free+0x48>)
 8006b62:	480c      	ldr	r0, [pc, #48]	@ (8006b94 <memp_free+0x4c>)
 8006b64:	f008 fb0c 	bl	800f180 <iprintf>
 8006b68:	e00c      	b.n	8006b84 <memp_free+0x3c>

  if (mem == NULL) {
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d008      	beq.n	8006b82 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8006b70:	79fb      	ldrb	r3, [r7, #7]
 8006b72:	4a09      	ldr	r2, [pc, #36]	@ (8006b98 <memp_free+0x50>)
 8006b74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b78:	6839      	ldr	r1, [r7, #0]
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f7ff ffbe 	bl	8006afc <do_memp_free_pool>
 8006b80:	e000      	b.n	8006b84 <memp_free+0x3c>
    return;
 8006b82:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8006b84:	3708      	adds	r7, #8
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	08010104 	.word	0x08010104
 8006b90:	080101d4 	.word	0x080101d4
 8006b94:	08010158 	.word	0x08010158
 8006b98:	08011c10 	.word	0x08011c10

08006b9c <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8006ba0:	bf00      	nop
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bc80      	pop	{r7}
 8006ba6:	4770      	bx	lr

08006ba8 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	60f8      	str	r0, [r7, #12]
 8006bb0:	60b9      	str	r1, [r7, #8]
 8006bb2:	607a      	str	r2, [r7, #4]
 8006bb4:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d105      	bne.n	8006bc8 <netif_add+0x20>
 8006bbc:	4b21      	ldr	r3, [pc, #132]	@ (8006c44 <netif_add+0x9c>)
 8006bbe:	22fb      	movs	r2, #251	@ 0xfb
 8006bc0:	4921      	ldr	r1, [pc, #132]	@ (8006c48 <netif_add+0xa0>)
 8006bc2:	4822      	ldr	r0, [pc, #136]	@ (8006c4c <netif_add+0xa4>)
 8006bc4:	f008 fadc 	bl	800f180 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2203      	movs	r2, #3
 8006be6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2200      	movs	r2, #0
 8006bee:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	69ba      	ldr	r2, [r7, #24]
 8006bf4:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 8006bf6:	4b16      	ldr	r3, [pc, #88]	@ (8006c50 <netif_add+0xa8>)
 8006bf8:	781b      	ldrb	r3, [r3, #0]
 8006bfa:	1c5a      	adds	r2, r3, #1
 8006bfc:	b2d1      	uxtb	r1, r2
 8006bfe:	4a14      	ldr	r2, [pc, #80]	@ (8006c50 <netif_add+0xa8>)
 8006c00:	7011      	strb	r1, [r2, #0]
 8006c02:	68fa      	ldr	r2, [r7, #12]
 8006c04:	f882 3032 	strb.w	r3, [r2, #50]	@ 0x32
  netif->input = input;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6a3a      	ldr	r2, [r7, #32]
 8006c0c:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	68b9      	ldr	r1, [r7, #8]
 8006c14:	68f8      	ldr	r0, [r7, #12]
 8006c16:	f000 f81f 	bl	8006c58 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8006c1a:	69fb      	ldr	r3, [r7, #28]
 8006c1c:	68f8      	ldr	r0, [r7, #12]
 8006c1e:	4798      	blx	r3
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d001      	beq.n	8006c2a <netif_add+0x82>
    return NULL;
 8006c26:	2300      	movs	r3, #0
 8006c28:	e007      	b.n	8006c3a <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8006c2a:	4b0a      	ldr	r3, [pc, #40]	@ (8006c54 <netif_add+0xac>)
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8006c32:	4a08      	ldr	r2, [pc, #32]	@ (8006c54 <netif_add+0xac>)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 8006c38:	68fb      	ldr	r3, [r7, #12]
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3710      	adds	r7, #16
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	bf00      	nop
 8006c44:	080101f0 	.word	0x080101f0
 8006c48:	08010224 	.word	0x08010224
 8006c4c:	0801023c 	.word	0x0801023c
 8006c50:	2000819c 	.word	0x2000819c
 8006c54:	20008194 	.word	0x20008194

08006c58 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b084      	sub	sp, #16
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
 8006c64:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d003      	beq.n	8006c74 <netif_set_addr+0x1c>
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d10c      	bne.n	8006c8e <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 8006c74:	68b9      	ldr	r1, [r7, #8]
 8006c76:	68f8      	ldr	r0, [r7, #12]
 8006c78:	f000 f86e 	bl	8006d58 <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 8006c7c:	6879      	ldr	r1, [r7, #4]
 8006c7e:	68f8      	ldr	r0, [r7, #12]
 8006c80:	f000 f8b5 	bl	8006dee <netif_set_netmask>
    netif_set_gw(netif, gw);
 8006c84:	6839      	ldr	r1, [r7, #0]
 8006c86:	68f8      	ldr	r0, [r7, #12]
 8006c88:	f000 f89e 	bl	8006dc8 <netif_set_gw>
 8006c8c:	e00c      	b.n	8006ca8 <netif_set_addr+0x50>
  } else {
    netif_set_netmask(netif, netmask);
 8006c8e:	6879      	ldr	r1, [r7, #4]
 8006c90:	68f8      	ldr	r0, [r7, #12]
 8006c92:	f000 f8ac 	bl	8006dee <netif_set_netmask>
    netif_set_gw(netif, gw);
 8006c96:	6839      	ldr	r1, [r7, #0]
 8006c98:	68f8      	ldr	r0, [r7, #12]
 8006c9a:	f000 f895 	bl	8006dc8 <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 8006c9e:	68b9      	ldr	r1, [r7, #8]
 8006ca0:	68f8      	ldr	r0, [r7, #12]
 8006ca2:	f000 f859 	bl	8006d58 <netif_set_ipaddr>
  }
}
 8006ca6:	bf00      	nop
 8006ca8:	bf00      	nop
 8006caa:	3710      	adds	r7, #16
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}

08006cb0 <netif_remove>:
 *
 * @param netif the network interface to remove
 */
void
netif_remove(struct netif *netif)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b084      	sub	sp, #16
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
#if LWIP_IPV6
  int i;
#endif

  if (netif == NULL) {
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d044      	beq.n	8006d48 <netif_remove+0x98>
    return;
  }

#if LWIP_IPV4
  if (!ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	3304      	adds	r3, #4
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00b      	beq.n	8006ce0 <netif_remove+0x30>
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), NULL);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	3304      	adds	r3, #4
 8006ccc:	2100      	movs	r1, #0
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f002 f926 	bl	8008f20 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), NULL);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	3304      	adds	r3, #4
 8006cd8:	2100      	movs	r1, #0
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f005 ff58 	bl	800cb90 <udp_netif_ip_addr_changed>
#if LWIP_IPV6_MLD
  /* stop MLD processing */
  mld6_stop(netif);
#endif /* LWIP_IPV6_MLD */
#endif /* LWIP_IPV6 */
  if (netif_is_up(netif)) {
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006ce6:	f003 0301 	and.w	r3, r3, #1
 8006cea:	b2db      	uxtb	r3, r3
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d002      	beq.n	8006cf6 <netif_remove+0x46>
    /* set netif down before removing (call callback function) */
    netif_set_down(netif);
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f000 f8e1 	bl	8006eb8 <netif_set_down>
  }

  mib2_remove_ip4(netif);

  /* this netif is default? */
  if (netif_default == netif) {
 8006cf6:	4b16      	ldr	r3, [pc, #88]	@ (8006d50 <netif_remove+0xa0>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	687a      	ldr	r2, [r7, #4]
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d102      	bne.n	8006d06 <netif_remove+0x56>
    /* reset default netif */
    netif_set_default(NULL);
 8006d00:	2000      	movs	r0, #0
 8006d02:	f000 f887 	bl	8006e14 <netif_set_default>
  }
  /*  is it the first netif? */
  if (netif_list == netif) {
 8006d06:	4b13      	ldr	r3, [pc, #76]	@ (8006d54 <netif_remove+0xa4>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	687a      	ldr	r2, [r7, #4]
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d104      	bne.n	8006d1a <netif_remove+0x6a>
    netif_list = netif->next;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a0f      	ldr	r2, [pc, #60]	@ (8006d54 <netif_remove+0xa4>)
 8006d16:	6013      	str	r3, [r2, #0]
 8006d18:	e017      	b.n	8006d4a <netif_remove+0x9a>
  } else {
    /*  look for netif further down the list */
    struct netif * tmp_netif;
    for (tmp_netif = netif_list; tmp_netif != NULL; tmp_netif = tmp_netif->next) {
 8006d1a:	4b0e      	ldr	r3, [pc, #56]	@ (8006d54 <netif_remove+0xa4>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	60fb      	str	r3, [r7, #12]
 8006d20:	e00c      	b.n	8006d3c <netif_remove+0x8c>
      if (tmp_netif->next == netif) {
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d104      	bne.n	8006d36 <netif_remove+0x86>
        tmp_netif->next = netif->next;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	601a      	str	r2, [r3, #0]
        break;
 8006d34:	e005      	b.n	8006d42 <netif_remove+0x92>
    for (tmp_netif = netif_list; tmp_netif != NULL; tmp_netif = tmp_netif->next) {
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	60fb      	str	r3, [r7, #12]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d1ef      	bne.n	8006d22 <netif_remove+0x72>
      }
    }
    if (tmp_netif == NULL) {
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	e000      	b.n	8006d4a <netif_remove+0x9a>
    return;
 8006d48:	bf00      	nop
  if (netif->remove_callback) {
    netif->remove_callback(netif);
  }
#endif /* LWIP_NETIF_REMOVE_CALLBACK */
  LWIP_DEBUGF( NETIF_DEBUG, ("netif_remove: removed netif\n") );
}
 8006d4a:	3710      	adds	r7, #16
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}
 8006d50:	20008198 	.word	0x20008198
 8006d54:	20008194 	.word	0x20008194

08006d58 <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b084      	sub	sp, #16
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d003      	beq.n	8006d70 <netif_set_ipaddr+0x18>
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	60fb      	str	r3, [r7, #12]
 8006d6e:	e002      	b.n	8006d76 <netif_set_ipaddr+0x1e>
 8006d70:	4b14      	ldr	r3, [pc, #80]	@ (8006dc4 <netif_set_ipaddr+0x6c>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 8006d76:	68fa      	ldr	r2, [r7, #12]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	3304      	adds	r3, #4
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d01c      	beq.n	8006dbc <netif_set_ipaddr+0x64>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	3304      	adds	r3, #4
 8006d86:	f107 020c 	add.w	r2, r7, #12
 8006d8a:	4611      	mov	r1, r2
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f002 f8c7 	bl	8008f20 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	3304      	adds	r3, #4
 8006d96:	f107 020c 	add.w	r2, r7, #12
 8006d9a:	4611      	mov	r1, r2
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	f005 fef7 	bl	800cb90 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d002      	beq.n	8006dae <netif_set_ipaddr+0x56>
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	e000      	b.n	8006db0 <netif_set_ipaddr+0x58>
 8006dae:	2300      	movs	r3, #0
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8006db4:	2101      	movs	r1, #1
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 f85d 	bl	8006e76 <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 8006dbc:	bf00      	nop
 8006dbe:	3710      	adds	r7, #16
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}
 8006dc4:	08011c74 	.word	0x08011c74

08006dc8 <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b083      	sub	sp, #12
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d002      	beq.n	8006dde <netif_set_gw+0x16>
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	e000      	b.n	8006de0 <netif_set_gw+0x18>
 8006dde:	2300      	movs	r3, #0
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 8006de4:	bf00      	nop
 8006de6:	370c      	adds	r7, #12
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bc80      	pop	{r7}
 8006dec:	4770      	bx	lr

08006dee <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 8006dee:	b480      	push	{r7}
 8006df0:	b083      	sub	sp, #12
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
 8006df6:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d002      	beq.n	8006e04 <netif_set_netmask+0x16>
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	e000      	b.n	8006e06 <netif_set_netmask+0x18>
 8006e04:	2300      	movs	r3, #0
 8006e06:	687a      	ldr	r2, [r7, #4]
 8006e08:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 8006e0a:	bf00      	nop
 8006e0c:	370c      	adds	r7, #12
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bc80      	pop	{r7}
 8006e12:	4770      	bx	lr

08006e14 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b083      	sub	sp, #12
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8006e1c:	4a03      	ldr	r2, [pc, #12]	@ (8006e2c <netif_set_default+0x18>)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8006e22:	bf00      	nop
 8006e24:	370c      	adds	r7, #12
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bc80      	pop	{r7}
 8006e2a:	4770      	bx	lr
 8006e2c:	20008198 	.word	0x20008198

08006e30 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b082      	sub	sp, #8
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006e3e:	f003 0301 	and.w	r3, r3, #1
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d113      	bne.n	8006e6e <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006e4c:	f043 0301 	orr.w	r3, r3, #1
 8006e50:	b2da      	uxtb	r2, r3
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006e5e:	f003 0304 	and.w	r3, r3, #4
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d003      	beq.n	8006e6e <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 8006e66:	2103      	movs	r1, #3
 8006e68:	6878      	ldr	r0, [r7, #4]
 8006e6a:	f000 f804 	bl	8006e76 <netif_issue_reports>
    }
  }
}
 8006e6e:	bf00      	nop
 8006e70:	3708      	adds	r7, #8
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}

08006e76 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 8006e76:	b580      	push	{r7, lr}
 8006e78:	b082      	sub	sp, #8
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	6078      	str	r0, [r7, #4]
 8006e7e:	460b      	mov	r3, r1
 8006e80:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8006e82:	78fb      	ldrb	r3, [r7, #3]
 8006e84:	f003 0301 	and.w	r3, r3, #1
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d011      	beq.n	8006eb0 <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	3304      	adds	r3, #4
 8006e90:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d00c      	beq.n	8006eb0 <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006e9c:	f003 0308 	and.w	r3, r3, #8
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d005      	beq.n	8006eb0 <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	3304      	adds	r3, #4
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f006 fda2 	bl	800d9f4 <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 8006eb0:	bf00      	nop
 8006eb2:	3708      	adds	r7, #8
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}

08006eb8 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b082      	sub	sp, #8
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006ec6:	f003 0301 	and.w	r3, r3, #1
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d012      	beq.n	8006ef4 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006ed4:	f023 0301 	bic.w	r3, r3, #1
 8006ed8:	b2da      	uxtb	r2, r3
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006ee6:	f003 0308 	and.w	r3, r3, #8
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d002      	beq.n	8006ef4 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f006 f946 	bl	800d180 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8006ef4:	bf00      	nop
 8006ef6:	3708      	adds	r7, #8
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b082      	sub	sp, #8
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006f0a:	f003 0304 	and.w	r3, r3, #4
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d11b      	bne.n	8006f4a <netif_set_link_up+0x4e>
    netif->flags |= NETIF_FLAG_LINK_UP;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006f18:	f043 0304 	orr.w	r3, r3, #4
 8006f1c:	b2da      	uxtb	r2, r3
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    if (netif->flags & NETIF_FLAG_UP) {
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006f2a:	f003 0301 	and.w	r3, r3, #1
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d003      	beq.n	8006f3a <netif_set_link_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 8006f32:	2103      	movs	r1, #3
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f7ff ff9e 	bl	8006e76 <netif_issue_reports>
    }
    NETIF_LINK_CALLBACK(netif);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	69db      	ldr	r3, [r3, #28]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d003      	beq.n	8006f4a <netif_set_link_up+0x4e>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	69db      	ldr	r3, [r3, #28]
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	4798      	blx	r3
  }
}
 8006f4a:	bf00      	nop
 8006f4c:	3708      	adds	r7, #8
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}

08006f52 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif )
{
 8006f52:	b580      	push	{r7, lr}
 8006f54:	b082      	sub	sp, #8
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006f60:	f003 0304 	and.w	r3, r3, #4
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d010      	beq.n	8006f8a <netif_set_link_down+0x38>
    netif->flags &= ~NETIF_FLAG_LINK_UP;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006f6e:	f023 0304 	bic.w	r3, r3, #4
 8006f72:	b2da      	uxtb	r2, r3
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    NETIF_LINK_CALLBACK(netif);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	69db      	ldr	r3, [r3, #28]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d003      	beq.n	8006f8a <netif_set_link_down+0x38>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	69db      	ldr	r3, [r3, #28]
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	4798      	blx	r3
  }
}
 8006f8a:	bf00      	nop
 8006f8c:	3708      	adds	r7, #8
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8006f92:	b480      	push	{r7}
 8006f94:	b083      	sub	sp, #12
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
 8006f9a:	6039      	str	r1, [r7, #0]
  if (netif) {
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d002      	beq.n	8006fa8 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	683a      	ldr	r2, [r7, #0]
 8006fa6:	61da      	str	r2, [r3, #28]
  }
}
 8006fa8:	bf00      	nop
 8006faa:	370c      	adds	r7, #12
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bc80      	pop	{r7}
 8006fb0:	4770      	bx	lr
	...

08006fb4 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b082      	sub	sp, #8
 8006fb8:	af00      	add	r7, sp, #0
  struct tcp_pcb* pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8006fba:	4b0e      	ldr	r3, [pc, #56]	@ (8006ff4 <pbuf_free_ooseq+0x40>)
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8006fc0:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff8 <pbuf_free_ooseq+0x44>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	607b      	str	r3, [r7, #4]
 8006fc6:	e00f      	b.n	8006fe8 <pbuf_free_ooseq+0x34>
    if (NULL != pcb->ooseq) {
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d008      	beq.n	8006fe2 <pbuf_free_ooseq+0x2e>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_segs_free(pcb->ooseq);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f001 fce0 	bl	800899a <tcp_segs_free>
      pcb->ooseq = NULL;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	671a      	str	r2, [r3, #112]	@ 0x70
      return;
 8006fe0:	e005      	b.n	8006fee <pbuf_free_ooseq+0x3a>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	607b      	str	r3, [r7, #4]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d1ec      	bne.n	8006fc8 <pbuf_free_ooseq+0x14>
    }
  }
}
 8006fee:	3708      	adds	r7, #8
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	2000819d 	.word	0x2000819d
 8006ff8:	200081ac 	.word	0x200081ac

08006ffc <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 8007000:	4b03      	ldr	r3, [pc, #12]	@ (8007010 <pbuf_pool_is_empty+0x14>)
 8007002:	2201      	movs	r2, #1
 8007004:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8007006:	bf00      	nop
 8007008:	46bd      	mov	sp, r7
 800700a:	bc80      	pop	{r7}
 800700c:	4770      	bx	lr
 800700e:	bf00      	nop
 8007010:	2000819d 	.word	0x2000819d

08007014 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b088      	sub	sp, #32
 8007018:	af00      	add	r7, sp, #0
 800701a:	4603      	mov	r3, r0
 800701c:	71fb      	strb	r3, [r7, #7]
 800701e:	460b      	mov	r3, r1
 8007020:	80bb      	strh	r3, [r7, #4]
 8007022:	4613      	mov	r3, r2
 8007024:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 8007026:	79fb      	ldrb	r3, [r7, #7]
 8007028:	2b04      	cmp	r3, #4
 800702a:	d81c      	bhi.n	8007066 <pbuf_alloc+0x52>
 800702c:	a201      	add	r2, pc, #4	@ (adr r2, 8007034 <pbuf_alloc+0x20>)
 800702e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007032:	bf00      	nop
 8007034:	08007049 	.word	0x08007049
 8007038:	0800704f 	.word	0x0800704f
 800703c:	08007055 	.word	0x08007055
 8007040:	0800705b 	.word	0x0800705b
 8007044:	08007061 	.word	0x08007061
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8007048:	2336      	movs	r3, #54	@ 0x36
 800704a:	82fb      	strh	r3, [r7, #22]
    break;
 800704c:	e014      	b.n	8007078 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800704e:	2322      	movs	r3, #34	@ 0x22
 8007050:	82fb      	strh	r3, [r7, #22]
    break;
 8007052:	e011      	b.n	8007078 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 8007054:	230e      	movs	r3, #14
 8007056:	82fb      	strh	r3, [r7, #22]
    break;
 8007058:	e00e      	b.n	8007078 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800705a:	2300      	movs	r3, #0
 800705c:	82fb      	strh	r3, [r7, #22]
    break;
 800705e:	e00b      	b.n	8007078 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 8007060:	2300      	movs	r3, #0
 8007062:	82fb      	strh	r3, [r7, #22]
    break;
 8007064:	e008      	b.n	8007078 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 8007066:	4ba1      	ldr	r3, [pc, #644]	@ (80072ec <pbuf_alloc+0x2d8>)
 8007068:	f44f 728b 	mov.w	r2, #278	@ 0x116
 800706c:	49a0      	ldr	r1, [pc, #640]	@ (80072f0 <pbuf_alloc+0x2dc>)
 800706e:	48a1      	ldr	r0, [pc, #644]	@ (80072f4 <pbuf_alloc+0x2e0>)
 8007070:	f008 f886 	bl	800f180 <iprintf>
    return NULL;
 8007074:	2300      	movs	r3, #0
 8007076:	e15c      	b.n	8007332 <pbuf_alloc+0x31e>
  }

  switch (type) {
 8007078:	79bb      	ldrb	r3, [r7, #6]
 800707a:	2b03      	cmp	r3, #3
 800707c:	d00d      	beq.n	800709a <pbuf_alloc+0x86>
 800707e:	2b03      	cmp	r3, #3
 8007080:	f300 8146 	bgt.w	8007310 <pbuf_alloc+0x2fc>
 8007084:	2b00      	cmp	r3, #0
 8007086:	f000 80d0 	beq.w	800722a <pbuf_alloc+0x216>
 800708a:	2b00      	cmp	r3, #0
 800708c:	f2c0 8140 	blt.w	8007310 <pbuf_alloc+0x2fc>
 8007090:	3b01      	subs	r3, #1
 8007092:	2b01      	cmp	r3, #1
 8007094:	f200 813c 	bhi.w	8007310 <pbuf_alloc+0x2fc>
 8007098:	e10d      	b.n	80072b6 <pbuf_alloc+0x2a2>
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800709a:	2008      	movs	r0, #8
 800709c:	f7ff fd08 	bl	8006ab0 <memp_malloc>
 80070a0:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 80070a2:	69fb      	ldr	r3, [r7, #28]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d103      	bne.n	80070b0 <pbuf_alloc+0x9c>
      PBUF_POOL_IS_EMPTY();
 80070a8:	f7ff ffa8 	bl	8006ffc <pbuf_pool_is_empty>
      return NULL;
 80070ac:	2300      	movs	r3, #0
 80070ae:	e140      	b.n	8007332 <pbuf_alloc+0x31e>
    }
    p->type = type;
 80070b0:	69fb      	ldr	r3, [r7, #28]
 80070b2:	79ba      	ldrb	r2, [r7, #6]
 80070b4:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 80070b6:	69fb      	ldr	r3, [r7, #28]
 80070b8:	2200      	movs	r2, #0
 80070ba:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 80070bc:	8afb      	ldrh	r3, [r7, #22]
 80070be:	3310      	adds	r3, #16
 80070c0:	69fa      	ldr	r2, [r7, #28]
 80070c2:	4413      	add	r3, r2
 80070c4:	3303      	adds	r3, #3
 80070c6:	f023 0303 	bic.w	r3, r3, #3
 80070ca:	461a      	mov	r2, r3
 80070cc:	69fb      	ldr	r3, [r7, #28]
 80070ce:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	f003 0303 	and.w	r3, r3, #3
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d006      	beq.n	80070ea <pbuf_alloc+0xd6>
 80070dc:	4b83      	ldr	r3, [pc, #524]	@ (80072ec <pbuf_alloc+0x2d8>)
 80070de:	f44f 7294 	mov.w	r2, #296	@ 0x128
 80070e2:	4985      	ldr	r1, [pc, #532]	@ (80072f8 <pbuf_alloc+0x2e4>)
 80070e4:	4883      	ldr	r0, [pc, #524]	@ (80072f4 <pbuf_alloc+0x2e0>)
 80070e6:	f008 f84b 	bl	800f180 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 80070ea:	69fb      	ldr	r3, [r7, #28]
 80070ec:	88ba      	ldrh	r2, [r7, #4]
 80070ee:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 80070f0:	8afb      	ldrh	r3, [r7, #22]
 80070f2:	3303      	adds	r3, #3
 80070f4:	f023 0303 	bic.w	r3, r3, #3
 80070f8:	f5c3 7214 	rsb	r2, r3, #592	@ 0x250
 80070fc:	88bb      	ldrh	r3, [r7, #4]
 80070fe:	4293      	cmp	r3, r2
 8007100:	bf28      	it	cs
 8007102:	4613      	movcs	r3, r2
 8007104:	b29a      	uxth	r2, r3
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800710a:	69fb      	ldr	r3, [r7, #28]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	69fa      	ldr	r2, [r7, #28]
 8007110:	8952      	ldrh	r2, [r2, #10]
 8007112:	441a      	add	r2, r3
 8007114:	69fb      	ldr	r3, [r7, #28]
 8007116:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800711a:	429a      	cmp	r2, r3
 800711c:	d906      	bls.n	800712c <pbuf_alloc+0x118>
 800711e:	4b73      	ldr	r3, [pc, #460]	@ (80072ec <pbuf_alloc+0x2d8>)
 8007120:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 8007124:	4975      	ldr	r1, [pc, #468]	@ (80072fc <pbuf_alloc+0x2e8>)
 8007126:	4873      	ldr	r0, [pc, #460]	@ (80072f4 <pbuf_alloc+0x2e0>)
 8007128:	f008 f82a 	bl	800f180 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800712c:	8afb      	ldrh	r3, [r7, #22]
 800712e:	3303      	adds	r3, #3
 8007130:	f023 0303 	bic.w	r3, r3, #3
 8007134:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8007138:	d106      	bne.n	8007148 <pbuf_alloc+0x134>
 800713a:	4b6c      	ldr	r3, [pc, #432]	@ (80072ec <pbuf_alloc+0x2d8>)
 800713c:	f240 1231 	movw	r2, #305	@ 0x131
 8007140:	496f      	ldr	r1, [pc, #444]	@ (8007300 <pbuf_alloc+0x2ec>)
 8007142:	486c      	ldr	r0, [pc, #432]	@ (80072f4 <pbuf_alloc+0x2e0>)
 8007144:	f008 f81c 	bl	800f180 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 8007148:	69fb      	ldr	r3, [r7, #28]
 800714a:	2201      	movs	r2, #1
 800714c:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 800714e:	69fb      	ldr	r3, [r7, #28]
 8007150:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 8007152:	88bb      	ldrh	r3, [r7, #4]
 8007154:	69fa      	ldr	r2, [r7, #28]
 8007156:	8952      	ldrh	r2, [r2, #10]
 8007158:	1a9b      	subs	r3, r3, r2
 800715a:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 800715c:	e061      	b.n	8007222 <pbuf_alloc+0x20e>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800715e:	2008      	movs	r0, #8
 8007160:	f7ff fca6 	bl	8006ab0 <memp_malloc>
 8007164:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d106      	bne.n	800717a <pbuf_alloc+0x166>
        PBUF_POOL_IS_EMPTY();
 800716c:	f7ff ff46 	bl	8006ffc <pbuf_pool_is_empty>
        /* free chain so far allocated */
        pbuf_free(p);
 8007170:	69f8      	ldr	r0, [r7, #28]
 8007172:	f000 fac7 	bl	8007704 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 8007176:	2300      	movs	r3, #0
 8007178:	e0db      	b.n	8007332 <pbuf_alloc+0x31e>
      }
      q->type = type;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	79ba      	ldrb	r2, [r7, #6]
 800717e:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2200      	movs	r2, #0
 8007184:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2200      	movs	r2, #0
 800718a:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 800718c:	69bb      	ldr	r3, [r7, #24]
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007198:	4293      	cmp	r3, r2
 800719a:	dd06      	ble.n	80071aa <pbuf_alloc+0x196>
 800719c:	4b53      	ldr	r3, [pc, #332]	@ (80072ec <pbuf_alloc+0x2d8>)
 800719e:	f44f 72a6 	mov.w	r2, #332	@ 0x14c
 80071a2:	4958      	ldr	r1, [pc, #352]	@ (8007304 <pbuf_alloc+0x2f0>)
 80071a4:	4853      	ldr	r0, [pc, #332]	@ (80072f4 <pbuf_alloc+0x2e0>)
 80071a6:	f007 ffeb 	bl	800f180 <iprintf>
      q->tot_len = (u16_t)rem_len;
 80071aa:	693b      	ldr	r3, [r7, #16]
 80071ac:	b29a      	uxth	r2, r3
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	b29b      	uxth	r3, r3
 80071b6:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 80071ba:	bf28      	it	cs
 80071bc:	f44f 7314 	movcs.w	r3, #592	@ 0x250
 80071c0:	b29a      	uxth	r2, r3
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f103 0210 	add.w	r2, r3, #16
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	685b      	ldr	r3, [r3, #4]
 80071d4:	f003 0303 	and.w	r3, r3, #3
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d006      	beq.n	80071ea <pbuf_alloc+0x1d6>
 80071dc:	4b43      	ldr	r3, [pc, #268]	@ (80072ec <pbuf_alloc+0x2d8>)
 80071de:	f240 1251 	movw	r2, #337	@ 0x151
 80071e2:	4949      	ldr	r1, [pc, #292]	@ (8007308 <pbuf_alloc+0x2f4>)
 80071e4:	4843      	ldr	r0, [pc, #268]	@ (80072f4 <pbuf_alloc+0x2e0>)
 80071e6:	f007 ffcb 	bl	800f180 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 80071ea:	69fb      	ldr	r3, [r7, #28]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	69fa      	ldr	r2, [r7, #28]
 80071f0:	8952      	ldrh	r2, [r2, #10]
 80071f2:	441a      	add	r2, r3
 80071f4:	69fb      	ldr	r3, [r7, #28]
 80071f6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80071fa:	429a      	cmp	r2, r3
 80071fc:	d906      	bls.n	800720c <pbuf_alloc+0x1f8>
 80071fe:	4b3b      	ldr	r3, [pc, #236]	@ (80072ec <pbuf_alloc+0x2d8>)
 8007200:	f240 1253 	movw	r2, #339	@ 0x153
 8007204:	493d      	ldr	r1, [pc, #244]	@ (80072fc <pbuf_alloc+0x2e8>)
 8007206:	483b      	ldr	r0, [pc, #236]	@ (80072f4 <pbuf_alloc+0x2e0>)
 8007208:	f007 ffba 	bl	800f180 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2201      	movs	r2, #1
 8007210:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	895b      	ldrh	r3, [r3, #10]
 8007216:	461a      	mov	r2, r3
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	1a9b      	subs	r3, r3, r2
 800721c:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	2b00      	cmp	r3, #0
 8007226:	dc9a      	bgt.n	800715e <pbuf_alloc+0x14a>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 8007228:	e07c      	b.n	8007324 <pbuf_alloc+0x310>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 800722a:	8afb      	ldrh	r3, [r7, #22]
 800722c:	3313      	adds	r3, #19
 800722e:	b29b      	uxth	r3, r3
 8007230:	f023 0303 	bic.w	r3, r3, #3
 8007234:	b29a      	uxth	r2, r3
 8007236:	88bb      	ldrh	r3, [r7, #4]
 8007238:	3303      	adds	r3, #3
 800723a:	b29b      	uxth	r3, r3
 800723c:	f023 0303 	bic.w	r3, r3, #3
 8007240:	b29b      	uxth	r3, r3
 8007242:	4413      	add	r3, r2
 8007244:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 8007246:	897a      	ldrh	r2, [r7, #10]
 8007248:	88bb      	ldrh	r3, [r7, #4]
 800724a:	3303      	adds	r3, #3
 800724c:	f023 0303 	bic.w	r3, r3, #3
 8007250:	429a      	cmp	r2, r3
 8007252:	d201      	bcs.n	8007258 <pbuf_alloc+0x244>
        return NULL;
 8007254:	2300      	movs	r3, #0
 8007256:	e06c      	b.n	8007332 <pbuf_alloc+0x31e>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 8007258:	897b      	ldrh	r3, [r7, #10]
 800725a:	4618      	mov	r0, r3
 800725c:	f7ff facc 	bl	80067f8 <mem_malloc>
 8007260:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 8007262:	69fb      	ldr	r3, [r7, #28]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d101      	bne.n	800726c <pbuf_alloc+0x258>
      return NULL;
 8007268:	2300      	movs	r3, #0
 800726a:	e062      	b.n	8007332 <pbuf_alloc+0x31e>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800726c:	8afb      	ldrh	r3, [r7, #22]
 800726e:	3310      	adds	r3, #16
 8007270:	69fa      	ldr	r2, [r7, #28]
 8007272:	4413      	add	r3, r2
 8007274:	3303      	adds	r3, #3
 8007276:	f023 0303 	bic.w	r3, r3, #3
 800727a:	461a      	mov	r2, r3
 800727c:	69fb      	ldr	r3, [r7, #28]
 800727e:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 8007280:	69fb      	ldr	r3, [r7, #28]
 8007282:	88ba      	ldrh	r2, [r7, #4]
 8007284:	811a      	strh	r2, [r3, #8]
 8007286:	69fb      	ldr	r3, [r7, #28]
 8007288:	891a      	ldrh	r2, [r3, #8]
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800728e:	69fb      	ldr	r3, [r7, #28]
 8007290:	2200      	movs	r2, #0
 8007292:	601a      	str	r2, [r3, #0]
    p->type = type;
 8007294:	69fb      	ldr	r3, [r7, #28]
 8007296:	79ba      	ldrb	r2, [r7, #6]
 8007298:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800729a:	69fb      	ldr	r3, [r7, #28]
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	f003 0303 	and.w	r3, r3, #3
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d03d      	beq.n	8007322 <pbuf_alloc+0x30e>
 80072a6:	4b11      	ldr	r3, [pc, #68]	@ (80072ec <pbuf_alloc+0x2d8>)
 80072a8:	f44f 72bb 	mov.w	r2, #374	@ 0x176
 80072ac:	4917      	ldr	r1, [pc, #92]	@ (800730c <pbuf_alloc+0x2f8>)
 80072ae:	4811      	ldr	r0, [pc, #68]	@ (80072f4 <pbuf_alloc+0x2e0>)
 80072b0:	f007 ff66 	bl	800f180 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 80072b4:	e035      	b.n	8007322 <pbuf_alloc+0x30e>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80072b6:	2007      	movs	r0, #7
 80072b8:	f7ff fbfa 	bl	8006ab0 <memp_malloc>
 80072bc:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 80072be:	69fb      	ldr	r3, [r7, #28]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d101      	bne.n	80072c8 <pbuf_alloc+0x2b4>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 80072c4:	2300      	movs	r3, #0
 80072c6:	e034      	b.n	8007332 <pbuf_alloc+0x31e>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 80072c8:	69fb      	ldr	r3, [r7, #28]
 80072ca:	2200      	movs	r2, #0
 80072cc:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 80072ce:	69fb      	ldr	r3, [r7, #28]
 80072d0:	88ba      	ldrh	r2, [r7, #4]
 80072d2:	811a      	strh	r2, [r3, #8]
 80072d4:	69fb      	ldr	r3, [r7, #28]
 80072d6:	891a      	ldrh	r2, [r3, #8]
 80072d8:	69fb      	ldr	r3, [r7, #28]
 80072da:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 80072dc:	69fb      	ldr	r3, [r7, #28]
 80072de:	2200      	movs	r2, #0
 80072e0:	601a      	str	r2, [r3, #0]
    p->type = type;
 80072e2:	69fb      	ldr	r3, [r7, #28]
 80072e4:	79ba      	ldrb	r2, [r7, #6]
 80072e6:	731a      	strb	r2, [r3, #12]
    break;
 80072e8:	e01c      	b.n	8007324 <pbuf_alloc+0x310>
 80072ea:	bf00      	nop
 80072ec:	08010264 	.word	0x08010264
 80072f0:	08010294 	.word	0x08010294
 80072f4:	080102b0 	.word	0x080102b0
 80072f8:	080102d8 	.word	0x080102d8
 80072fc:	08010308 	.word	0x08010308
 8007300:	0801033c 	.word	0x0801033c
 8007304:	08010370 	.word	0x08010370
 8007308:	08010384 	.word	0x08010384
 800730c:	080103b4 	.word	0x080103b4
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8007310:	4b0a      	ldr	r3, [pc, #40]	@ (800733c <pbuf_alloc+0x328>)
 8007312:	f44f 72c6 	mov.w	r2, #396	@ 0x18c
 8007316:	490a      	ldr	r1, [pc, #40]	@ (8007340 <pbuf_alloc+0x32c>)
 8007318:	480a      	ldr	r0, [pc, #40]	@ (8007344 <pbuf_alloc+0x330>)
 800731a:	f007 ff31 	bl	800f180 <iprintf>
    return NULL;
 800731e:	2300      	movs	r3, #0
 8007320:	e007      	b.n	8007332 <pbuf_alloc+0x31e>
    break;
 8007322:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 8007324:	69fb      	ldr	r3, [r7, #28]
 8007326:	2201      	movs	r2, #1
 8007328:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 800732a:	69fb      	ldr	r3, [r7, #28]
 800732c:	2200      	movs	r2, #0
 800732e:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8007330:	69fb      	ldr	r3, [r7, #28]
}
 8007332:	4618      	mov	r0, r3
 8007334:	3720      	adds	r7, #32
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}
 800733a:	bf00      	nop
 800733c:	08010264 	.word	0x08010264
 8007340:	080103e0 	.word	0x080103e0
 8007344:	080102b0 	.word	0x080102b0

08007348 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b084      	sub	sp, #16
 800734c:	af00      	add	r7, sp, #0
 800734e:	603b      	str	r3, [r7, #0]
 8007350:	4603      	mov	r3, r0
 8007352:	71fb      	strb	r3, [r7, #7]
 8007354:	460b      	mov	r3, r1
 8007356:	80bb      	strh	r3, [r7, #4]
 8007358:	4613      	mov	r3, r2
 800735a:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 800735c:	79fb      	ldrb	r3, [r7, #7]
 800735e:	2b04      	cmp	r3, #4
 8007360:	d81b      	bhi.n	800739a <pbuf_alloced_custom+0x52>
 8007362:	a201      	add	r2, pc, #4	@ (adr r2, 8007368 <pbuf_alloced_custom+0x20>)
 8007364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007368:	0800737d 	.word	0x0800737d
 800736c:	08007383 	.word	0x08007383
 8007370:	08007389 	.word	0x08007389
 8007374:	0800738f 	.word	0x0800738f
 8007378:	08007395 	.word	0x08007395
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800737c:	2336      	movs	r3, #54	@ 0x36
 800737e:	81fb      	strh	r3, [r7, #14]
    break;
 8007380:	e014      	b.n	80073ac <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 8007382:	2322      	movs	r3, #34	@ 0x22
 8007384:	81fb      	strh	r3, [r7, #14]
    break;
 8007386:	e011      	b.n	80073ac <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 8007388:	230e      	movs	r3, #14
 800738a:	81fb      	strh	r3, [r7, #14]
    break;
 800738c:	e00e      	b.n	80073ac <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800738e:	2300      	movs	r3, #0
 8007390:	81fb      	strh	r3, [r7, #14]
    break;
 8007392:	e00b      	b.n	80073ac <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 8007394:	2300      	movs	r3, #0
 8007396:	81fb      	strh	r3, [r7, #14]
    break;
 8007398:	e008      	b.n	80073ac <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800739a:	4b1d      	ldr	r3, [pc, #116]	@ (8007410 <pbuf_alloced_custom+0xc8>)
 800739c:	f240 12c5 	movw	r2, #453	@ 0x1c5
 80073a0:	491c      	ldr	r1, [pc, #112]	@ (8007414 <pbuf_alloced_custom+0xcc>)
 80073a2:	481d      	ldr	r0, [pc, #116]	@ (8007418 <pbuf_alloced_custom+0xd0>)
 80073a4:	f007 feec 	bl	800f180 <iprintf>
    return NULL;
 80073a8:	2300      	movs	r3, #0
 80073aa:	e02d      	b.n	8007408 <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80073ac:	89fb      	ldrh	r3, [r7, #14]
 80073ae:	3303      	adds	r3, #3
 80073b0:	f023 0203 	bic.w	r2, r3, #3
 80073b4:	88bb      	ldrh	r3, [r7, #4]
 80073b6:	441a      	add	r2, r3
 80073b8:	8bbb      	ldrh	r3, [r7, #28]
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d901      	bls.n	80073c2 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80073be:	2300      	movs	r3, #0
 80073c0:	e022      	b.n	8007408 <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	2200      	movs	r2, #0
 80073c6:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d008      	beq.n	80073e0 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80073ce:	89fb      	ldrh	r3, [r7, #14]
 80073d0:	3303      	adds	r3, #3
 80073d2:	f023 0303 	bic.w	r3, r3, #3
 80073d6:	69ba      	ldr	r2, [r7, #24]
 80073d8:	441a      	add	r2, r3
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	605a      	str	r2, [r3, #4]
 80073de:	e002      	b.n	80073e6 <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	2200      	movs	r2, #0
 80073e4:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	2202      	movs	r2, #2
 80073ea:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	88ba      	ldrh	r2, [r7, #4]
 80073f0:	811a      	strh	r2, [r3, #8]
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	891a      	ldrh	r2, [r3, #8]
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	79ba      	ldrb	r2, [r7, #6]
 80073fe:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	2201      	movs	r2, #1
 8007404:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 8007406:	683b      	ldr	r3, [r7, #0]
}
 8007408:	4618      	mov	r0, r3
 800740a:	3710      	adds	r7, #16
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}
 8007410:	08010264 	.word	0x08010264
 8007414:	080103fc 	.word	0x080103fc
 8007418:	080102b0 	.word	0x080102b0

0800741c <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b086      	sub	sp, #24
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	460b      	mov	r3, r1
 8007426:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d106      	bne.n	800743c <pbuf_realloc+0x20>
 800742e:	4b4b      	ldr	r3, [pc, #300]	@ (800755c <pbuf_realloc+0x140>)
 8007430:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8007434:	494a      	ldr	r1, [pc, #296]	@ (8007560 <pbuf_realloc+0x144>)
 8007436:	484b      	ldr	r0, [pc, #300]	@ (8007564 <pbuf_realloc+0x148>)
 8007438:	f007 fea2 	bl	800f180 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	7b1b      	ldrb	r3, [r3, #12]
 8007440:	2b03      	cmp	r3, #3
 8007442:	d012      	beq.n	800746a <pbuf_realloc+0x4e>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	7b1b      	ldrb	r3, [r3, #12]
 8007448:	2b01      	cmp	r3, #1
 800744a:	d00e      	beq.n	800746a <pbuf_realloc+0x4e>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	7b1b      	ldrb	r3, [r3, #12]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00a      	beq.n	800746a <pbuf_realloc+0x4e>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	7b1b      	ldrb	r3, [r3, #12]
 8007458:	2b02      	cmp	r3, #2
 800745a:	d006      	beq.n	800746a <pbuf_realloc+0x4e>
 800745c:	4b3f      	ldr	r3, [pc, #252]	@ (800755c <pbuf_realloc+0x140>)
 800745e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8007462:	4941      	ldr	r1, [pc, #260]	@ (8007568 <pbuf_realloc+0x14c>)
 8007464:	483f      	ldr	r0, [pc, #252]	@ (8007564 <pbuf_realloc+0x148>)
 8007466:	f007 fe8b 	bl	800f180 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	891b      	ldrh	r3, [r3, #8]
 800746e:	887a      	ldrh	r2, [r7, #2]
 8007470:	429a      	cmp	r2, r3
 8007472:	d26e      	bcs.n	8007552 <pbuf_realloc+0x136>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 8007474:	887b      	ldrh	r3, [r7, #2]
 8007476:	687a      	ldr	r2, [r7, #4]
 8007478:	8912      	ldrh	r2, [r2, #8]
 800747a:	1a9b      	subs	r3, r3, r2
 800747c:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800747e:	887b      	ldrh	r3, [r7, #2]
 8007480:	827b      	strh	r3, [r7, #18]
  q = p;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8007486:	e025      	b.n	80074d4 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	895b      	ldrh	r3, [r3, #10]
 800748c:	8a7a      	ldrh	r2, [r7, #18]
 800748e:	1ad3      	subs	r3, r2, r3
 8007490:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007498:	4293      	cmp	r3, r2
 800749a:	dd06      	ble.n	80074aa <pbuf_realloc+0x8e>
 800749c:	4b2f      	ldr	r3, [pc, #188]	@ (800755c <pbuf_realloc+0x140>)
 800749e:	f240 220b 	movw	r2, #523	@ 0x20b
 80074a2:	4932      	ldr	r1, [pc, #200]	@ (800756c <pbuf_realloc+0x150>)
 80074a4:	482f      	ldr	r0, [pc, #188]	@ (8007564 <pbuf_realloc+0x148>)
 80074a6:	f007 fe6b 	bl	800f180 <iprintf>
    q->tot_len += (u16_t)grow;
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	891a      	ldrh	r2, [r3, #8]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	4413      	add	r3, r2
 80074b4:	b29a      	uxth	r2, r3
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d106      	bne.n	80074d4 <pbuf_realloc+0xb8>
 80074c6:	4b25      	ldr	r3, [pc, #148]	@ (800755c <pbuf_realloc+0x140>)
 80074c8:	f240 220f 	movw	r2, #527	@ 0x20f
 80074cc:	4928      	ldr	r1, [pc, #160]	@ (8007570 <pbuf_realloc+0x154>)
 80074ce:	4825      	ldr	r0, [pc, #148]	@ (8007564 <pbuf_realloc+0x148>)
 80074d0:	f007 fe56 	bl	800f180 <iprintf>
  while (rem_len > q->len) {
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	895b      	ldrh	r3, [r3, #10]
 80074d8:	8a7a      	ldrh	r2, [r7, #18]
 80074da:	429a      	cmp	r2, r3
 80074dc:	d8d4      	bhi.n	8007488 <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	7b1b      	ldrb	r3, [r3, #12]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d121      	bne.n	800752a <pbuf_realloc+0x10e>
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	895b      	ldrh	r3, [r3, #10]
 80074ea:	8a7a      	ldrh	r2, [r7, #18]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d01c      	beq.n	800752a <pbuf_realloc+0x10e>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	7b5b      	ldrb	r3, [r3, #13]
 80074f4:	f003 0302 	and.w	r3, r3, #2
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d116      	bne.n	800752a <pbuf_realloc+0x10e>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	685a      	ldr	r2, [r3, #4]
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	1ad3      	subs	r3, r2, r3
 8007504:	b29a      	uxth	r2, r3
 8007506:	8a7b      	ldrh	r3, [r7, #18]
 8007508:	4413      	add	r3, r2
 800750a:	b29b      	uxth	r3, r3
 800750c:	4619      	mov	r1, r3
 800750e:	6978      	ldr	r0, [r7, #20]
 8007510:	f7ff f896 	bl	8006640 <mem_trim>
 8007514:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d106      	bne.n	800752a <pbuf_realloc+0x10e>
 800751c:	4b0f      	ldr	r3, [pc, #60]	@ (800755c <pbuf_realloc+0x140>)
 800751e:	f240 221d 	movw	r2, #541	@ 0x21d
 8007522:	4914      	ldr	r1, [pc, #80]	@ (8007574 <pbuf_realloc+0x158>)
 8007524:	480f      	ldr	r0, [pc, #60]	@ (8007564 <pbuf_realloc+0x148>)
 8007526:	f007 fe2b 	bl	800f180 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	8a7a      	ldrh	r2, [r7, #18]
 800752e:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8007530:	697b      	ldr	r3, [r7, #20]
 8007532:	895a      	ldrh	r2, [r3, #10]
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d004      	beq.n	800754a <pbuf_realloc+0x12e>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4618      	mov	r0, r3
 8007546:	f000 f8dd 	bl	8007704 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	2200      	movs	r2, #0
 800754e:	601a      	str	r2, [r3, #0]
 8007550:	e000      	b.n	8007554 <pbuf_realloc+0x138>
    return;
 8007552:	bf00      	nop

}
 8007554:	3718      	adds	r7, #24
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
 800755a:	bf00      	nop
 800755c:	08010264 	.word	0x08010264
 8007560:	08010420 	.word	0x08010420
 8007564:	080102b0 	.word	0x080102b0
 8007568:	08010438 	.word	0x08010438
 800756c:	08010454 	.word	0x08010454
 8007570:	08010468 	.word	0x08010468
 8007574:	08010480 	.word	0x08010480

08007578 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b084      	sub	sp, #16
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	460b      	mov	r3, r1
 8007582:	807b      	strh	r3, [r7, #2]
 8007584:	4613      	mov	r3, r2
 8007586:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d106      	bne.n	800759c <pbuf_header_impl+0x24>
 800758e:	4b46      	ldr	r3, [pc, #280]	@ (80076a8 <pbuf_header_impl+0x130>)
 8007590:	f240 223f 	movw	r2, #575	@ 0x23f
 8007594:	4945      	ldr	r1, [pc, #276]	@ (80076ac <pbuf_header_impl+0x134>)
 8007596:	4846      	ldr	r0, [pc, #280]	@ (80076b0 <pbuf_header_impl+0x138>)
 8007598:	f007 fdf2 	bl	800f180 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 800759c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d002      	beq.n	80075aa <pbuf_header_impl+0x32>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d101      	bne.n	80075ae <pbuf_header_impl+0x36>
    return 0;
 80075aa:	2300      	movs	r3, #0
 80075ac:	e078      	b.n	80076a0 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 80075ae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	da10      	bge.n	80075d8 <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 80075b6:	887b      	ldrh	r3, [r7, #2]
 80075b8:	425b      	negs	r3, r3
 80075ba:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	895b      	ldrh	r3, [r3, #10]
 80075c0:	89fa      	ldrh	r2, [r7, #14]
 80075c2:	429a      	cmp	r2, r3
 80075c4:	d90a      	bls.n	80075dc <pbuf_header_impl+0x64>
 80075c6:	4b38      	ldr	r3, [pc, #224]	@ (80076a8 <pbuf_header_impl+0x130>)
 80075c8:	f240 2247 	movw	r2, #583	@ 0x247
 80075cc:	4939      	ldr	r1, [pc, #228]	@ (80076b4 <pbuf_header_impl+0x13c>)
 80075ce:	4838      	ldr	r0, [pc, #224]	@ (80076b0 <pbuf_header_impl+0x138>)
 80075d0:	f007 fdd6 	bl	800f180 <iprintf>
 80075d4:	2301      	movs	r3, #1
 80075d6:	e063      	b.n	80076a0 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 80075d8:	887b      	ldrh	r3, [r7, #2]
 80075da:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	7b1b      	ldrb	r3, [r3, #12]
 80075e0:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 80075e8:	89bb      	ldrh	r3, [r7, #12]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d002      	beq.n	80075f4 <pbuf_header_impl+0x7c>
 80075ee:	89bb      	ldrh	r3, [r7, #12]
 80075f0:	2b03      	cmp	r3, #3
 80075f2:	d112      	bne.n	800761a <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	685a      	ldr	r2, [r3, #4]
 80075f8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80075fc:	425b      	negs	r3, r3
 80075fe:	441a      	add	r2, r3
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	685a      	ldr	r2, [r3, #4]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	3310      	adds	r3, #16
 800760c:	429a      	cmp	r2, r3
 800760e:	d238      	bcs.n	8007682 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	68ba      	ldr	r2, [r7, #8]
 8007614:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 8007616:	2301      	movs	r3, #1
 8007618:	e042      	b.n	80076a0 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 800761a:	89bb      	ldrh	r3, [r7, #12]
 800761c:	2b02      	cmp	r3, #2
 800761e:	d002      	beq.n	8007626 <pbuf_header_impl+0xae>
 8007620:	89bb      	ldrh	r3, [r7, #12]
 8007622:	2b01      	cmp	r3, #1
 8007624:	d124      	bne.n	8007670 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 8007626:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800762a:	2b00      	cmp	r3, #0
 800762c:	da0d      	bge.n	800764a <pbuf_header_impl+0xd2>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	895b      	ldrh	r3, [r3, #10]
 8007632:	89fa      	ldrh	r2, [r7, #14]
 8007634:	429a      	cmp	r2, r3
 8007636:	d808      	bhi.n	800764a <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	685a      	ldr	r2, [r3, #4]
 800763c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007640:	425b      	negs	r3, r3
 8007642:	441a      	add	r2, r3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	605a      	str	r2, [r3, #4]
 8007648:	e011      	b.n	800766e <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 800764a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800764e:	2b00      	cmp	r3, #0
 8007650:	dd0b      	ble.n	800766a <pbuf_header_impl+0xf2>
 8007652:	787b      	ldrb	r3, [r7, #1]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d008      	beq.n	800766a <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	685a      	ldr	r2, [r3, #4]
 800765c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007660:	425b      	negs	r3, r3
 8007662:	441a      	add	r2, r3
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	605a      	str	r2, [r3, #4]
 8007668:	e001      	b.n	800766e <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800766a:	2301      	movs	r3, #1
 800766c:	e018      	b.n	80076a0 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800766e:	e008      	b.n	8007682 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 8007670:	4b0d      	ldr	r3, [pc, #52]	@ (80076a8 <pbuf_header_impl+0x130>)
 8007672:	f240 2277 	movw	r2, #631	@ 0x277
 8007676:	4910      	ldr	r1, [pc, #64]	@ (80076b8 <pbuf_header_impl+0x140>)
 8007678:	480d      	ldr	r0, [pc, #52]	@ (80076b0 <pbuf_header_impl+0x138>)
 800767a:	f007 fd81 	bl	800f180 <iprintf>
    return 1;
 800767e:	2301      	movs	r3, #1
 8007680:	e00e      	b.n	80076a0 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	895a      	ldrh	r2, [r3, #10]
 8007686:	887b      	ldrh	r3, [r7, #2]
 8007688:	4413      	add	r3, r2
 800768a:	b29a      	uxth	r2, r3
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	891a      	ldrh	r2, [r3, #8]
 8007694:	887b      	ldrh	r3, [r7, #2]
 8007696:	4413      	add	r3, r2
 8007698:	b29a      	uxth	r2, r3
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 800769e:	2300      	movs	r3, #0
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3710      	adds	r7, #16
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}
 80076a8:	08010264 	.word	0x08010264
 80076ac:	0801049c 	.word	0x0801049c
 80076b0:	080102b0 	.word	0x080102b0
 80076b4:	080104a8 	.word	0x080104a8
 80076b8:	080104c8 	.word	0x080104c8

080076bc <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b082      	sub	sp, #8
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
 80076c4:	460b      	mov	r3, r1
 80076c6:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 80076c8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80076cc:	2200      	movs	r2, #0
 80076ce:	4619      	mov	r1, r3
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f7ff ff51 	bl	8007578 <pbuf_header_impl>
 80076d6:	4603      	mov	r3, r0
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3708      	adds	r7, #8
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}

080076e0 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	460b      	mov	r3, r1
 80076ea:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 80076ec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80076f0:	2201      	movs	r2, #1
 80076f2:	4619      	mov	r1, r3
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f7ff ff3f 	bl	8007578 <pbuf_header_impl>
 80076fa:	4603      	mov	r3, r0
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	3708      	adds	r7, #8
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}

08007704 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b086      	sub	sp, #24
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d10b      	bne.n	800772a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d106      	bne.n	8007726 <pbuf_free+0x22>
 8007718:	4b3e      	ldr	r3, [pc, #248]	@ (8007814 <pbuf_free+0x110>)
 800771a:	f240 22d2 	movw	r2, #722	@ 0x2d2
 800771e:	493e      	ldr	r1, [pc, #248]	@ (8007818 <pbuf_free+0x114>)
 8007720:	483e      	ldr	r0, [pc, #248]	@ (800781c <pbuf_free+0x118>)
 8007722:	f007 fd2d 	bl	800f180 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8007726:	2300      	movs	r3, #0
 8007728:	e070      	b.n	800780c <pbuf_free+0x108>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	7b1b      	ldrb	r3, [r3, #12]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d012      	beq.n	8007758 <pbuf_free+0x54>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	7b1b      	ldrb	r3, [r3, #12]
 8007736:	2b01      	cmp	r3, #1
 8007738:	d00e      	beq.n	8007758 <pbuf_free+0x54>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	7b1b      	ldrb	r3, [r3, #12]
 800773e:	2b02      	cmp	r3, #2
 8007740:	d00a      	beq.n	8007758 <pbuf_free+0x54>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	7b1b      	ldrb	r3, [r3, #12]
 8007746:	2b03      	cmp	r3, #3
 8007748:	d006      	beq.n	8007758 <pbuf_free+0x54>
 800774a:	4b32      	ldr	r3, [pc, #200]	@ (8007814 <pbuf_free+0x110>)
 800774c:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 8007750:	4933      	ldr	r1, [pc, #204]	@ (8007820 <pbuf_free+0x11c>)
 8007752:	4832      	ldr	r0, [pc, #200]	@ (800781c <pbuf_free+0x118>)
 8007754:	f007 fd14 	bl	800f180 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 8007758:	2300      	movs	r3, #0
 800775a:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800775c:	e052      	b.n	8007804 <pbuf_free+0x100>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	89db      	ldrh	r3, [r3, #14]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d106      	bne.n	8007774 <pbuf_free+0x70>
 8007766:	4b2b      	ldr	r3, [pc, #172]	@ (8007814 <pbuf_free+0x110>)
 8007768:	f240 22eb 	movw	r2, #747	@ 0x2eb
 800776c:	492d      	ldr	r1, [pc, #180]	@ (8007824 <pbuf_free+0x120>)
 800776e:	482b      	ldr	r0, [pc, #172]	@ (800781c <pbuf_free+0x118>)
 8007770:	f007 fd06 	bl	800f180 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	89db      	ldrh	r3, [r3, #14]
 8007778:	3b01      	subs	r3, #1
 800777a:	b29a      	uxth	r2, r3
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	81da      	strh	r2, [r3, #14]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	89db      	ldrh	r3, [r3, #14]
 8007784:	82bb      	strh	r3, [r7, #20]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8007786:	8abb      	ldrh	r3, [r7, #20]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d139      	bne.n	8007800 <pbuf_free+0xfc>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	7b1b      	ldrb	r3, [r3, #12]
 8007796:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	7b5b      	ldrb	r3, [r3, #13]
 800779c:	f003 0302 	and.w	r3, r3, #2
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d011      	beq.n	80077c8 <pbuf_free+0xc4>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	691b      	ldr	r3, [r3, #16]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d106      	bne.n	80077be <pbuf_free+0xba>
 80077b0:	4b18      	ldr	r3, [pc, #96]	@ (8007814 <pbuf_free+0x110>)
 80077b2:	f240 22f9 	movw	r2, #761	@ 0x2f9
 80077b6:	491c      	ldr	r1, [pc, #112]	@ (8007828 <pbuf_free+0x124>)
 80077b8:	4818      	ldr	r0, [pc, #96]	@ (800781c <pbuf_free+0x118>)
 80077ba:	f007 fce1 	bl	800f180 <iprintf>
        pc->custom_free_function(p);
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	691b      	ldr	r3, [r3, #16]
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	4798      	blx	r3
 80077c6:	e015      	b.n	80077f4 <pbuf_free+0xf0>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 80077c8:	89fb      	ldrh	r3, [r7, #14]
 80077ca:	2b03      	cmp	r3, #3
 80077cc:	d104      	bne.n	80077d8 <pbuf_free+0xd4>
          memp_free(MEMP_PBUF_POOL, p);
 80077ce:	6879      	ldr	r1, [r7, #4]
 80077d0:	2008      	movs	r0, #8
 80077d2:	f7ff f9b9 	bl	8006b48 <memp_free>
 80077d6:	e00d      	b.n	80077f4 <pbuf_free+0xf0>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 80077d8:	89fb      	ldrh	r3, [r7, #14]
 80077da:	2b01      	cmp	r3, #1
 80077dc:	d002      	beq.n	80077e4 <pbuf_free+0xe0>
 80077de:	89fb      	ldrh	r3, [r7, #14]
 80077e0:	2b02      	cmp	r3, #2
 80077e2:	d104      	bne.n	80077ee <pbuf_free+0xea>
          memp_free(MEMP_PBUF, p);
 80077e4:	6879      	ldr	r1, [r7, #4]
 80077e6:	2007      	movs	r0, #7
 80077e8:	f7ff f9ae 	bl	8006b48 <memp_free>
 80077ec:	e002      	b.n	80077f4 <pbuf_free+0xf0>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f7fe fec4 	bl	800657c <mem_free>
        }
      }
      count++;
 80077f4:	7dfb      	ldrb	r3, [r7, #23]
 80077f6:	3301      	adds	r3, #1
 80077f8:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	607b      	str	r3, [r7, #4]
 80077fe:	e001      	b.n	8007804 <pbuf_free+0x100>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 8007800:	2300      	movs	r3, #0
 8007802:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d1a9      	bne.n	800775e <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800780a:	7dfb      	ldrb	r3, [r7, #23]
}
 800780c:	4618      	mov	r0, r3
 800780e:	3718      	adds	r7, #24
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}
 8007814:	08010264 	.word	0x08010264
 8007818:	0801049c 	.word	0x0801049c
 800781c:	080102b0 	.word	0x080102b0
 8007820:	080104d8 	.word	0x080104d8
 8007824:	080104f0 	.word	0x080104f0
 8007828:	08010508 	.word	0x08010508

0800782c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800782c:	b480      	push	{r7}
 800782e:	b085      	sub	sp, #20
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8007834:	2300      	movs	r3, #0
 8007836:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8007838:	e005      	b.n	8007846 <pbuf_clen+0x1a>
    ++len;
 800783a:	89fb      	ldrh	r3, [r7, #14]
 800783c:	3301      	adds	r3, #1
 800783e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d1f6      	bne.n	800783a <pbuf_clen+0xe>
  }
  return len;
 800784c:	89fb      	ldrh	r3, [r7, #14]
}
 800784e:	4618      	mov	r0, r3
 8007850:	3714      	adds	r7, #20
 8007852:	46bd      	mov	sp, r7
 8007854:	bc80      	pop	{r7}
 8007856:	4770      	bx	lr

08007858 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b082      	sub	sp, #8
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d010      	beq.n	8007888 <pbuf_ref+0x30>
    SYS_ARCH_INC(p->ref, 1);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	89db      	ldrh	r3, [r3, #14]
 800786a:	3301      	adds	r3, #1
 800786c:	b29a      	uxth	r2, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	81da      	strh	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	89db      	ldrh	r3, [r3, #14]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d106      	bne.n	8007888 <pbuf_ref+0x30>
 800787a:	4b05      	ldr	r3, [pc, #20]	@ (8007890 <pbuf_ref+0x38>)
 800787c:	f240 3239 	movw	r2, #825	@ 0x339
 8007880:	4904      	ldr	r1, [pc, #16]	@ (8007894 <pbuf_ref+0x3c>)
 8007882:	4805      	ldr	r0, [pc, #20]	@ (8007898 <pbuf_ref+0x40>)
 8007884:	f007 fc7c 	bl	800f180 <iprintf>
  }
}
 8007888:	bf00      	nop
 800788a:	3708      	adds	r7, #8
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}
 8007890:	08010264 	.word	0x08010264
 8007894:	0801052c 	.word	0x0801052c
 8007898:	080102b0 	.word	0x080102b0

0800789c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b084      	sub	sp, #16
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d002      	beq.n	80078b2 <pbuf_cat+0x16>
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d107      	bne.n	80078c2 <pbuf_cat+0x26>
 80078b2:	4b20      	ldr	r3, [pc, #128]	@ (8007934 <pbuf_cat+0x98>)
 80078b4:	f44f 7253 	mov.w	r2, #844	@ 0x34c
 80078b8:	491f      	ldr	r1, [pc, #124]	@ (8007938 <pbuf_cat+0x9c>)
 80078ba:	4820      	ldr	r0, [pc, #128]	@ (800793c <pbuf_cat+0xa0>)
 80078bc:	f007 fc60 	bl	800f180 <iprintf>
 80078c0:	e034      	b.n	800792c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	60fb      	str	r3, [r7, #12]
 80078c6:	e00a      	b.n	80078de <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	891a      	ldrh	r2, [r3, #8]
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	891b      	ldrh	r3, [r3, #8]
 80078d0:	4413      	add	r3, r2
 80078d2:	b29a      	uxth	r2, r3
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	60fb      	str	r3, [r7, #12]
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1f0      	bne.n	80078c8 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	891a      	ldrh	r2, [r3, #8]
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	895b      	ldrh	r3, [r3, #10]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d006      	beq.n	8007900 <pbuf_cat+0x64>
 80078f2:	4b10      	ldr	r3, [pc, #64]	@ (8007934 <pbuf_cat+0x98>)
 80078f4:	f240 3255 	movw	r2, #853	@ 0x355
 80078f8:	4911      	ldr	r1, [pc, #68]	@ (8007940 <pbuf_cat+0xa4>)
 80078fa:	4810      	ldr	r0, [pc, #64]	@ (800793c <pbuf_cat+0xa0>)
 80078fc:	f007 fc40 	bl	800f180 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d006      	beq.n	8007916 <pbuf_cat+0x7a>
 8007908:	4b0a      	ldr	r3, [pc, #40]	@ (8007934 <pbuf_cat+0x98>)
 800790a:	f240 3256 	movw	r2, #854	@ 0x356
 800790e:	490d      	ldr	r1, [pc, #52]	@ (8007944 <pbuf_cat+0xa8>)
 8007910:	480a      	ldr	r0, [pc, #40]	@ (800793c <pbuf_cat+0xa0>)
 8007912:	f007 fc35 	bl	800f180 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	891a      	ldrh	r2, [r3, #8]
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	891b      	ldrh	r3, [r3, #8]
 800791e:	4413      	add	r3, r2
 8007920:	b29a      	uxth	r2, r3
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	683a      	ldr	r2, [r7, #0]
 800792a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800792c:	3710      	adds	r7, #16
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}
 8007932:	bf00      	nop
 8007934:	08010264 	.word	0x08010264
 8007938:	08010540 	.word	0x08010540
 800793c:	080102b0 	.word	0x080102b0
 8007940:	08010578 	.word	0x08010578
 8007944:	080105a8 	.word	0x080105a8

08007948 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b082      	sub	sp, #8
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8007952:	6839      	ldr	r1, [r7, #0]
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f7ff ffa1 	bl	800789c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800795a:	6838      	ldr	r0, [r7, #0]
 800795c:	f7ff ff7c 	bl	8007858 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8007960:	bf00      	nop
 8007962:	3708      	adds	r7, #8
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 8007972:	2300      	movs	r3, #0
 8007974:	81fb      	strh	r3, [r7, #14]
 8007976:	2300      	movs	r3, #0
 8007978:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d008      	beq.n	8007992 <pbuf_copy+0x2a>
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d005      	beq.n	8007992 <pbuf_copy+0x2a>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	891a      	ldrh	r2, [r3, #8]
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	891b      	ldrh	r3, [r3, #8]
 800798e:	429a      	cmp	r2, r3
 8007990:	d209      	bcs.n	80079a6 <pbuf_copy+0x3e>
 8007992:	4b54      	ldr	r3, [pc, #336]	@ (8007ae4 <pbuf_copy+0x17c>)
 8007994:	f44f 726f 	mov.w	r2, #956	@ 0x3bc
 8007998:	4953      	ldr	r1, [pc, #332]	@ (8007ae8 <pbuf_copy+0x180>)
 800799a:	4854      	ldr	r0, [pc, #336]	@ (8007aec <pbuf_copy+0x184>)
 800799c:	f007 fbf0 	bl	800f180 <iprintf>
 80079a0:	f06f 030f 	mvn.w	r3, #15
 80079a4:	e099      	b.n	8007ada <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	895b      	ldrh	r3, [r3, #10]
 80079aa:	461a      	mov	r2, r3
 80079ac:	89fb      	ldrh	r3, [r7, #14]
 80079ae:	1ad2      	subs	r2, r2, r3
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	895b      	ldrh	r3, [r3, #10]
 80079b4:	4619      	mov	r1, r3
 80079b6:	89bb      	ldrh	r3, [r7, #12]
 80079b8:	1acb      	subs	r3, r1, r3
 80079ba:	429a      	cmp	r2, r3
 80079bc:	db05      	blt.n	80079ca <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	895a      	ldrh	r2, [r3, #10]
 80079c2:	89bb      	ldrh	r3, [r7, #12]
 80079c4:	1ad3      	subs	r3, r2, r3
 80079c6:	817b      	strh	r3, [r7, #10]
 80079c8:	e004      	b.n	80079d4 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	895a      	ldrh	r2, [r3, #10]
 80079ce:	89fb      	ldrh	r3, [r7, #14]
 80079d0:	1ad3      	subs	r3, r2, r3
 80079d2:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	685a      	ldr	r2, [r3, #4]
 80079d8:	89fb      	ldrh	r3, [r7, #14]
 80079da:	18d0      	adds	r0, r2, r3
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	685a      	ldr	r2, [r3, #4]
 80079e0:	89bb      	ldrh	r3, [r7, #12]
 80079e2:	4413      	add	r3, r2
 80079e4:	897a      	ldrh	r2, [r7, #10]
 80079e6:	4619      	mov	r1, r3
 80079e8:	f007 fca5 	bl	800f336 <memcpy>
    offset_to += len;
 80079ec:	89fa      	ldrh	r2, [r7, #14]
 80079ee:	897b      	ldrh	r3, [r7, #10]
 80079f0:	4413      	add	r3, r2
 80079f2:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 80079f4:	89ba      	ldrh	r2, [r7, #12]
 80079f6:	897b      	ldrh	r3, [r7, #10]
 80079f8:	4413      	add	r3, r2
 80079fa:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	895b      	ldrh	r3, [r3, #10]
 8007a00:	89fa      	ldrh	r2, [r7, #14]
 8007a02:	429a      	cmp	r2, r3
 8007a04:	d906      	bls.n	8007a14 <pbuf_copy+0xac>
 8007a06:	4b37      	ldr	r3, [pc, #220]	@ (8007ae4 <pbuf_copy+0x17c>)
 8007a08:	f240 32cd 	movw	r2, #973	@ 0x3cd
 8007a0c:	4938      	ldr	r1, [pc, #224]	@ (8007af0 <pbuf_copy+0x188>)
 8007a0e:	4837      	ldr	r0, [pc, #220]	@ (8007aec <pbuf_copy+0x184>)
 8007a10:	f007 fbb6 	bl	800f180 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	895b      	ldrh	r3, [r3, #10]
 8007a18:	89ba      	ldrh	r2, [r7, #12]
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d906      	bls.n	8007a2c <pbuf_copy+0xc4>
 8007a1e:	4b31      	ldr	r3, [pc, #196]	@ (8007ae4 <pbuf_copy+0x17c>)
 8007a20:	f240 32ce 	movw	r2, #974	@ 0x3ce
 8007a24:	4933      	ldr	r1, [pc, #204]	@ (8007af4 <pbuf_copy+0x18c>)
 8007a26:	4831      	ldr	r0, [pc, #196]	@ (8007aec <pbuf_copy+0x184>)
 8007a28:	f007 fbaa 	bl	800f180 <iprintf>
    if (offset_from >= p_from->len) {
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	895b      	ldrh	r3, [r3, #10]
 8007a30:	89ba      	ldrh	r2, [r7, #12]
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d304      	bcc.n	8007a40 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 8007a36:	2300      	movs	r3, #0
 8007a38:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	895b      	ldrh	r3, [r3, #10]
 8007a44:	89fa      	ldrh	r2, [r7, #14]
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d114      	bne.n	8007a74 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d10c      	bne.n	8007a74 <pbuf_copy+0x10c>
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d009      	beq.n	8007a74 <pbuf_copy+0x10c>
 8007a60:	4b20      	ldr	r3, [pc, #128]	@ (8007ae4 <pbuf_copy+0x17c>)
 8007a62:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8007a66:	4924      	ldr	r1, [pc, #144]	@ (8007af8 <pbuf_copy+0x190>)
 8007a68:	4820      	ldr	r0, [pc, #128]	@ (8007aec <pbuf_copy+0x184>)
 8007a6a:	f007 fb89 	bl	800f180 <iprintf>
 8007a6e:	f06f 030f 	mvn.w	r3, #15
 8007a72:	e032      	b.n	8007ada <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d013      	beq.n	8007aa2 <pbuf_copy+0x13a>
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	895a      	ldrh	r2, [r3, #10]
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	891b      	ldrh	r3, [r3, #8]
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d10d      	bne.n	8007aa2 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d009      	beq.n	8007aa2 <pbuf_copy+0x13a>
 8007a8e:	4b15      	ldr	r3, [pc, #84]	@ (8007ae4 <pbuf_copy+0x17c>)
 8007a90:	f240 32dd 	movw	r2, #989	@ 0x3dd
 8007a94:	4919      	ldr	r1, [pc, #100]	@ (8007afc <pbuf_copy+0x194>)
 8007a96:	4815      	ldr	r0, [pc, #84]	@ (8007aec <pbuf_copy+0x184>)
 8007a98:	f007 fb72 	bl	800f180 <iprintf>
 8007a9c:	f06f 0305 	mvn.w	r3, #5
 8007aa0:	e01b      	b.n	8007ada <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d013      	beq.n	8007ad0 <pbuf_copy+0x168>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	895a      	ldrh	r2, [r3, #10]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	891b      	ldrh	r3, [r3, #8]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d10d      	bne.n	8007ad0 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d009      	beq.n	8007ad0 <pbuf_copy+0x168>
 8007abc:	4b09      	ldr	r3, [pc, #36]	@ (8007ae4 <pbuf_copy+0x17c>)
 8007abe:	f240 32e2 	movw	r2, #994	@ 0x3e2
 8007ac2:	490e      	ldr	r1, [pc, #56]	@ (8007afc <pbuf_copy+0x194>)
 8007ac4:	4809      	ldr	r0, [pc, #36]	@ (8007aec <pbuf_copy+0x184>)
 8007ac6:	f007 fb5b 	bl	800f180 <iprintf>
 8007aca:	f06f 0305 	mvn.w	r3, #5
 8007ace:	e004      	b.n	8007ada <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	f47f af67 	bne.w	80079a6 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8007ad8:	2300      	movs	r3, #0
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3710      	adds	r7, #16
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}
 8007ae2:	bf00      	nop
 8007ae4:	08010264 	.word	0x08010264
 8007ae8:	080105f4 	.word	0x080105f4
 8007aec:	080102b0 	.word	0x080102b0
 8007af0:	08010624 	.word	0x08010624
 8007af4:	0801063c 	.word	0x0801063c
 8007af8:	08010658 	.word	0x08010658
 8007afc:	08010668 	.word	0x08010668

08007b00 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b088      	sub	sp, #32
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	60b9      	str	r1, [r7, #8]
 8007b0a:	4611      	mov	r1, r2
 8007b0c:	461a      	mov	r2, r3
 8007b0e:	460b      	mov	r3, r1
 8007b10:	80fb      	strh	r3, [r7, #6]
 8007b12:	4613      	mov	r3, r2
 8007b14:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left;
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8007b16:	2300      	movs	r3, #0
 8007b18:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d108      	bne.n	8007b32 <pbuf_copy_partial+0x32>
 8007b20:	4b30      	ldr	r3, [pc, #192]	@ (8007be4 <pbuf_copy_partial+0xe4>)
 8007b22:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 8007b26:	4930      	ldr	r1, [pc, #192]	@ (8007be8 <pbuf_copy_partial+0xe8>)
 8007b28:	4830      	ldr	r0, [pc, #192]	@ (8007bec <pbuf_copy_partial+0xec>)
 8007b2a:	f007 fb29 	bl	800f180 <iprintf>
 8007b2e:	2300      	movs	r3, #0
 8007b30:	e054      	b.n	8007bdc <pbuf_copy_partial+0xdc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d108      	bne.n	8007b4a <pbuf_copy_partial+0x4a>
 8007b38:	4b2a      	ldr	r3, [pc, #168]	@ (8007be4 <pbuf_copy_partial+0xe4>)
 8007b3a:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8007b3e:	492c      	ldr	r1, [pc, #176]	@ (8007bf0 <pbuf_copy_partial+0xf0>)
 8007b40:	482a      	ldr	r0, [pc, #168]	@ (8007bec <pbuf_copy_partial+0xec>)
 8007b42:	f007 fb1d 	bl	800f180 <iprintf>
 8007b46:	2300      	movs	r3, #0
 8007b48:	e048      	b.n	8007bdc <pbuf_copy_partial+0xdc>

  left = 0;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	837b      	strh	r3, [r7, #26]

  if ((buf == NULL) || (dataptr == NULL)) {
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d002      	beq.n	8007b5a <pbuf_copy_partial+0x5a>
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d101      	bne.n	8007b5e <pbuf_copy_partial+0x5e>
    return 0;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	e03e      	b.n	8007bdc <pbuf_copy_partial+0xdc>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	61fb      	str	r3, [r7, #28]
 8007b62:	e034      	b.n	8007bce <pbuf_copy_partial+0xce>
    if ((offset != 0) && (offset >= p->len)) {
 8007b64:	88bb      	ldrh	r3, [r7, #4]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d00a      	beq.n	8007b80 <pbuf_copy_partial+0x80>
 8007b6a:	69fb      	ldr	r3, [r7, #28]
 8007b6c:	895b      	ldrh	r3, [r3, #10]
 8007b6e:	88ba      	ldrh	r2, [r7, #4]
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d305      	bcc.n	8007b80 <pbuf_copy_partial+0x80>
      /* don't copy from this buffer -> on to the next */
      offset -= p->len;
 8007b74:	69fb      	ldr	r3, [r7, #28]
 8007b76:	895b      	ldrh	r3, [r3, #10]
 8007b78:	88ba      	ldrh	r2, [r7, #4]
 8007b7a:	1ad3      	subs	r3, r2, r3
 8007b7c:	80bb      	strh	r3, [r7, #4]
 8007b7e:	e023      	b.n	8007bc8 <pbuf_copy_partial+0xc8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = p->len - offset;
 8007b80:	69fb      	ldr	r3, [r7, #28]
 8007b82:	895a      	ldrh	r2, [r3, #10]
 8007b84:	88bb      	ldrh	r3, [r7, #4]
 8007b86:	1ad3      	subs	r3, r2, r3
 8007b88:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8007b8a:	8b3a      	ldrh	r2, [r7, #24]
 8007b8c:	88fb      	ldrh	r3, [r7, #6]
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	d901      	bls.n	8007b96 <pbuf_copy_partial+0x96>
        buf_copy_len = len;
 8007b92:	88fb      	ldrh	r3, [r7, #6]
 8007b94:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 8007b96:	8b7b      	ldrh	r3, [r7, #26]
 8007b98:	68ba      	ldr	r2, [r7, #8]
 8007b9a:	18d0      	adds	r0, r2, r3
 8007b9c:	69fb      	ldr	r3, [r7, #28]
 8007b9e:	685a      	ldr	r2, [r3, #4]
 8007ba0:	88bb      	ldrh	r3, [r7, #4]
 8007ba2:	4413      	add	r3, r2
 8007ba4:	8b3a      	ldrh	r2, [r7, #24]
 8007ba6:	4619      	mov	r1, r3
 8007ba8:	f007 fbc5 	bl	800f336 <memcpy>
      copied_total += buf_copy_len;
 8007bac:	8afa      	ldrh	r2, [r7, #22]
 8007bae:	8b3b      	ldrh	r3, [r7, #24]
 8007bb0:	4413      	add	r3, r2
 8007bb2:	82fb      	strh	r3, [r7, #22]
      left += buf_copy_len;
 8007bb4:	8b7a      	ldrh	r2, [r7, #26]
 8007bb6:	8b3b      	ldrh	r3, [r7, #24]
 8007bb8:	4413      	add	r3, r2
 8007bba:	837b      	strh	r3, [r7, #26]
      len -= buf_copy_len;
 8007bbc:	88fa      	ldrh	r2, [r7, #6]
 8007bbe:	8b3b      	ldrh	r3, [r7, #24]
 8007bc0:	1ad3      	subs	r3, r2, r3
 8007bc2:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8007bc8:	69fb      	ldr	r3, [r7, #28]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	61fb      	str	r3, [r7, #28]
 8007bce:	88fb      	ldrh	r3, [r7, #6]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d002      	beq.n	8007bda <pbuf_copy_partial+0xda>
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d1c4      	bne.n	8007b64 <pbuf_copy_partial+0x64>
    }
  }
  return copied_total;
 8007bda:	8afb      	ldrh	r3, [r7, #22]
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3720      	adds	r7, #32
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}
 8007be4:	08010264 	.word	0x08010264
 8007be8:	08010694 	.word	0x08010694
 8007bec:	080102b0 	.word	0x080102b0
 8007bf0:	080106b4 	.word	0x080106b4

08007bf4 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 8007bf8:	bf00      	nop
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bc80      	pop	{r7}
 8007bfe:	4770      	bx	lr

08007c00 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8007c04:	f000 fdfc 	bl	8008800 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8007c08:	4b07      	ldr	r3, [pc, #28]	@ (8007c28 <tcp_tmr+0x28>)
 8007c0a:	781b      	ldrb	r3, [r3, #0]
 8007c0c:	3301      	adds	r3, #1
 8007c0e:	b2da      	uxtb	r2, r3
 8007c10:	4b05      	ldr	r3, [pc, #20]	@ (8007c28 <tcp_tmr+0x28>)
 8007c12:	701a      	strb	r2, [r3, #0]
 8007c14:	4b04      	ldr	r3, [pc, #16]	@ (8007c28 <tcp_tmr+0x28>)
 8007c16:	781b      	ldrb	r3, [r3, #0]
 8007c18:	f003 0301 	and.w	r3, r3, #1
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d001      	beq.n	8007c24 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8007c20:	f000 fb2a 	bl	8008278 <tcp_slowtmr>
  }
}
 8007c24:	bf00      	nop
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	200081b5 	.word	0x200081b5

08007c2c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b085      	sub	sp, #20
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	6039      	str	r1, [r7, #0]
   struct tcp_pcb *pcb;
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	60fb      	str	r3, [r7, #12]
 8007c3a:	e00a      	b.n	8007c52 <tcp_remove_listener+0x26>
      if (pcb->listener == lpcb) {
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007c40:	683a      	ldr	r2, [r7, #0]
 8007c42:	429a      	cmp	r2, r3
 8007c44:	d102      	bne.n	8007c4c <tcp_remove_listener+0x20>
         pcb->listener = NULL;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	679a      	str	r2, [r3, #120]	@ 0x78
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	68db      	ldr	r3, [r3, #12]
 8007c50:	60fb      	str	r3, [r7, #12]
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d1f1      	bne.n	8007c3c <tcp_remove_listener+0x10>
      }
   }
}
 8007c58:	bf00      	nop
 8007c5a:	bf00      	nop
 8007c5c:	3714      	adds	r7, #20
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bc80      	pop	{r7}
 8007c62:	4770      	bx	lr

08007c64 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b084      	sub	sp, #16
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d105      	bne.n	8007c7e <tcp_listen_closed+0x1a>
 8007c72:	4b13      	ldr	r3, [pc, #76]	@ (8007cc0 <tcp_listen_closed+0x5c>)
 8007c74:	22c0      	movs	r2, #192	@ 0xc0
 8007c76:	4913      	ldr	r1, [pc, #76]	@ (8007cc4 <tcp_listen_closed+0x60>)
 8007c78:	4813      	ldr	r0, [pc, #76]	@ (8007cc8 <tcp_listen_closed+0x64>)
 8007c7a:	f007 fa81 	bl	800f180 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	7d1b      	ldrb	r3, [r3, #20]
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d005      	beq.n	8007c92 <tcp_listen_closed+0x2e>
 8007c86:	4b0e      	ldr	r3, [pc, #56]	@ (8007cc0 <tcp_listen_closed+0x5c>)
 8007c88:	22c1      	movs	r2, #193	@ 0xc1
 8007c8a:	4910      	ldr	r1, [pc, #64]	@ (8007ccc <tcp_listen_closed+0x68>)
 8007c8c:	480e      	ldr	r0, [pc, #56]	@ (8007cc8 <tcp_listen_closed+0x64>)
 8007c8e:	f007 fa77 	bl	800f180 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8007c92:	2301      	movs	r3, #1
 8007c94:	60fb      	str	r3, [r7, #12]
 8007c96:	e00b      	b.n	8007cb0 <tcp_listen_closed+0x4c>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 8007c98:	4a0d      	ldr	r2, [pc, #52]	@ (8007cd0 <tcp_listen_closed+0x6c>)
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	6879      	ldr	r1, [r7, #4]
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f7ff ffc1 	bl	8007c2c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	3301      	adds	r3, #1
 8007cae:	60fb      	str	r3, [r7, #12]
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2b03      	cmp	r3, #3
 8007cb4:	d9f0      	bls.n	8007c98 <tcp_listen_closed+0x34>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8007cb6:	bf00      	nop
 8007cb8:	bf00      	nop
 8007cba:	3710      	adds	r7, #16
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}
 8007cc0:	080107e8 	.word	0x080107e8
 8007cc4:	08010818 	.word	0x08010818
 8007cc8:	08010824 	.word	0x08010824
 8007ccc:	0801084c 	.word	0x0801084c
 8007cd0:	08011c4c 	.word	0x08011c4c

08007cd4 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8007cd4:	b5b0      	push	{r4, r5, r7, lr}
 8007cd6:	b086      	sub	sp, #24
 8007cd8:	af02      	add	r7, sp, #8
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	460b      	mov	r3, r1
 8007cde:	70fb      	strb	r3, [r7, #3]
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8007ce0:	78fb      	ldrb	r3, [r7, #3]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d075      	beq.n	8007dd2 <tcp_close_shutdown+0xfe>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	7d1b      	ldrb	r3, [r3, #20]
 8007cea:	2b04      	cmp	r3, #4
 8007cec:	d003      	beq.n	8007cf6 <tcp_close_shutdown+0x22>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	7d1b      	ldrb	r3, [r3, #20]
 8007cf2:	2b07      	cmp	r3, #7
 8007cf4:	d16d      	bne.n	8007dd2 <tcp_close_shutdown+0xfe>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d104      	bne.n	8007d08 <tcp_close_shutdown+0x34>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d02:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8007d06:	d064      	beq.n	8007dd2 <tcp_close_shutdown+0xfe>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	7e9b      	ldrb	r3, [r3, #26]
 8007d0c:	f003 0310 	and.w	r3, r3, #16
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d106      	bne.n	8007d22 <tcp_close_shutdown+0x4e>
 8007d14:	4b5b      	ldr	r3, [pc, #364]	@ (8007e84 <tcp_close_shutdown+0x1b0>)
 8007d16:	f240 120f 	movw	r2, #271	@ 0x10f
 8007d1a:	495b      	ldr	r1, [pc, #364]	@ (8007e88 <tcp_close_shutdown+0x1b4>)
 8007d1c:	485b      	ldr	r0, [pc, #364]	@ (8007e8c <tcp_close_shutdown+0x1b8>)
 8007d1e:	f007 fa2f 	bl	800f180 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007d2a:	687c      	ldr	r4, [r7, #4]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	1d1d      	adds	r5, r3, #4
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	8adb      	ldrh	r3, [r3, #22]
 8007d34:	687a      	ldr	r2, [r7, #4]
 8007d36:	8b12      	ldrh	r2, [r2, #24]
 8007d38:	9201      	str	r2, [sp, #4]
 8007d3a:	9300      	str	r3, [sp, #0]
 8007d3c:	462b      	mov	r3, r5
 8007d3e:	4622      	mov	r2, r4
 8007d40:	f004 f85e 	bl	800be00 <tcp_rst>
               pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f000 ffd1 	bl	8008cec <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8007d4a:	4b51      	ldr	r3, [pc, #324]	@ (8007e90 <tcp_close_shutdown+0x1bc>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	687a      	ldr	r2, [r7, #4]
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d105      	bne.n	8007d60 <tcp_close_shutdown+0x8c>
 8007d54:	4b4e      	ldr	r3, [pc, #312]	@ (8007e90 <tcp_close_shutdown+0x1bc>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	68db      	ldr	r3, [r3, #12]
 8007d5a:	4a4d      	ldr	r2, [pc, #308]	@ (8007e90 <tcp_close_shutdown+0x1bc>)
 8007d5c:	6013      	str	r3, [r2, #0]
 8007d5e:	e013      	b.n	8007d88 <tcp_close_shutdown+0xb4>
 8007d60:	4b4b      	ldr	r3, [pc, #300]	@ (8007e90 <tcp_close_shutdown+0x1bc>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	60fb      	str	r3, [r7, #12]
 8007d66:	e00c      	b.n	8007d82 <tcp_close_shutdown+0xae>
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	68db      	ldr	r3, [r3, #12]
 8007d6c:	687a      	ldr	r2, [r7, #4]
 8007d6e:	429a      	cmp	r2, r3
 8007d70:	d104      	bne.n	8007d7c <tcp_close_shutdown+0xa8>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	68da      	ldr	r2, [r3, #12]
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	60da      	str	r2, [r3, #12]
 8007d7a:	e005      	b.n	8007d88 <tcp_close_shutdown+0xb4>
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	68db      	ldr	r3, [r3, #12]
 8007d80:	60fb      	str	r3, [r7, #12]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d1ef      	bne.n	8007d68 <tcp_close_shutdown+0x94>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	60da      	str	r2, [r3, #12]
 8007d8e:	4b41      	ldr	r3, [pc, #260]	@ (8007e94 <tcp_close_shutdown+0x1c0>)
 8007d90:	2201      	movs	r2, #1
 8007d92:	701a      	strb	r2, [r3, #0]
      if (pcb->state == ESTABLISHED) {
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	7d1b      	ldrb	r3, [r3, #20]
 8007d98:	2b04      	cmp	r3, #4
 8007d9a:	d10c      	bne.n	8007db6 <tcp_close_shutdown+0xe2>
        /* move to TIME_WAIT since we close actively */
        pcb->state = TIME_WAIT;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	220a      	movs	r2, #10
 8007da0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8007da2:	4b3d      	ldr	r3, [pc, #244]	@ (8007e98 <tcp_close_shutdown+0x1c4>)
 8007da4:	681a      	ldr	r2, [r3, #0]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	60da      	str	r2, [r3, #12]
 8007daa:	4a3b      	ldr	r2, [pc, #236]	@ (8007e98 <tcp_close_shutdown+0x1c4>)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6013      	str	r3, [r2, #0]
 8007db0:	f004 fa6e 	bl	800c290 <tcp_timer_needed>
 8007db4:	e00b      	b.n	8007dce <tcp_close_shutdown+0xfa>
      } else {
        /* CLOSE_WAIT: deallocate the pcb since we already sent a RST for it */
        if (tcp_input_pcb == pcb) {
 8007db6:	4b39      	ldr	r3, [pc, #228]	@ (8007e9c <tcp_close_shutdown+0x1c8>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d102      	bne.n	8007dc6 <tcp_close_shutdown+0xf2>
          /* prevent using a deallocated pcb: free it from tcp_input later */
          tcp_trigger_input_pcb_close();
 8007dc0:	f003 faf2 	bl	800b3a8 <tcp_trigger_input_pcb_close>
 8007dc4:	e003      	b.n	8007dce <tcp_close_shutdown+0xfa>
        } else {
          memp_free(MEMP_TCP_PCB, pcb);
 8007dc6:	6879      	ldr	r1, [r7, #4]
 8007dc8:	2001      	movs	r0, #1
 8007dca:	f7fe febd 	bl	8006b48 <memp_free>
        }
      }
      return ERR_OK;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	e053      	b.n	8007e7a <tcp_close_shutdown+0x1a6>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	7d1b      	ldrb	r3, [r3, #20]
 8007dd6:	2b02      	cmp	r3, #2
 8007dd8:	d03d      	beq.n	8007e56 <tcp_close_shutdown+0x182>
 8007dda:	2b02      	cmp	r3, #2
 8007ddc:	dc47      	bgt.n	8007e6e <tcp_close_shutdown+0x19a>
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d002      	beq.n	8007de8 <tcp_close_shutdown+0x114>
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d02b      	beq.n	8007e3e <tcp_close_shutdown+0x16a>
 8007de6:	e042      	b.n	8007e6e <tcp_close_shutdown+0x19a>
     * and the user needs some way to free it should the need arise.
     * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
     * or for a pcb that has been used and then entered the CLOSED state
     * is erroneous, but this should never happen as the pcb has in those cases
     * been freed, and so any remaining handles are bogus. */
    if (pcb->local_port != 0) {
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	8adb      	ldrh	r3, [r3, #22]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d021      	beq.n	8007e34 <tcp_close_shutdown+0x160>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 8007df0:	4b2b      	ldr	r3, [pc, #172]	@ (8007ea0 <tcp_close_shutdown+0x1cc>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	687a      	ldr	r2, [r7, #4]
 8007df6:	429a      	cmp	r2, r3
 8007df8:	d105      	bne.n	8007e06 <tcp_close_shutdown+0x132>
 8007dfa:	4b29      	ldr	r3, [pc, #164]	@ (8007ea0 <tcp_close_shutdown+0x1cc>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	68db      	ldr	r3, [r3, #12]
 8007e00:	4a27      	ldr	r2, [pc, #156]	@ (8007ea0 <tcp_close_shutdown+0x1cc>)
 8007e02:	6013      	str	r3, [r2, #0]
 8007e04:	e013      	b.n	8007e2e <tcp_close_shutdown+0x15a>
 8007e06:	4b26      	ldr	r3, [pc, #152]	@ (8007ea0 <tcp_close_shutdown+0x1cc>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	60bb      	str	r3, [r7, #8]
 8007e0c:	e00c      	b.n	8007e28 <tcp_close_shutdown+0x154>
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	68db      	ldr	r3, [r3, #12]
 8007e12:	687a      	ldr	r2, [r7, #4]
 8007e14:	429a      	cmp	r2, r3
 8007e16:	d104      	bne.n	8007e22 <tcp_close_shutdown+0x14e>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	68da      	ldr	r2, [r3, #12]
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	60da      	str	r2, [r3, #12]
 8007e20:	e005      	b.n	8007e2e <tcp_close_shutdown+0x15a>
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	68db      	ldr	r3, [r3, #12]
 8007e26:	60bb      	str	r3, [r7, #8]
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d1ef      	bne.n	8007e0e <tcp_close_shutdown+0x13a>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2200      	movs	r2, #0
 8007e32:	60da      	str	r2, [r3, #12]
    }
    memp_free(MEMP_TCP_PCB, pcb);
 8007e34:	6879      	ldr	r1, [r7, #4]
 8007e36:	2001      	movs	r0, #1
 8007e38:	f7fe fe86 	bl	8006b48 <memp_free>
    break;
 8007e3c:	e01c      	b.n	8007e78 <tcp_close_shutdown+0x1a4>
  case LISTEN:
    tcp_listen_closed(pcb);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f7ff ff10 	bl	8007c64 <tcp_listen_closed>
    tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8007e44:	6879      	ldr	r1, [r7, #4]
 8007e46:	4817      	ldr	r0, [pc, #92]	@ (8007ea4 <tcp_close_shutdown+0x1d0>)
 8007e48:	f000 ff92 	bl	8008d70 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8007e4c:	6879      	ldr	r1, [r7, #4]
 8007e4e:	2002      	movs	r0, #2
 8007e50:	f7fe fe7a 	bl	8006b48 <memp_free>
    break;
 8007e54:	e010      	b.n	8007e78 <tcp_close_shutdown+0x1a4>
  case SYN_SENT:
    TCP_PCB_REMOVE_ACTIVE(pcb);
 8007e56:	6879      	ldr	r1, [r7, #4]
 8007e58:	480d      	ldr	r0, [pc, #52]	@ (8007e90 <tcp_close_shutdown+0x1bc>)
 8007e5a:	f000 ff89 	bl	8008d70 <tcp_pcb_remove>
 8007e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e94 <tcp_close_shutdown+0x1c0>)
 8007e60:	2201      	movs	r2, #1
 8007e62:	701a      	strb	r2, [r3, #0]
    memp_free(MEMP_TCP_PCB, pcb);
 8007e64:	6879      	ldr	r1, [r7, #4]
 8007e66:	2001      	movs	r0, #1
 8007e68:	f7fe fe6e 	bl	8006b48 <memp_free>
    MIB2_STATS_INC(mib2.tcpattemptfails);
    break;
 8007e6c:	e004      	b.n	8007e78 <tcp_close_shutdown+0x1a4>
  default:
    return tcp_close_shutdown_fin(pcb);
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 f81a 	bl	8007ea8 <tcp_close_shutdown_fin>
 8007e74:	4603      	mov	r3, r0
 8007e76:	e000      	b.n	8007e7a <tcp_close_shutdown+0x1a6>
  }
  return ERR_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3710      	adds	r7, #16
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bdb0      	pop	{r4, r5, r7, pc}
 8007e82:	bf00      	nop
 8007e84:	080107e8 	.word	0x080107e8
 8007e88:	08010864 	.word	0x08010864
 8007e8c:	08010824 	.word	0x08010824
 8007e90:	200081ac 	.word	0x200081ac
 8007e94:	200081b4 	.word	0x200081b4
 8007e98:	200081b0 	.word	0x200081b0
 8007e9c:	200081ec 	.word	0x200081ec
 8007ea0:	200081a4 	.word	0x200081a4
 8007ea4:	200081a8 	.word	0x200081a8

08007ea8 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b084      	sub	sp, #16
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d106      	bne.n	8007ec4 <tcp_close_shutdown_fin+0x1c>
 8007eb6:	4b2e      	ldr	r3, [pc, #184]	@ (8007f70 <tcp_close_shutdown_fin+0xc8>)
 8007eb8:	f240 124d 	movw	r2, #333	@ 0x14d
 8007ebc:	492d      	ldr	r1, [pc, #180]	@ (8007f74 <tcp_close_shutdown_fin+0xcc>)
 8007ebe:	482e      	ldr	r0, [pc, #184]	@ (8007f78 <tcp_close_shutdown_fin+0xd0>)
 8007ec0:	f007 f95e 	bl	800f180 <iprintf>

  switch (pcb->state) {
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	7d1b      	ldrb	r3, [r3, #20]
 8007ec8:	2b07      	cmp	r3, #7
 8007eca:	d020      	beq.n	8007f0e <tcp_close_shutdown_fin+0x66>
 8007ecc:	2b07      	cmp	r3, #7
 8007ece:	dc2b      	bgt.n	8007f28 <tcp_close_shutdown_fin+0x80>
 8007ed0:	2b03      	cmp	r3, #3
 8007ed2:	d002      	beq.n	8007eda <tcp_close_shutdown_fin+0x32>
 8007ed4:	2b04      	cmp	r3, #4
 8007ed6:	d00d      	beq.n	8007ef4 <tcp_close_shutdown_fin+0x4c>
 8007ed8:	e026      	b.n	8007f28 <tcp_close_shutdown_fin+0x80>
  case SYN_RCVD:
    err = tcp_send_fin(pcb);
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f003 faee 	bl	800b4bc <tcp_send_fin>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8007ee4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d11f      	bne.n	8007f2c <tcp_close_shutdown_fin+0x84>
      tcp_backlog_accepted(pcb);
      MIB2_STATS_INC(mib2.tcpattemptfails);
      pcb->state = FIN_WAIT_1;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2205      	movs	r2, #5
 8007ef0:	751a      	strb	r2, [r3, #20]
    }
    break;
 8007ef2:	e01b      	b.n	8007f2c <tcp_close_shutdown_fin+0x84>
  case ESTABLISHED:
    err = tcp_send_fin(pcb);
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	f003 fae1 	bl	800b4bc <tcp_send_fin>
 8007efa:	4603      	mov	r3, r0
 8007efc:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8007efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d114      	bne.n	8007f30 <tcp_close_shutdown_fin+0x88>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = FIN_WAIT_1;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2205      	movs	r2, #5
 8007f0a:	751a      	strb	r2, [r3, #20]
    }
    break;
 8007f0c:	e010      	b.n	8007f30 <tcp_close_shutdown_fin+0x88>
  case CLOSE_WAIT:
    err = tcp_send_fin(pcb);
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f003 fad4 	bl	800b4bc <tcp_send_fin>
 8007f14:	4603      	mov	r3, r0
 8007f16:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8007f18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d109      	bne.n	8007f34 <tcp_close_shutdown_fin+0x8c>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = LAST_ACK;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2209      	movs	r2, #9
 8007f24:	751a      	strb	r2, [r3, #20]
    }
    break;
 8007f26:	e005      	b.n	8007f34 <tcp_close_shutdown_fin+0x8c>
  default:
    /* Has already been closed, do nothing. */
    return ERR_OK;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	e01c      	b.n	8007f66 <tcp_close_shutdown_fin+0xbe>
    break;
 8007f2c:	bf00      	nop
 8007f2e:	e002      	b.n	8007f36 <tcp_close_shutdown_fin+0x8e>
    break;
 8007f30:	bf00      	nop
 8007f32:	e000      	b.n	8007f36 <tcp_close_shutdown_fin+0x8e>
    break;
 8007f34:	bf00      	nop
  }

  if (err == ERR_OK) {
 8007f36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d103      	bne.n	8007f46 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f003 fcda 	bl	800b8f8 <tcp_output>
 8007f44:	e00d      	b.n	8007f62 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8007f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f4a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f4e:	d108      	bne.n	8007f62 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    pcb->flags |= TF_CLOSEPEND;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	7e9b      	ldrb	r3, [r3, #26]
 8007f54:	f043 0308 	orr.w	r3, r3, #8
 8007f58:	b2da      	uxtb	r2, r3
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	769a      	strb	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	e001      	b.n	8007f66 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8007f62:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3710      	adds	r7, #16
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}
 8007f6e:	bf00      	nop
 8007f70:	080107e8 	.word	0x080107e8
 8007f74:	08010818 	.word	0x08010818
 8007f78:	08010824 	.word	0x08010824

08007f7c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b082      	sub	sp, #8
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));
  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	7d1b      	ldrb	r3, [r3, #20]
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d006      	beq.n	8007f9a <tcp_close+0x1e>
    /* Set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	7e9b      	ldrb	r3, [r3, #26]
 8007f90:	f043 0310 	orr.w	r3, r3, #16
 8007f94:	b2da      	uxtb	r2, r3
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	769a      	strb	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8007f9a:	2101      	movs	r1, #1
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f7ff fe99 	bl	8007cd4 <tcp_close_shutdown>
 8007fa2:	4603      	mov	r3, r0
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3708      	adds	r7, #8
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b08c      	sub	sp, #48	@ 0x30
 8007fb0:	af02      	add	r7, sp, #8
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]
  tcp_err_fn errf;
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	7d1b      	ldrb	r3, [r3, #20]
 8007fba:	2b01      	cmp	r3, #1
 8007fbc:	d106      	bne.n	8007fcc <tcp_abandon+0x20>
 8007fbe:	4b4d      	ldr	r3, [pc, #308]	@ (80080f4 <tcp_abandon+0x148>)
 8007fc0:	f240 12df 	movw	r2, #479	@ 0x1df
 8007fc4:	494c      	ldr	r1, [pc, #304]	@ (80080f8 <tcp_abandon+0x14c>)
 8007fc6:	484d      	ldr	r0, [pc, #308]	@ (80080fc <tcp_abandon+0x150>)
 8007fc8:	f007 f8da 	bl	800f180 <iprintf>
    pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	7d1b      	ldrb	r3, [r3, #20]
 8007fd0:	2b0a      	cmp	r3, #10
 8007fd2:	d108      	bne.n	8007fe6 <tcp_abandon+0x3a>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8007fd4:	6879      	ldr	r1, [r7, #4]
 8007fd6:	484a      	ldr	r0, [pc, #296]	@ (8008100 <tcp_abandon+0x154>)
 8007fd8:	f000 feca 	bl	8008d70 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 8007fdc:	6879      	ldr	r1, [r7, #4]
 8007fde:	2001      	movs	r0, #1
 8007fe0:	f7fe fdb2 	bl	8006b48 <memp_free>
    }
    last_state = pcb->state;
    memp_free(MEMP_TCP_PCB, pcb);
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
  }
}
 8007fe4:	e081      	b.n	80080ea <tcp_abandon+0x13e>
    int send_rst = 0;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 8007fea:	2300      	movs	r3, #0
 8007fec:	847b      	strh	r3, [r7, #34]	@ 0x22
    seqno = pcb->snd_nxt;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ff2:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ff8:	617b      	str	r3, [r7, #20]
    errf = pcb->errf;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008000:	613b      	str	r3, [r7, #16]
    errf_arg = pcb->callback_arg;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	691b      	ldr	r3, [r3, #16]
 8008006:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	7d1b      	ldrb	r3, [r3, #20]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d126      	bne.n	800805e <tcp_abandon+0xb2>
      if (pcb->local_port != 0) {
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	8adb      	ldrh	r3, [r3, #22]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d02e      	beq.n	8008076 <tcp_abandon+0xca>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8008018:	4b3a      	ldr	r3, [pc, #232]	@ (8008104 <tcp_abandon+0x158>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	429a      	cmp	r2, r3
 8008020:	d105      	bne.n	800802e <tcp_abandon+0x82>
 8008022:	4b38      	ldr	r3, [pc, #224]	@ (8008104 <tcp_abandon+0x158>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	68db      	ldr	r3, [r3, #12]
 8008028:	4a36      	ldr	r2, [pc, #216]	@ (8008104 <tcp_abandon+0x158>)
 800802a:	6013      	str	r3, [r2, #0]
 800802c:	e013      	b.n	8008056 <tcp_abandon+0xaa>
 800802e:	4b35      	ldr	r3, [pc, #212]	@ (8008104 <tcp_abandon+0x158>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	61fb      	str	r3, [r7, #28]
 8008034:	e00c      	b.n	8008050 <tcp_abandon+0xa4>
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	68db      	ldr	r3, [r3, #12]
 800803a:	687a      	ldr	r2, [r7, #4]
 800803c:	429a      	cmp	r2, r3
 800803e:	d104      	bne.n	800804a <tcp_abandon+0x9e>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	68da      	ldr	r2, [r3, #12]
 8008044:	69fb      	ldr	r3, [r7, #28]
 8008046:	60da      	str	r2, [r3, #12]
 8008048:	e005      	b.n	8008056 <tcp_abandon+0xaa>
 800804a:	69fb      	ldr	r3, [r7, #28]
 800804c:	68db      	ldr	r3, [r3, #12]
 800804e:	61fb      	str	r3, [r7, #28]
 8008050:	69fb      	ldr	r3, [r7, #28]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d1ef      	bne.n	8008036 <tcp_abandon+0x8a>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2200      	movs	r2, #0
 800805a:	60da      	str	r2, [r3, #12]
 800805c:	e00b      	b.n	8008076 <tcp_abandon+0xca>
      send_rst = reset;
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	8adb      	ldrh	r3, [r3, #22]
 8008066:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8008068:	6879      	ldr	r1, [r7, #4]
 800806a:	4827      	ldr	r0, [pc, #156]	@ (8008108 <tcp_abandon+0x15c>)
 800806c:	f000 fe80 	bl	8008d70 <tcp_pcb_remove>
 8008070:	4b26      	ldr	r3, [pc, #152]	@ (800810c <tcp_abandon+0x160>)
 8008072:	2201      	movs	r2, #1
 8008074:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800807a:	2b00      	cmp	r3, #0
 800807c:	d004      	beq.n	8008088 <tcp_abandon+0xdc>
      tcp_segs_free(pcb->unacked);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008082:	4618      	mov	r0, r3
 8008084:	f000 fc89 	bl	800899a <tcp_segs_free>
    if (pcb->unsent != NULL) {
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800808c:	2b00      	cmp	r3, #0
 800808e:	d004      	beq.n	800809a <tcp_abandon+0xee>
      tcp_segs_free(pcb->unsent);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008094:	4618      	mov	r0, r3
 8008096:	f000 fc80 	bl	800899a <tcp_segs_free>
    if (pcb->ooseq != NULL) {
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d004      	beq.n	80080ac <tcp_abandon+0x100>
      tcp_segs_free(pcb->ooseq);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080a6:	4618      	mov	r0, r3
 80080a8:	f000 fc77 	bl	800899a <tcp_segs_free>
    if (send_rst) {
 80080ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d00c      	beq.n	80080cc <tcp_abandon+0x120>
      tcp_rst(seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	1d19      	adds	r1, r3, #4
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	8b1b      	ldrh	r3, [r3, #24]
 80080bc:	9301      	str	r3, [sp, #4]
 80080be:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80080c0:	9300      	str	r3, [sp, #0]
 80080c2:	460b      	mov	r3, r1
 80080c4:	6979      	ldr	r1, [r7, #20]
 80080c6:	69b8      	ldr	r0, [r7, #24]
 80080c8:	f003 fe9a 	bl	800be00 <tcp_rst>
    last_state = pcb->state;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	7d1b      	ldrb	r3, [r3, #20]
 80080d0:	72fb      	strb	r3, [r7, #11]
    memp_free(MEMP_TCP_PCB, pcb);
 80080d2:	6879      	ldr	r1, [r7, #4]
 80080d4:	2001      	movs	r0, #1
 80080d6:	f7fe fd37 	bl	8006b48 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d004      	beq.n	80080ea <tcp_abandon+0x13e>
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	f06f 010c 	mvn.w	r1, #12
 80080e6:	68f8      	ldr	r0, [r7, #12]
 80080e8:	4798      	blx	r3
}
 80080ea:	bf00      	nop
 80080ec:	3728      	adds	r7, #40	@ 0x28
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}
 80080f2:	bf00      	nop
 80080f4:	080107e8 	.word	0x080107e8
 80080f8:	08010880 	.word	0x08010880
 80080fc:	08010824 	.word	0x08010824
 8008100:	200081b0 	.word	0x200081b0
 8008104:	200081a4 	.word	0x200081a4
 8008108:	200081ac 	.word	0x200081ac
 800810c:	200081b4 	.word	0x200081b4

08008110 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b082      	sub	sp, #8
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8008118:	2101      	movs	r1, #1
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f7ff ff46 	bl	8007fac <tcp_abandon>
}
 8008120:	bf00      	nop
 8008122:	3708      	adds	r7, #8
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b084      	sub	sp, #16
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8008138:	4413      	add	r3, r2
 800813a:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8008144:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 8008148:	bf28      	it	cs
 800814a:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 800814e:	b292      	uxth	r2, r2
 8008150:	4413      	add	r3, r2
 8008152:	68fa      	ldr	r2, [r7, #12]
 8008154:	1ad3      	subs	r3, r2, r3
 8008156:	2b00      	cmp	r3, #0
 8008158:	db08      	blt.n	800816c <tcp_update_rcv_ann_wnd+0x44>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008166:	68fa      	ldr	r2, [r7, #12]
 8008168:	1ad3      	subs	r3, r2, r3
 800816a:	e020      	b.n	80081ae <tcp_update_rcv_ann_wnd+0x86>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008174:	1ad3      	subs	r3, r2, r3
 8008176:	2b00      	cmp	r3, #0
 8008178:	dd03      	ble.n	8008182 <tcp_update_rcv_ann_wnd+0x5a>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008180:	e014      	b.n	80081ac <tcp_update_rcv_ann_wnd+0x84>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800818a:	1ad3      	subs	r3, r2, r3
 800818c:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008194:	d306      	bcc.n	80081a4 <tcp_update_rcv_ann_wnd+0x7c>
 8008196:	4b08      	ldr	r3, [pc, #32]	@ (80081b8 <tcp_update_rcv_ann_wnd+0x90>)
 8008198:	f44f 7242 	mov.w	r2, #776	@ 0x308
 800819c:	4907      	ldr	r1, [pc, #28]	@ (80081bc <tcp_update_rcv_ann_wnd+0x94>)
 800819e:	4808      	ldr	r0, [pc, #32]	@ (80081c0 <tcp_update_rcv_ann_wnd+0x98>)
 80081a0:	f006 ffee 	bl	800f180 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	b29a      	uxth	r2, r3
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 80081ac:	2300      	movs	r3, #0
  }
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3710      	adds	r7, #16
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}
 80081b6:	bf00      	nop
 80081b8:	080107e8 	.word	0x080107e8
 80081bc:	08010900 	.word	0x08010900
 80081c0:	08010824 	.word	0x08010824

080081c4 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b084      	sub	sp, #16
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	460b      	mov	r3, r1
 80081ce:	807b      	strh	r3, [r7, #2]
  int wnd_inflation;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	7d1b      	ldrb	r3, [r3, #20]
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d106      	bne.n	80081e6 <tcp_recved+0x22>
 80081d8:	4b23      	ldr	r3, [pc, #140]	@ (8008268 <tcp_recved+0xa4>)
 80081da:	f240 321f 	movw	r2, #799	@ 0x31f
 80081de:	4923      	ldr	r1, [pc, #140]	@ (800826c <tcp_recved+0xa8>)
 80081e0:	4823      	ldr	r0, [pc, #140]	@ (8008270 <tcp_recved+0xac>)
 80081e2:	f006 ffcd 	bl	800f180 <iprintf>
    pcb->state != LISTEN);

  pcb->rcv_wnd += len;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80081ea:	887b      	ldrh	r3, [r7, #2]
 80081ec:	4413      	add	r3, r2
 80081ee:	b29a      	uxth	r2, r3
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	851a      	strh	r2, [r3, #40]	@ 0x28
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081f8:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80081fc:	d904      	bls.n	8008208 <tcp_recved+0x44>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8008204:	851a      	strh	r2, [r3, #40]	@ 0x28
 8008206:	e017      	b.n	8008238 <tcp_recved+0x74>
  } else if (pcb->rcv_wnd == 0) {
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800820c:	2b00      	cmp	r3, #0
 800820e:	d113      	bne.n	8008238 <tcp_recved+0x74>
    /* rcv_wnd overflowed */
    if ((pcb->state == CLOSE_WAIT) || (pcb->state == LAST_ACK)) {
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	7d1b      	ldrb	r3, [r3, #20]
 8008214:	2b07      	cmp	r3, #7
 8008216:	d003      	beq.n	8008220 <tcp_recved+0x5c>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	7d1b      	ldrb	r3, [r3, #20]
 800821c:	2b09      	cmp	r3, #9
 800821e:	d104      	bne.n	800822a <tcp_recved+0x66>
      /* In passive close, we allow this, since the FIN bit is added to rcv_wnd
         by the stack itself, since it is not mandatory for an application
         to call tcp_recved() for the FIN bit, but e.g. the netconn API does so. */
      pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8008226:	851a      	strh	r2, [r3, #40]	@ 0x28
 8008228:	e006      	b.n	8008238 <tcp_recved+0x74>
    } else {
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
 800822a:	4b0f      	ldr	r3, [pc, #60]	@ (8008268 <tcp_recved+0xa4>)
 800822c:	f240 322d 	movw	r2, #813	@ 0x32d
 8008230:	4910      	ldr	r1, [pc, #64]	@ (8008274 <tcp_recved+0xb0>)
 8008232:	480f      	ldr	r0, [pc, #60]	@ (8008270 <tcp_recved+0xac>)
 8008234:	f006 ffa4 	bl	800f180 <iprintf>
    }
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f7ff ff75 	bl	8008128 <tcp_update_rcv_ann_wnd>
 800823e:	4603      	mov	r3, r0
 8008240:	60fb      	str	r3, [r7, #12]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8008248:	db09      	blt.n	800825e <tcp_recved+0x9a>
    tcp_ack_now(pcb);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	7e9b      	ldrb	r3, [r3, #26]
 800824e:	f043 0302 	orr.w	r3, r3, #2
 8008252:	b2da      	uxtb	r2, r3
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f003 fb4d 	bl	800b8f8 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
         len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800825e:	bf00      	nop
 8008260:	3710      	adds	r7, #16
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop
 8008268:	080107e8 	.word	0x080107e8
 800826c:	0801091c 	.word	0x0801091c
 8008270:	08010824 	.word	0x08010824
 8008274:	08010944 	.word	0x08010944

08008278 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8008278:	b5b0      	push	{r4, r5, r7, lr}
 800827a:	b08c      	sub	sp, #48	@ 0x30
 800827c:	af02      	add	r7, sp, #8
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800827e:	2300      	movs	r3, #0
 8008280:	777b      	strb	r3, [r7, #29]

  ++tcp_ticks;
 8008282:	4b98      	ldr	r3, [pc, #608]	@ (80084e4 <tcp_slowtmr+0x26c>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	3301      	adds	r3, #1
 8008288:	4a96      	ldr	r2, [pc, #600]	@ (80084e4 <tcp_slowtmr+0x26c>)
 800828a:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800828c:	4b96      	ldr	r3, [pc, #600]	@ (80084e8 <tcp_slowtmr+0x270>)
 800828e:	781b      	ldrb	r3, [r3, #0]
 8008290:	3301      	adds	r3, #1
 8008292:	b2da      	uxtb	r2, r3
 8008294:	4b94      	ldr	r3, [pc, #592]	@ (80084e8 <tcp_slowtmr+0x270>)
 8008296:	701a      	strb	r2, [r3, #0]
 8008298:	e000      	b.n	800829c <tcp_slowtmr+0x24>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800829a:	bf00      	nop
  prev = NULL;
 800829c:	2300      	movs	r3, #0
 800829e:	623b      	str	r3, [r7, #32]
  pcb = tcp_active_pcbs;
 80082a0:	4b92      	ldr	r3, [pc, #584]	@ (80084ec <tcp_slowtmr+0x274>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	627b      	str	r3, [r7, #36]	@ 0x24
  while (pcb != NULL) {
 80082a6:	e227      	b.n	80086f8 <tcp_slowtmr+0x480>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80082a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082aa:	7d1b      	ldrb	r3, [r3, #20]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d106      	bne.n	80082be <tcp_slowtmr+0x46>
 80082b0:	4b8f      	ldr	r3, [pc, #572]	@ (80084f0 <tcp_slowtmr+0x278>)
 80082b2:	f44f 727c 	mov.w	r2, #1008	@ 0x3f0
 80082b6:	498f      	ldr	r1, [pc, #572]	@ (80084f4 <tcp_slowtmr+0x27c>)
 80082b8:	488f      	ldr	r0, [pc, #572]	@ (80084f8 <tcp_slowtmr+0x280>)
 80082ba:	f006 ff61 	bl	800f180 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80082be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082c0:	7d1b      	ldrb	r3, [r3, #20]
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d106      	bne.n	80082d4 <tcp_slowtmr+0x5c>
 80082c6:	4b8a      	ldr	r3, [pc, #552]	@ (80084f0 <tcp_slowtmr+0x278>)
 80082c8:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 80082cc:	498b      	ldr	r1, [pc, #556]	@ (80084fc <tcp_slowtmr+0x284>)
 80082ce:	488a      	ldr	r0, [pc, #552]	@ (80084f8 <tcp_slowtmr+0x280>)
 80082d0:	f006 ff56 	bl	800f180 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80082d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d6:	7d1b      	ldrb	r3, [r3, #20]
 80082d8:	2b0a      	cmp	r3, #10
 80082da:	d106      	bne.n	80082ea <tcp_slowtmr+0x72>
 80082dc:	4b84      	ldr	r3, [pc, #528]	@ (80084f0 <tcp_slowtmr+0x278>)
 80082de:	f240 32f2 	movw	r2, #1010	@ 0x3f2
 80082e2:	4987      	ldr	r1, [pc, #540]	@ (8008500 <tcp_slowtmr+0x288>)
 80082e4:	4884      	ldr	r0, [pc, #528]	@ (80084f8 <tcp_slowtmr+0x280>)
 80082e6:	f006 ff4b 	bl	800f180 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80082ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ec:	7f5a      	ldrb	r2, [r3, #29]
 80082ee:	4b7e      	ldr	r3, [pc, #504]	@ (80084e8 <tcp_slowtmr+0x270>)
 80082f0:	781b      	ldrb	r3, [r3, #0]
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d103      	bne.n	80082fe <tcp_slowtmr+0x86>
      pcb = pcb->next;
 80082f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f8:	68db      	ldr	r3, [r3, #12]
 80082fa:	627b      	str	r3, [r7, #36]	@ 0x24
      continue;
 80082fc:	e1fc      	b.n	80086f8 <tcp_slowtmr+0x480>
    pcb->last_timer = tcp_timer_ctr;
 80082fe:	4b7a      	ldr	r3, [pc, #488]	@ (80084e8 <tcp_slowtmr+0x270>)
 8008300:	781a      	ldrb	r2, [r3, #0]
 8008302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008304:	775a      	strb	r2, [r3, #29]
    pcb_remove = 0;
 8008306:	2300      	movs	r3, #0
 8008308:	77fb      	strb	r3, [r7, #31]
    pcb_reset = 0;
 800830a:	2300      	movs	r3, #0
 800830c:	77bb      	strb	r3, [r7, #30]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800830e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008310:	7d1b      	ldrb	r3, [r3, #20]
 8008312:	2b02      	cmp	r3, #2
 8008314:	d108      	bne.n	8008328 <tcp_slowtmr+0xb0>
 8008316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008318:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800831c:	2b05      	cmp	r3, #5
 800831e:	d903      	bls.n	8008328 <tcp_slowtmr+0xb0>
      ++pcb_remove;
 8008320:	7ffb      	ldrb	r3, [r7, #31]
 8008322:	3301      	adds	r3, #1
 8008324:	77fb      	strb	r3, [r7, #31]
 8008326:	e0a2      	b.n	800846e <tcp_slowtmr+0x1f6>
    else if (pcb->nrtx >= TCP_MAXRTX) {
 8008328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800832a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800832e:	2b0b      	cmp	r3, #11
 8008330:	d903      	bls.n	800833a <tcp_slowtmr+0xc2>
      ++pcb_remove;
 8008332:	7ffb      	ldrb	r3, [r7, #31]
 8008334:	3301      	adds	r3, #1
 8008336:	77fb      	strb	r3, [r7, #31]
 8008338:	e099      	b.n	800846e <tcp_slowtmr+0x1f6>
      if (pcb->persist_backoff > 0) {
 800833a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800833c:	f893 3095 	ldrb.w	r3, [r3, #149]	@ 0x95
 8008340:	2b00      	cmp	r3, #0
 8008342:	d032      	beq.n	80083aa <tcp_slowtmr+0x132>
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 8008344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008346:	f893 3095 	ldrb.w	r3, [r3, #149]	@ 0x95
 800834a:	3b01      	subs	r3, #1
 800834c:	4a6d      	ldr	r2, [pc, #436]	@ (8008504 <tcp_slowtmr+0x28c>)
 800834e:	5cd3      	ldrb	r3, [r2, r3]
 8008350:	74fb      	strb	r3, [r7, #19]
        if (pcb->persist_cnt < backoff_cnt) {
 8008352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008354:	f893 3094 	ldrb.w	r3, [r3, #148]	@ 0x94
 8008358:	7cfa      	ldrb	r2, [r7, #19]
 800835a:	429a      	cmp	r2, r3
 800835c:	d907      	bls.n	800836e <tcp_slowtmr+0xf6>
          pcb->persist_cnt++;
 800835e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008360:	f893 3094 	ldrb.w	r3, [r3, #148]	@ 0x94
 8008364:	3301      	adds	r3, #1
 8008366:	b2da      	uxtb	r2, r3
 8008368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836a:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
        if (pcb->persist_cnt >= backoff_cnt) {
 800836e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008370:	f893 3094 	ldrb.w	r3, [r3, #148]	@ 0x94
 8008374:	7cfa      	ldrb	r2, [r7, #19]
 8008376:	429a      	cmp	r2, r3
 8008378:	d879      	bhi.n	800846e <tcp_slowtmr+0x1f6>
          if (tcp_zero_window_probe(pcb) == ERR_OK) {
 800837a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800837c:	f003 fec7 	bl	800c10e <tcp_zero_window_probe>
 8008380:	4603      	mov	r3, r0
 8008382:	2b00      	cmp	r3, #0
 8008384:	d173      	bne.n	800846e <tcp_slowtmr+0x1f6>
            pcb->persist_cnt = 0;
 8008386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008388:	2200      	movs	r2, #0
 800838a:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800838e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008390:	f893 3095 	ldrb.w	r3, [r3, #149]	@ 0x95
 8008394:	2b06      	cmp	r3, #6
 8008396:	d86a      	bhi.n	800846e <tcp_slowtmr+0x1f6>
              pcb->persist_backoff++;
 8008398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800839a:	f893 3095 	ldrb.w	r3, [r3, #149]	@ 0x95
 800839e:	3301      	adds	r3, #1
 80083a0:	b2da      	uxtb	r2, r3
 80083a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a4:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
 80083a8:	e061      	b.n	800846e <tcp_slowtmr+0x1f6>
        if (pcb->rtime >= 0) {
 80083aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ac:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	db08      	blt.n	80083c6 <tcp_slowtmr+0x14e>
          ++pcb->rtime;
 80083b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083b6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	3301      	adds	r3, #1
 80083be:	b29b      	uxth	r3, r3
 80083c0:	b21a      	sxth	r2, r3
 80083c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c4:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->unacked != NULL && pcb->rtime >= pcb->rto) {
 80083c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d04f      	beq.n	800846e <tcp_slowtmr+0x1f6>
 80083ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d0:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 80083d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d6:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80083da:	429a      	cmp	r2, r3
 80083dc:	db47      	blt.n	800846e <tcp_slowtmr+0x1f6>
          if (pcb->state != SYN_SENT) {
 80083de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e0:	7d1b      	ldrb	r3, [r3, #20]
 80083e2:	2b02      	cmp	r3, #2
 80083e4:	d018      	beq.n	8008418 <tcp_slowtmr+0x1a0>
            u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff)-1);
 80083e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80083ec:	2b0c      	cmp	r3, #12
 80083ee:	bf28      	it	cs
 80083f0:	230c      	movcs	r3, #12
 80083f2:	75fb      	strb	r3, [r7, #23]
            pcb->rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80083f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80083fa:	10db      	asrs	r3, r3, #3
 80083fc:	b21b      	sxth	r3, r3
 80083fe:	461a      	mov	r2, r3
 8008400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008402:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8008406:	4413      	add	r3, r2
 8008408:	7dfa      	ldrb	r2, [r7, #23]
 800840a:	493f      	ldr	r1, [pc, #252]	@ (8008508 <tcp_slowtmr+0x290>)
 800840c:	5c8a      	ldrb	r2, [r1, r2]
 800840e:	4093      	lsls	r3, r2
 8008410:	b21a      	sxth	r2, r3
 8008412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008414:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
          pcb->rtime = 0;
 8008418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800841a:	2200      	movs	r2, #0
 800841c:	861a      	strh	r2, [r3, #48]	@ 0x30
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800841e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008420:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008426:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800842a:	4293      	cmp	r3, r2
 800842c:	bf28      	it	cs
 800842e:	4613      	movcs	r3, r2
 8008430:	82bb      	strh	r3, [r7, #20]
          pcb->ssthresh = eff_wnd >> 1;
 8008432:	8abb      	ldrh	r3, [r7, #20]
 8008434:	085b      	lsrs	r3, r3, #1
 8008436:	b29a      	uxth	r2, r3
 8008438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800843a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800843e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008440:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8008444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008446:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8008448:	005b      	lsls	r3, r3, #1
 800844a:	b29b      	uxth	r3, r3
 800844c:	429a      	cmp	r2, r3
 800844e:	d206      	bcs.n	800845e <tcp_slowtmr+0x1e6>
            pcb->ssthresh = (pcb->mss << 1);
 8008450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008452:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8008454:	005b      	lsls	r3, r3, #1
 8008456:	b29a      	uxth	r2, r3
 8008458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800845a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
          pcb->cwnd = pcb->mss;
 800845e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008460:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8008462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008464:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
          tcp_rexmit_rto(pcb);
 8008468:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800846a:	f003 fd3f 	bl	800beec <tcp_rexmit_rto>
    if (pcb->state == FIN_WAIT_2) {
 800846e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008470:	7d1b      	ldrb	r3, [r3, #20]
 8008472:	2b06      	cmp	r3, #6
 8008474:	d10f      	bne.n	8008496 <tcp_slowtmr+0x21e>
      if (pcb->flags & TF_RXCLOSED) {
 8008476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008478:	7e9b      	ldrb	r3, [r3, #26]
 800847a:	f003 0310 	and.w	r3, r3, #16
 800847e:	2b00      	cmp	r3, #0
 8008480:	d009      	beq.n	8008496 <tcp_slowtmr+0x21e>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8008482:	4b18      	ldr	r3, [pc, #96]	@ (80084e4 <tcp_slowtmr+0x26c>)
 8008484:	681a      	ldr	r2, [r3, #0]
 8008486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008488:	6a1b      	ldr	r3, [r3, #32]
 800848a:	1ad3      	subs	r3, r2, r3
 800848c:	2b28      	cmp	r3, #40	@ 0x28
 800848e:	d902      	bls.n	8008496 <tcp_slowtmr+0x21e>
          ++pcb_remove;
 8008490:	7ffb      	ldrb	r3, [r7, #31]
 8008492:	3301      	adds	r3, #1
 8008494:	77fb      	strb	r3, [r7, #31]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8008496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008498:	7a1b      	ldrb	r3, [r3, #8]
 800849a:	f003 0308 	and.w	r3, r3, #8
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d05d      	beq.n	800855e <tcp_slowtmr+0x2e6>
       ((pcb->state == ESTABLISHED) ||
 80084a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a4:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80084a6:	2b04      	cmp	r3, #4
 80084a8:	d003      	beq.n	80084b2 <tcp_slowtmr+0x23a>
        (pcb->state == CLOSE_WAIT))) {
 80084aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ac:	7d1b      	ldrb	r3, [r3, #20]
       ((pcb->state == ESTABLISHED) ||
 80084ae:	2b07      	cmp	r3, #7
 80084b0:	d155      	bne.n	800855e <tcp_slowtmr+0x2e6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80084b2:	4b0c      	ldr	r3, [pc, #48]	@ (80084e4 <tcp_slowtmr+0x26c>)
 80084b4:	681a      	ldr	r2, [r3, #0]
 80084b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b8:	6a1b      	ldr	r3, [r3, #32]
 80084ba:	1ad2      	subs	r2, r2, r3
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 80084bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084c2:	f503 2324 	add.w	r3, r3, #671744	@ 0xa4000
 80084c6:	f603 43b8 	addw	r3, r3, #3256	@ 0xcb8
 80084ca:	4910      	ldr	r1, [pc, #64]	@ (800850c <tcp_slowtmr+0x294>)
 80084cc:	fba1 1303 	umull	r1, r3, r1, r3
 80084d0:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80084d2:	429a      	cmp	r2, r3
 80084d4:	d91c      	bls.n	8008510 <tcp_slowtmr+0x298>
        ++pcb_remove;
 80084d6:	7ffb      	ldrb	r3, [r7, #31]
 80084d8:	3301      	adds	r3, #1
 80084da:	77fb      	strb	r3, [r7, #31]
        ++pcb_reset;
 80084dc:	7fbb      	ldrb	r3, [r7, #30]
 80084de:	3301      	adds	r3, #1
 80084e0:	77bb      	strb	r3, [r7, #30]
 80084e2:	e03c      	b.n	800855e <tcp_slowtmr+0x2e6>
 80084e4:	200081a0 	.word	0x200081a0
 80084e8:	200081b6 	.word	0x200081b6
 80084ec:	200081ac 	.word	0x200081ac
 80084f0:	080107e8 	.word	0x080107e8
 80084f4:	08010998 	.word	0x08010998
 80084f8:	08010824 	.word	0x08010824
 80084fc:	080109c4 	.word	0x080109c4
 8008500:	080109f0 	.word	0x080109f0
 8008504:	08011c44 	.word	0x08011c44
 8008508:	08011c34 	.word	0x08011c34
 800850c:	10624dd3 	.word	0x10624dd3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8008510:	4b97      	ldr	r3, [pc, #604]	@ (8008770 <tcp_slowtmr+0x4f8>)
 8008512:	681a      	ldr	r2, [r3, #0]
 8008514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008516:	6a1b      	ldr	r3, [r3, #32]
 8008518:	1ad2      	subs	r2, r2, r3
                (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800851a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800851c:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 8008520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008522:	f893 3096 	ldrb.w	r3, [r3, #150]	@ 0x96
 8008526:	4618      	mov	r0, r3
 8008528:	4b92      	ldr	r3, [pc, #584]	@ (8008774 <tcp_slowtmr+0x4fc>)
 800852a:	fb00 f303 	mul.w	r3, r0, r3
 800852e:	440b      	add	r3, r1
                / TCP_SLOW_INTERVAL)
 8008530:	4991      	ldr	r1, [pc, #580]	@ (8008778 <tcp_slowtmr+0x500>)
 8008532:	fba1 1303 	umull	r1, r3, r1, r3
 8008536:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8008538:	429a      	cmp	r2, r3
 800853a:	d910      	bls.n	800855e <tcp_slowtmr+0x2e6>
        err = tcp_keepalive(pcb);
 800853c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800853e:	f003 fda9 	bl	800c094 <tcp_keepalive>
 8008542:	4603      	mov	r3, r0
 8008544:	777b      	strb	r3, [r7, #29]
        if (err == ERR_OK) {
 8008546:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d107      	bne.n	800855e <tcp_slowtmr+0x2e6>
          pcb->keep_cnt_sent++;
 800854e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008550:	f893 3096 	ldrb.w	r3, [r3, #150]	@ 0x96
 8008554:	3301      	adds	r3, #1
 8008556:	b2da      	uxtb	r2, r3
 8008558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800855a:	f883 2096 	strb.w	r2, [r3, #150]	@ 0x96
    if (pcb->ooseq != NULL &&
 800855e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008562:	2b00      	cmp	r3, #0
 8008564:	d016      	beq.n	8008594 <tcp_slowtmr+0x31c>
        (u32_t)tcp_ticks - pcb->tmr >= pcb->rto * TCP_OOSEQ_TIMEOUT) {
 8008566:	4b82      	ldr	r3, [pc, #520]	@ (8008770 <tcp_slowtmr+0x4f8>)
 8008568:	681a      	ldr	r2, [r3, #0]
 800856a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800856c:	6a1b      	ldr	r3, [r3, #32]
 800856e:	1ad2      	subs	r2, r2, r3
 8008570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008572:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8008576:	4619      	mov	r1, r3
 8008578:	460b      	mov	r3, r1
 800857a:	005b      	lsls	r3, r3, #1
 800857c:	440b      	add	r3, r1
 800857e:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8008580:	429a      	cmp	r2, r3
 8008582:	d307      	bcc.n	8008594 <tcp_slowtmr+0x31c>
      tcp_segs_free(pcb->ooseq);
 8008584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008586:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008588:	4618      	mov	r0, r3
 800858a:	f000 fa06 	bl	800899a <tcp_segs_free>
      pcb->ooseq = NULL;
 800858e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008590:	2200      	movs	r2, #0
 8008592:	671a      	str	r2, [r3, #112]	@ 0x70
    if (pcb->state == SYN_RCVD) {
 8008594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008596:	7d1b      	ldrb	r3, [r3, #20]
 8008598:	2b03      	cmp	r3, #3
 800859a:	d109      	bne.n	80085b0 <tcp_slowtmr+0x338>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800859c:	4b74      	ldr	r3, [pc, #464]	@ (8008770 <tcp_slowtmr+0x4f8>)
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a2:	6a1b      	ldr	r3, [r3, #32]
 80085a4:	1ad3      	subs	r3, r2, r3
 80085a6:	2b28      	cmp	r3, #40	@ 0x28
 80085a8:	d902      	bls.n	80085b0 <tcp_slowtmr+0x338>
        ++pcb_remove;
 80085aa:	7ffb      	ldrb	r3, [r7, #31]
 80085ac:	3301      	adds	r3, #1
 80085ae:	77fb      	strb	r3, [r7, #31]
    if (pcb->state == LAST_ACK) {
 80085b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b2:	7d1b      	ldrb	r3, [r3, #20]
 80085b4:	2b09      	cmp	r3, #9
 80085b6:	d109      	bne.n	80085cc <tcp_slowtmr+0x354>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80085b8:	4b6d      	ldr	r3, [pc, #436]	@ (8008770 <tcp_slowtmr+0x4f8>)
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085be:	6a1b      	ldr	r3, [r3, #32]
 80085c0:	1ad3      	subs	r3, r2, r3
 80085c2:	2bf0      	cmp	r3, #240	@ 0xf0
 80085c4:	d902      	bls.n	80085cc <tcp_slowtmr+0x354>
        ++pcb_remove;
 80085c6:	7ffb      	ldrb	r3, [r7, #31]
 80085c8:	3301      	adds	r3, #1
 80085ca:	77fb      	strb	r3, [r7, #31]
    if (pcb_remove) {
 80085cc:	7ffb      	ldrb	r3, [r7, #31]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d05d      	beq.n	800868e <tcp_slowtmr+0x416>
      tcp_err_fn err_fn = pcb->errf;
 80085d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085d8:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 80085da:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80085dc:	f000 fb86 	bl	8008cec <tcp_pcb_purge>
      if (prev != NULL) {
 80085e0:	6a3b      	ldr	r3, [r7, #32]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d010      	beq.n	8008608 <tcp_slowtmr+0x390>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80085e6:	4b65      	ldr	r3, [pc, #404]	@ (800877c <tcp_slowtmr+0x504>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d106      	bne.n	80085fe <tcp_slowtmr+0x386>
 80085f0:	4b63      	ldr	r3, [pc, #396]	@ (8008780 <tcp_slowtmr+0x508>)
 80085f2:	f240 4289 	movw	r2, #1161	@ 0x489
 80085f6:	4963      	ldr	r1, [pc, #396]	@ (8008784 <tcp_slowtmr+0x50c>)
 80085f8:	4863      	ldr	r0, [pc, #396]	@ (8008788 <tcp_slowtmr+0x510>)
 80085fa:	f006 fdc1 	bl	800f180 <iprintf>
        prev->next = pcb->next;
 80085fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008600:	68da      	ldr	r2, [r3, #12]
 8008602:	6a3b      	ldr	r3, [r7, #32]
 8008604:	60da      	str	r2, [r3, #12]
 8008606:	e00f      	b.n	8008628 <tcp_slowtmr+0x3b0>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8008608:	4b5c      	ldr	r3, [pc, #368]	@ (800877c <tcp_slowtmr+0x504>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800860e:	429a      	cmp	r2, r3
 8008610:	d006      	beq.n	8008620 <tcp_slowtmr+0x3a8>
 8008612:	4b5b      	ldr	r3, [pc, #364]	@ (8008780 <tcp_slowtmr+0x508>)
 8008614:	f240 428d 	movw	r2, #1165	@ 0x48d
 8008618:	495c      	ldr	r1, [pc, #368]	@ (800878c <tcp_slowtmr+0x514>)
 800861a:	485b      	ldr	r0, [pc, #364]	@ (8008788 <tcp_slowtmr+0x510>)
 800861c:	f006 fdb0 	bl	800f180 <iprintf>
        tcp_active_pcbs = pcb->next;
 8008620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008622:	68db      	ldr	r3, [r3, #12]
 8008624:	4a55      	ldr	r2, [pc, #340]	@ (800877c <tcp_slowtmr+0x504>)
 8008626:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8008628:	7fbb      	ldrb	r3, [r7, #30]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d010      	beq.n	8008650 <tcp_slowtmr+0x3d8>
        tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800862e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008630:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8008632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008634:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008636:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8008638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863a:	1d1d      	adds	r5, r3, #4
 800863c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863e:	8adb      	ldrh	r3, [r3, #22]
 8008640:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008642:	8b12      	ldrh	r2, [r2, #24]
 8008644:	9201      	str	r2, [sp, #4]
 8008646:	9300      	str	r3, [sp, #0]
 8008648:	462b      	mov	r3, r5
 800864a:	4622      	mov	r2, r4
 800864c:	f003 fbd8 	bl	800be00 <tcp_rst>
      err_arg = pcb->callback_arg;
 8008650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008652:	691b      	ldr	r3, [r3, #16]
 8008654:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8008656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008658:	7d1b      	ldrb	r3, [r3, #20]
 800865a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800865c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800865e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8008660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008662:	68db      	ldr	r3, [r3, #12]
 8008664:	627b      	str	r3, [r7, #36]	@ 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 8008666:	6839      	ldr	r1, [r7, #0]
 8008668:	2001      	movs	r0, #1
 800866a:	f7fe fa6d 	bl	8006b48 <memp_free>
      tcp_active_pcbs_changed = 0;
 800866e:	4b48      	ldr	r3, [pc, #288]	@ (8008790 <tcp_slowtmr+0x518>)
 8008670:	2200      	movs	r2, #0
 8008672:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d004      	beq.n	8008684 <tcp_slowtmr+0x40c>
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f06f 010c 	mvn.w	r1, #12
 8008680:	68b8      	ldr	r0, [r7, #8]
 8008682:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8008684:	4b42      	ldr	r3, [pc, #264]	@ (8008790 <tcp_slowtmr+0x518>)
 8008686:	781b      	ldrb	r3, [r3, #0]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d035      	beq.n	80086f8 <tcp_slowtmr+0x480>
        goto tcp_slowtmr_start;
 800868c:	e606      	b.n	800829c <tcp_slowtmr+0x24>
      prev = pcb;
 800868e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008690:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 8008692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008694:	68db      	ldr	r3, [r3, #12]
 8008696:	627b      	str	r3, [r7, #36]	@ 0x24
      ++prev->polltmr;
 8008698:	6a3b      	ldr	r3, [r7, #32]
 800869a:	7edb      	ldrb	r3, [r3, #27]
 800869c:	3301      	adds	r3, #1
 800869e:	b2da      	uxtb	r2, r3
 80086a0:	6a3b      	ldr	r3, [r7, #32]
 80086a2:	76da      	strb	r2, [r3, #27]
      if (prev->polltmr >= prev->pollinterval) {
 80086a4:	6a3b      	ldr	r3, [r7, #32]
 80086a6:	7eda      	ldrb	r2, [r3, #27]
 80086a8:	6a3b      	ldr	r3, [r7, #32]
 80086aa:	7f1b      	ldrb	r3, [r3, #28]
 80086ac:	429a      	cmp	r2, r3
 80086ae:	d323      	bcc.n	80086f8 <tcp_slowtmr+0x480>
        prev->polltmr = 0;
 80086b0:	6a3b      	ldr	r3, [r7, #32]
 80086b2:	2200      	movs	r2, #0
 80086b4:	76da      	strb	r2, [r3, #27]
        tcp_active_pcbs_changed = 0;
 80086b6:	4b36      	ldr	r3, [pc, #216]	@ (8008790 <tcp_slowtmr+0x518>)
 80086b8:	2200      	movs	r2, #0
 80086ba:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80086bc:	6a3b      	ldr	r3, [r7, #32]
 80086be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d00a      	beq.n	80086dc <tcp_slowtmr+0x464>
 80086c6:	6a3b      	ldr	r3, [r7, #32]
 80086c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086cc:	6a3a      	ldr	r2, [r7, #32]
 80086ce:	6912      	ldr	r2, [r2, #16]
 80086d0:	6a39      	ldr	r1, [r7, #32]
 80086d2:	4610      	mov	r0, r2
 80086d4:	4798      	blx	r3
 80086d6:	4603      	mov	r3, r0
 80086d8:	777b      	strb	r3, [r7, #29]
 80086da:	e001      	b.n	80086e0 <tcp_slowtmr+0x468>
 80086dc:	2300      	movs	r3, #0
 80086de:	777b      	strb	r3, [r7, #29]
        if (tcp_active_pcbs_changed) {
 80086e0:	4b2b      	ldr	r3, [pc, #172]	@ (8008790 <tcp_slowtmr+0x518>)
 80086e2:	781b      	ldrb	r3, [r3, #0]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	f47f add8 	bne.w	800829a <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80086ea:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d102      	bne.n	80086f8 <tcp_slowtmr+0x480>
          tcp_output(prev);
 80086f2:	6a38      	ldr	r0, [r7, #32]
 80086f4:	f003 f900 	bl	800b8f8 <tcp_output>
  while (pcb != NULL) {
 80086f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	f47f add4 	bne.w	80082a8 <tcp_slowtmr+0x30>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8008700:	2300      	movs	r3, #0
 8008702:	623b      	str	r3, [r7, #32]
  pcb = tcp_tw_pcbs;
 8008704:	4b23      	ldr	r3, [pc, #140]	@ (8008794 <tcp_slowtmr+0x51c>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	627b      	str	r3, [r7, #36]	@ 0x24
  while (pcb != NULL) {
 800870a:	e068      	b.n	80087de <tcp_slowtmr+0x566>
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800870c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800870e:	7d1b      	ldrb	r3, [r3, #20]
 8008710:	2b0a      	cmp	r3, #10
 8008712:	d006      	beq.n	8008722 <tcp_slowtmr+0x4aa>
 8008714:	4b1a      	ldr	r3, [pc, #104]	@ (8008780 <tcp_slowtmr+0x508>)
 8008716:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 800871a:	491f      	ldr	r1, [pc, #124]	@ (8008798 <tcp_slowtmr+0x520>)
 800871c:	481a      	ldr	r0, [pc, #104]	@ (8008788 <tcp_slowtmr+0x510>)
 800871e:	f006 fd2f 	bl	800f180 <iprintf>
    pcb_remove = 0;
 8008722:	2300      	movs	r3, #0
 8008724:	77fb      	strb	r3, [r7, #31]

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8008726:	4b12      	ldr	r3, [pc, #72]	@ (8008770 <tcp_slowtmr+0x4f8>)
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800872c:	6a1b      	ldr	r3, [r3, #32]
 800872e:	1ad3      	subs	r3, r2, r3
 8008730:	2bf0      	cmp	r3, #240	@ 0xf0
 8008732:	d902      	bls.n	800873a <tcp_slowtmr+0x4c2>
      ++pcb_remove;
 8008734:	7ffb      	ldrb	r3, [r7, #31]
 8008736:	3301      	adds	r3, #1
 8008738:	77fb      	strb	r3, [r7, #31]
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800873a:	7ffb      	ldrb	r3, [r7, #31]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d049      	beq.n	80087d4 <tcp_slowtmr+0x55c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8008740:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008742:	f000 fad3 	bl	8008cec <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8008746:	6a3b      	ldr	r3, [r7, #32]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d029      	beq.n	80087a0 <tcp_slowtmr+0x528>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800874c:	4b11      	ldr	r3, [pc, #68]	@ (8008794 <tcp_slowtmr+0x51c>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008752:	429a      	cmp	r2, r3
 8008754:	d106      	bne.n	8008764 <tcp_slowtmr+0x4ec>
 8008756:	4b0a      	ldr	r3, [pc, #40]	@ (8008780 <tcp_slowtmr+0x508>)
 8008758:	f240 42cb 	movw	r2, #1227	@ 0x4cb
 800875c:	490f      	ldr	r1, [pc, #60]	@ (800879c <tcp_slowtmr+0x524>)
 800875e:	480a      	ldr	r0, [pc, #40]	@ (8008788 <tcp_slowtmr+0x510>)
 8008760:	f006 fd0e 	bl	800f180 <iprintf>
        prev->next = pcb->next;
 8008764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008766:	68da      	ldr	r2, [r3, #12]
 8008768:	6a3b      	ldr	r3, [r7, #32]
 800876a:	60da      	str	r2, [r3, #12]
 800876c:	e028      	b.n	80087c0 <tcp_slowtmr+0x548>
 800876e:	bf00      	nop
 8008770:	200081a0 	.word	0x200081a0
 8008774:	000124f8 	.word	0x000124f8
 8008778:	10624dd3 	.word	0x10624dd3
 800877c:	200081ac 	.word	0x200081ac
 8008780:	080107e8 	.word	0x080107e8
 8008784:	08010a20 	.word	0x08010a20
 8008788:	08010824 	.word	0x08010824
 800878c:	08010a4c 	.word	0x08010a4c
 8008790:	200081b4 	.word	0x200081b4
 8008794:	200081b0 	.word	0x200081b0
 8008798:	08010a78 	.word	0x08010a78
 800879c:	08010aa8 	.word	0x08010aa8
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80087a0:	4b13      	ldr	r3, [pc, #76]	@ (80087f0 <tcp_slowtmr+0x578>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087a6:	429a      	cmp	r2, r3
 80087a8:	d006      	beq.n	80087b8 <tcp_slowtmr+0x540>
 80087aa:	4b12      	ldr	r3, [pc, #72]	@ (80087f4 <tcp_slowtmr+0x57c>)
 80087ac:	f240 42cf 	movw	r2, #1231	@ 0x4cf
 80087b0:	4911      	ldr	r1, [pc, #68]	@ (80087f8 <tcp_slowtmr+0x580>)
 80087b2:	4812      	ldr	r0, [pc, #72]	@ (80087fc <tcp_slowtmr+0x584>)
 80087b4:	f006 fce4 	bl	800f180 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80087b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ba:	68db      	ldr	r3, [r3, #12]
 80087bc:	4a0c      	ldr	r2, [pc, #48]	@ (80087f0 <tcp_slowtmr+0x578>)
 80087be:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80087c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c2:	61bb      	str	r3, [r7, #24]
      pcb = pcb->next;
 80087c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c6:	68db      	ldr	r3, [r3, #12]
 80087c8:	627b      	str	r3, [r7, #36]	@ 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 80087ca:	69b9      	ldr	r1, [r7, #24]
 80087cc:	2001      	movs	r0, #1
 80087ce:	f7fe f9bb 	bl	8006b48 <memp_free>
 80087d2:	e004      	b.n	80087de <tcp_slowtmr+0x566>
    } else {
      prev = pcb;
 80087d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d6:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 80087d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087da:	68db      	ldr	r3, [r3, #12]
 80087dc:	627b      	str	r3, [r7, #36]	@ 0x24
  while (pcb != NULL) {
 80087de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d193      	bne.n	800870c <tcp_slowtmr+0x494>
    }
  }
}
 80087e4:	bf00      	nop
 80087e6:	bf00      	nop
 80087e8:	3728      	adds	r7, #40	@ 0x28
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bdb0      	pop	{r4, r5, r7, pc}
 80087ee:	bf00      	nop
 80087f0:	200081b0 	.word	0x200081b0
 80087f4:	080107e8 	.word	0x080107e8
 80087f8:	08010ad0 	.word	0x08010ad0
 80087fc:	08010824 	.word	0x08010824

08008800 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b082      	sub	sp, #8
 8008804:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8008806:	4b2d      	ldr	r3, [pc, #180]	@ (80088bc <tcp_fasttmr+0xbc>)
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	3301      	adds	r3, #1
 800880c:	b2da      	uxtb	r2, r3
 800880e:	4b2b      	ldr	r3, [pc, #172]	@ (80088bc <tcp_fasttmr+0xbc>)
 8008810:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8008812:	4b2b      	ldr	r3, [pc, #172]	@ (80088c0 <tcp_fasttmr+0xc0>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8008818:	e048      	b.n	80088ac <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	7f5a      	ldrb	r2, [r3, #29]
 800881e:	4b27      	ldr	r3, [pc, #156]	@ (80088bc <tcp_fasttmr+0xbc>)
 8008820:	781b      	ldrb	r3, [r3, #0]
 8008822:	429a      	cmp	r2, r3
 8008824:	d03f      	beq.n	80088a6 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8008826:	4b25      	ldr	r3, [pc, #148]	@ (80088bc <tcp_fasttmr+0xbc>)
 8008828:	781a      	ldrb	r2, [r3, #0]
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	775a      	strb	r2, [r3, #29]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	7e9b      	ldrb	r3, [r3, #26]
 8008832:	f003 0301 	and.w	r3, r3, #1
 8008836:	2b00      	cmp	r3, #0
 8008838:	d010      	beq.n	800885c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	7e9b      	ldrb	r3, [r3, #26]
 800883e:	f043 0302 	orr.w	r3, r3, #2
 8008842:	b2da      	uxtb	r2, r3
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	769a      	strb	r2, [r3, #26]
        tcp_output(pcb);
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f003 f855 	bl	800b8f8 <tcp_output>
        pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	7e9b      	ldrb	r3, [r3, #26]
 8008852:	f023 0303 	bic.w	r3, r3, #3
 8008856:	b2da      	uxtb	r2, r3
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	769a      	strb	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	7e9b      	ldrb	r3, [r3, #26]
 8008860:	f003 0308 	and.w	r3, r3, #8
 8008864:	2b00      	cmp	r3, #0
 8008866:	d009      	beq.n	800887c <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        pcb->flags &= ~(TF_CLOSEPEND);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	7e9b      	ldrb	r3, [r3, #26]
 800886c:	f023 0308 	bic.w	r3, r3, #8
 8008870:	b2da      	uxtb	r2, r3
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	769a      	strb	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f7ff fb16 	bl	8007ea8 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	68db      	ldr	r3, [r3, #12]
 8008880:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008886:	2b00      	cmp	r3, #0
 8008888:	d00a      	beq.n	80088a0 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800888a:	4b0e      	ldr	r3, [pc, #56]	@ (80088c4 <tcp_fasttmr+0xc4>)
 800888c:	2200      	movs	r2, #0
 800888e:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f000 f819 	bl	80088c8 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8008896:	4b0b      	ldr	r3, [pc, #44]	@ (80088c4 <tcp_fasttmr+0xc4>)
 8008898:	781b      	ldrb	r3, [r3, #0]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d000      	beq.n	80088a0 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800889e:	e7b8      	b.n	8008812 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	607b      	str	r3, [r7, #4]
 80088a4:	e002      	b.n	80088ac <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	68db      	ldr	r3, [r3, #12]
 80088aa:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d1b3      	bne.n	800881a <tcp_fasttmr+0x1a>
    }
  }
}
 80088b2:	bf00      	nop
 80088b4:	bf00      	nop
 80088b6:	3708      	adds	r7, #8
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}
 80088bc:	200081b6 	.word	0x200081b6
 80088c0:	200081ac 	.word	0x200081ac
 80088c4:	200081b4 	.word	0x200081b4

080088c8 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80088c8:	b590      	push	{r4, r7, lr}
 80088ca:	b085      	sub	sp, #20
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  struct pbuf *rest;
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088d4:	7b5b      	ldrb	r3, [r3, #13]
 80088d6:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088dc:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	675a      	str	r2, [r3, #116]	@ 0x74
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d00b      	beq.n	8008906 <tcp_process_refused_data+0x3e>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6918      	ldr	r0, [r3, #16]
 80088f8:	2300      	movs	r3, #0
 80088fa:	68ba      	ldr	r2, [r7, #8]
 80088fc:	6879      	ldr	r1, [r7, #4]
 80088fe:	47a0      	blx	r4
 8008900:	4603      	mov	r3, r0
 8008902:	73fb      	strb	r3, [r7, #15]
 8008904:	e007      	b.n	8008916 <tcp_process_refused_data+0x4e>
 8008906:	2300      	movs	r3, #0
 8008908:	68ba      	ldr	r2, [r7, #8]
 800890a:	6879      	ldr	r1, [r7, #4]
 800890c:	2000      	movs	r0, #0
 800890e:	f000 f88d 	bl	8008a2c <tcp_recv_null>
 8008912:	4603      	mov	r3, r0
 8008914:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8008916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d12a      	bne.n	8008974 <tcp_process_refused_data+0xac>
      /* did refused_data include a FIN? */
      if (refused_flags & PBUF_FLAG_TCP_FIN
 800891e:	7bbb      	ldrb	r3, [r7, #14]
 8008920:	f003 0320 	and.w	r3, r3, #32
 8008924:	2b00      	cmp	r3, #0
 8008926:	d033      	beq.n	8008990 <tcp_process_refused_data+0xc8>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800892c:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8008930:	d005      	beq.n	800893e <tcp_process_refused_data+0x76>
          pcb->rcv_wnd++;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008936:	3301      	adds	r3, #1
 8008938:	b29a      	uxth	r2, r3
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008944:	2b00      	cmp	r3, #0
 8008946:	d00b      	beq.n	8008960 <tcp_process_refused_data+0x98>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6918      	ldr	r0, [r3, #16]
 8008952:	2300      	movs	r3, #0
 8008954:	2200      	movs	r2, #0
 8008956:	6879      	ldr	r1, [r7, #4]
 8008958:	47a0      	blx	r4
 800895a:	4603      	mov	r3, r0
 800895c:	73fb      	strb	r3, [r7, #15]
 800895e:	e001      	b.n	8008964 <tcp_process_refused_data+0x9c>
 8008960:	2300      	movs	r3, #0
 8008962:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8008964:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008968:	f113 0f0d 	cmn.w	r3, #13
 800896c:	d110      	bne.n	8008990 <tcp_process_refused_data+0xc8>
          return ERR_ABRT;
 800896e:	f06f 030c 	mvn.w	r3, #12
 8008972:	e00e      	b.n	8008992 <tcp_process_refused_data+0xca>
        }
      }
    } else if (err == ERR_ABRT) {
 8008974:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008978:	f113 0f0d 	cmn.w	r3, #13
 800897c:	d102      	bne.n	8008984 <tcp_process_refused_data+0xbc>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800897e:	f06f 030c 	mvn.w	r3, #12
 8008982:	e006      	b.n	8008992 <tcp_process_refused_data+0xca>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	68ba      	ldr	r2, [r7, #8]
 8008988:	675a      	str	r2, [r3, #116]	@ 0x74
      return ERR_INPROGRESS;
 800898a:	f06f 0304 	mvn.w	r3, #4
 800898e:	e000      	b.n	8008992 <tcp_process_refused_data+0xca>
    }
  }
  return ERR_OK;
 8008990:	2300      	movs	r3, #0
}
 8008992:	4618      	mov	r0, r3
 8008994:	3714      	adds	r7, #20
 8008996:	46bd      	mov	sp, r7
 8008998:	bd90      	pop	{r4, r7, pc}

0800899a <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800899a:	b580      	push	{r7, lr}
 800899c:	b084      	sub	sp, #16
 800899e:	af00      	add	r7, sp, #0
 80089a0:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80089a2:	e007      	b.n	80089b4 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f000 f80a 	bl	80089c4 <tcp_seg_free>
    seg = next;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d1f4      	bne.n	80089a4 <tcp_segs_free+0xa>
  }
}
 80089ba:	bf00      	nop
 80089bc:	bf00      	nop
 80089be:	3710      	adds	r7, #16
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}

080089c4 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b082      	sub	sp, #8
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d00c      	beq.n	80089ec <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	685b      	ldr	r3, [r3, #4]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d004      	beq.n	80089e4 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	4618      	mov	r0, r3
 80089e0:	f7fe fe90 	bl	8007704 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 80089e4:	6879      	ldr	r1, [r7, #4]
 80089e6:	2003      	movs	r0, #3
 80089e8:	f7fe f8ae 	bl	8006b48 <memp_free>
  }
}
 80089ec:	bf00      	nop
 80089ee:	3708      	adds	r7, #8
 80089f0:	46bd      	mov	sp, r7
 80089f2:	bd80      	pop	{r7, pc}

080089f4 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b084      	sub	sp, #16
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 80089fc:	2003      	movs	r0, #3
 80089fe:	f7fe f857 	bl	8006ab0 <memp_malloc>
 8008a02:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d101      	bne.n	8008a0e <tcp_seg_copy+0x1a>
    return NULL;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	e00a      	b.n	8008a24 <tcp_seg_copy+0x30>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8008a0e:	2210      	movs	r2, #16
 8008a10:	6879      	ldr	r1, [r7, #4]
 8008a12:	68f8      	ldr	r0, [r7, #12]
 8008a14:	f006 fc8f 	bl	800f336 <memcpy>
  pbuf_ref(cseg->p);
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	685b      	ldr	r3, [r3, #4]
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f7fe ff1b 	bl	8007858 <pbuf_ref>
  return cseg;
 8008a22:	68fb      	ldr	r3, [r7, #12]
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	3710      	adds	r7, #16
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	bd80      	pop	{r7, pc}

08008a2c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b084      	sub	sp, #16
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	60f8      	str	r0, [r7, #12]
 8008a34:	60b9      	str	r1, [r7, #8]
 8008a36:	607a      	str	r2, [r7, #4]
 8008a38:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);
  if (p != NULL) {
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d009      	beq.n	8008a54 <tcp_recv_null+0x28>
    tcp_recved(pcb, p->tot_len);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	891b      	ldrh	r3, [r3, #8]
 8008a44:	4619      	mov	r1, r3
 8008a46:	68b8      	ldr	r0, [r7, #8]
 8008a48:	f7ff fbbc 	bl	80081c4 <tcp_recved>
    pbuf_free(p);
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f7fe fe59 	bl	8007704 <pbuf_free>
 8008a52:	e008      	b.n	8008a66 <tcp_recv_null+0x3a>
  } else if (err == ERR_OK) {
 8008a54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d104      	bne.n	8008a66 <tcp_recv_null+0x3a>
    return tcp_close(pcb);
 8008a5c:	68b8      	ldr	r0, [r7, #8]
 8008a5e:	f7ff fa8d 	bl	8007f7c <tcp_close>
 8008a62:	4603      	mov	r3, r0
 8008a64:	e000      	b.n	8008a68 <tcp_recv_null+0x3c>
  }
  return ERR_OK;
 8008a66:	2300      	movs	r3, #0
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3710      	adds	r7, #16
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}

08008a70 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b086      	sub	sp, #24
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	4603      	mov	r3, r0
 8008a78:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8008a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	db01      	blt.n	8008a86 <tcp_kill_prio+0x16>
 8008a82:	79fb      	ldrb	r3, [r7, #7]
 8008a84:	e000      	b.n	8008a88 <tcp_kill_prio+0x18>
 8008a86:	237f      	movs	r3, #127	@ 0x7f
 8008a88:	72fb      	strb	r3, [r7, #11]

  /* We kill the oldest active connection that has lower priority than prio. */
  inactivity = 0;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8008a92:	4b16      	ldr	r3, [pc, #88]	@ (8008aec <tcp_kill_prio+0x7c>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	617b      	str	r3, [r7, #20]
 8008a98:	e01a      	b.n	8008ad0 <tcp_kill_prio+0x60>
    if (pcb->prio <= mprio &&
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	7d5b      	ldrb	r3, [r3, #21]
 8008a9e:	7afa      	ldrb	r2, [r7, #11]
 8008aa0:	429a      	cmp	r2, r3
 8008aa2:	d312      	bcc.n	8008aca <tcp_kill_prio+0x5a>
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8008aa4:	4b12      	ldr	r3, [pc, #72]	@ (8008af0 <tcp_kill_prio+0x80>)
 8008aa6:	681a      	ldr	r2, [r3, #0]
 8008aa8:	697b      	ldr	r3, [r7, #20]
 8008aaa:	6a1b      	ldr	r3, [r3, #32]
 8008aac:	1ad3      	subs	r3, r2, r3
    if (pcb->prio <= mprio &&
 8008aae:	68fa      	ldr	r2, [r7, #12]
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	d80a      	bhi.n	8008aca <tcp_kill_prio+0x5a>
      inactivity = tcp_ticks - pcb->tmr;
 8008ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8008af0 <tcp_kill_prio+0x80>)
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	6a1b      	ldr	r3, [r3, #32]
 8008abc:	1ad3      	subs	r3, r2, r3
 8008abe:	60fb      	str	r3, [r7, #12]
      inactive = pcb;
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	613b      	str	r3, [r7, #16]
      mprio = pcb->prio;
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	7d5b      	ldrb	r3, [r3, #21]
 8008ac8:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	68db      	ldr	r3, [r3, #12]
 8008ace:	617b      	str	r3, [r7, #20]
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d1e1      	bne.n	8008a9a <tcp_kill_prio+0x2a>
    }
  }
  if (inactive != NULL) {
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d002      	beq.n	8008ae2 <tcp_kill_prio+0x72>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 8008adc:	6938      	ldr	r0, [r7, #16]
 8008ade:	f7ff fb17 	bl	8008110 <tcp_abort>
  }
}
 8008ae2:	bf00      	nop
 8008ae4:	3718      	adds	r7, #24
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	bf00      	nop
 8008aec:	200081ac 	.word	0x200081ac
 8008af0:	200081a0 	.word	0x200081a0

08008af4 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b086      	sub	sp, #24
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	4603      	mov	r3, r0
 8008afc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8008afe:	79fb      	ldrb	r3, [r7, #7]
 8008b00:	2b08      	cmp	r3, #8
 8008b02:	d009      	beq.n	8008b18 <tcp_kill_state+0x24>
 8008b04:	79fb      	ldrb	r3, [r7, #7]
 8008b06:	2b09      	cmp	r3, #9
 8008b08:	d006      	beq.n	8008b18 <tcp_kill_state+0x24>
 8008b0a:	4b1a      	ldr	r3, [pc, #104]	@ (8008b74 <tcp_kill_state+0x80>)
 8008b0c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8008b10:	4919      	ldr	r1, [pc, #100]	@ (8008b78 <tcp_kill_state+0x84>)
 8008b12:	481a      	ldr	r0, [pc, #104]	@ (8008b7c <tcp_kill_state+0x88>)
 8008b14:	f006 fb34 	bl	800f180 <iprintf>

  inactivity = 0;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8008b20:	4b17      	ldr	r3, [pc, #92]	@ (8008b80 <tcp_kill_state+0x8c>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	617b      	str	r3, [r7, #20]
 8008b26:	e017      	b.n	8008b58 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	7d1b      	ldrb	r3, [r3, #20]
 8008b2c:	79fa      	ldrb	r2, [r7, #7]
 8008b2e:	429a      	cmp	r2, r3
 8008b30:	d10f      	bne.n	8008b52 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8008b32:	4b14      	ldr	r3, [pc, #80]	@ (8008b84 <tcp_kill_state+0x90>)
 8008b34:	681a      	ldr	r2, [r3, #0]
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	6a1b      	ldr	r3, [r3, #32]
 8008b3a:	1ad3      	subs	r3, r2, r3
 8008b3c:	68fa      	ldr	r2, [r7, #12]
 8008b3e:	429a      	cmp	r2, r3
 8008b40:	d807      	bhi.n	8008b52 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8008b42:	4b10      	ldr	r3, [pc, #64]	@ (8008b84 <tcp_kill_state+0x90>)
 8008b44:	681a      	ldr	r2, [r3, #0]
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	6a1b      	ldr	r3, [r3, #32]
 8008b4a:	1ad3      	subs	r3, r2, r3
 8008b4c:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	68db      	ldr	r3, [r3, #12]
 8008b56:	617b      	str	r3, [r7, #20]
 8008b58:	697b      	ldr	r3, [r7, #20]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d1e4      	bne.n	8008b28 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8008b5e:	693b      	ldr	r3, [r7, #16]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d003      	beq.n	8008b6c <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
           tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8008b64:	2100      	movs	r1, #0
 8008b66:	6938      	ldr	r0, [r7, #16]
 8008b68:	f7ff fa20 	bl	8007fac <tcp_abandon>
  }
}
 8008b6c:	bf00      	nop
 8008b6e:	3718      	adds	r7, #24
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}
 8008b74:	080107e8 	.word	0x080107e8
 8008b78:	08010af8 	.word	0x08010af8
 8008b7c:	08010824 	.word	0x08010824
 8008b80:	200081ac 	.word	0x200081ac
 8008b84:	200081a0 	.word	0x200081a0

08008b88 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b084      	sub	sp, #16
 8008b8c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8008b8e:	2300      	movs	r3, #0
 8008b90:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8008b92:	2300      	movs	r3, #0
 8008b94:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8008b96:	4b12      	ldr	r3, [pc, #72]	@ (8008be0 <tcp_kill_timewait+0x58>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	60fb      	str	r3, [r7, #12]
 8008b9c:	e012      	b.n	8008bc4 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8008b9e:	4b11      	ldr	r3, [pc, #68]	@ (8008be4 <tcp_kill_timewait+0x5c>)
 8008ba0:	681a      	ldr	r2, [r3, #0]
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	6a1b      	ldr	r3, [r3, #32]
 8008ba6:	1ad3      	subs	r3, r2, r3
 8008ba8:	687a      	ldr	r2, [r7, #4]
 8008baa:	429a      	cmp	r2, r3
 8008bac:	d807      	bhi.n	8008bbe <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8008bae:	4b0d      	ldr	r3, [pc, #52]	@ (8008be4 <tcp_kill_timewait+0x5c>)
 8008bb0:	681a      	ldr	r2, [r3, #0]
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	6a1b      	ldr	r3, [r3, #32]
 8008bb6:	1ad3      	subs	r3, r2, r3
 8008bb8:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	68db      	ldr	r3, [r3, #12]
 8008bc2:	60fb      	str	r3, [r7, #12]
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d1e9      	bne.n	8008b9e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d002      	beq.n	8008bd6 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 8008bd0:	68b8      	ldr	r0, [r7, #8]
 8008bd2:	f7ff fa9d 	bl	8008110 <tcp_abort>
  }
}
 8008bd6:	bf00      	nop
 8008bd8:	3710      	adds	r7, #16
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}
 8008bde:	bf00      	nop
 8008be0:	200081b0 	.word	0x200081b0
 8008be4:	200081a0 	.word	0x200081a0

08008be8 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b084      	sub	sp, #16
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	4603      	mov	r3, r0
 8008bf0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008bf2:	2001      	movs	r0, #1
 8008bf4:	f7fd ff5c 	bl	8006ab0 <memp_malloc>
 8008bf8:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d124      	bne.n	8008c4a <tcp_alloc+0x62>
    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8008c00:	f7ff ffc2 	bl	8008b88 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008c04:	2001      	movs	r0, #1
 8008c06:	f7fd ff53 	bl	8006ab0 <memp_malloc>
 8008c0a:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d11b      	bne.n	8008c4a <tcp_alloc+0x62>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8008c12:	2009      	movs	r0, #9
 8008c14:	f7ff ff6e 	bl	8008af4 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008c18:	2001      	movs	r0, #1
 8008c1a:	f7fd ff49 	bl	8006ab0 <memp_malloc>
 8008c1e:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d111      	bne.n	8008c4a <tcp_alloc+0x62>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8008c26:	2008      	movs	r0, #8
 8008c28:	f7ff ff64 	bl	8008af4 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008c2c:	2001      	movs	r0, #1
 8008c2e:	f7fd ff3f 	bl	8006ab0 <memp_malloc>
 8008c32:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d107      	bne.n	8008c4a <tcp_alloc+0x62>
          /* Try killing active connections with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8008c3a:	79fb      	ldrb	r3, [r7, #7]
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f7ff ff17 	bl	8008a70 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008c42:	2001      	movs	r0, #1
 8008c44:	f7fd ff34 	bl	8006ab0 <memp_malloc>
 8008c48:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d03f      	beq.n	8008cd0 <tcp_alloc+0xe8>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8008c50:	2298      	movs	r2, #152	@ 0x98
 8008c52:	2100      	movs	r1, #0
 8008c54:	68f8      	ldr	r0, [r7, #12]
 8008c56:	f006 faf8 	bl	800f24a <memset>
    pcb->prio = prio;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	79fa      	ldrb	r2, [r7, #7]
 8008c5e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8008c66:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8008c70:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	22ff      	movs	r2, #255	@ 0xff
 8008c7e:	729a      	strb	r2, [r3, #10]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8008c86:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2206      	movs	r2, #6
 8008c8c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	2206      	movs	r2, #6
 8008c94:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008c9c:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2201      	movs	r2, #1
 8008ca2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8008ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8008cdc <tcp_alloc+0xf4>)
 8008ca8:	681a      	ldr	r2, [r3, #0]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8008cae:	4b0c      	ldr	r3, [pc, #48]	@ (8008ce0 <tcp_alloc+0xf8>)
 8008cb0:	781a      	ldrb	r2, [r3, #0]
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	775a      	strb	r2, [r3, #29]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8008cbc:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	4a08      	ldr	r2, [pc, #32]	@ (8008ce4 <tcp_alloc+0xfc>)
 8008cc4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	4a07      	ldr	r2, [pc, #28]	@ (8008ce8 <tcp_alloc+0x100>)
 8008ccc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3710      	adds	r7, #16
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}
 8008cda:	bf00      	nop
 8008cdc:	200081a0 	.word	0x200081a0
 8008ce0:	200081b6 	.word	0x200081b6
 8008ce4:	08008a2d 	.word	0x08008a2d
 8008ce8:	006ddd00 	.word	0x006ddd00

08008cec <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b082      	sub	sp, #8
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
  if (pcb->state != CLOSED &&
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	7d1b      	ldrb	r3, [r3, #20]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d034      	beq.n	8008d66 <tcp_pcb_purge+0x7a>
     pcb->state != TIME_WAIT &&
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8008d00:	2b0a      	cmp	r3, #10
 8008d02:	d030      	beq.n	8008d66 <tcp_pcb_purge+0x7a>
     pcb->state != LISTEN) {
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	7d1b      	ldrb	r3, [r3, #20]
     pcb->state != TIME_WAIT &&
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d02c      	beq.n	8008d66 <tcp_pcb_purge+0x7a>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d007      	beq.n	8008d24 <tcp_pcb_purge+0x38>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f7fe fcf3 	bl	8007704 <pbuf_free>
      pcb->refused_data = NULL;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2200      	movs	r2, #0
 8008d22:	675a      	str	r2, [r3, #116]	@ 0x74
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
    }
    tcp_segs_free(pcb->ooseq);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f7ff fe36 	bl	800899a <tcp_segs_free>
    pcb->ooseq = NULL;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2200      	movs	r2, #0
 8008d32:	671a      	str	r2, [r3, #112]	@ 0x70
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008d3a:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d40:	4618      	mov	r0, r3
 8008d42:	f7ff fe2a 	bl	800899a <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	f7ff fe25 	bl	800899a <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2200      	movs	r2, #0
 8008d54:	669a      	str	r2, [r3, #104]	@ 0x68
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2200      	movs	r2, #0
 8008d62:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
#endif /* TCP_OVERSIZE */
  }
}
 8008d66:	bf00      	nop
 8008d68:	3708      	adds	r7, #8
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}
	...

08008d70 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b084      	sub	sp, #16
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
 8008d78:	6039      	str	r1, [r7, #0]
  TCP_RMV(pcblist, pcb);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	683a      	ldr	r2, [r7, #0]
 8008d80:	429a      	cmp	r2, r3
 8008d82:	d105      	bne.n	8008d90 <tcp_pcb_remove+0x20>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	68da      	ldr	r2, [r3, #12]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	601a      	str	r2, [r3, #0]
 8008d8e:	e013      	b.n	8008db8 <tcp_pcb_remove+0x48>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	60fb      	str	r3, [r7, #12]
 8008d96:	e00c      	b.n	8008db2 <tcp_pcb_remove+0x42>
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	68db      	ldr	r3, [r3, #12]
 8008d9c:	683a      	ldr	r2, [r7, #0]
 8008d9e:	429a      	cmp	r2, r3
 8008da0:	d104      	bne.n	8008dac <tcp_pcb_remove+0x3c>
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	68da      	ldr	r2, [r3, #12]
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	60da      	str	r2, [r3, #12]
 8008daa:	e005      	b.n	8008db8 <tcp_pcb_remove+0x48>
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	68db      	ldr	r3, [r3, #12]
 8008db0:	60fb      	str	r3, [r7, #12]
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d1ef      	bne.n	8008d98 <tcp_pcb_remove+0x28>
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8008dbe:	6838      	ldr	r0, [r7, #0]
 8008dc0:	f7ff ff94 	bl	8008cec <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if (pcb->state != TIME_WAIT &&
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	7d1b      	ldrb	r3, [r3, #20]
 8008dc8:	2b0a      	cmp	r3, #10
 8008dca:	d013      	beq.n	8008df4 <tcp_pcb_remove+0x84>
     pcb->state != LISTEN &&
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != TIME_WAIT &&
 8008dd0:	2b01      	cmp	r3, #1
 8008dd2:	d00f      	beq.n	8008df4 <tcp_pcb_remove+0x84>
     pcb->flags & TF_ACK_DELAY) {
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	7e9b      	ldrb	r3, [r3, #26]
 8008dd8:	f003 0301 	and.w	r3, r3, #1
     pcb->state != LISTEN &&
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d009      	beq.n	8008df4 <tcp_pcb_remove+0x84>
    pcb->flags |= TF_ACK_NOW;
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	7e9b      	ldrb	r3, [r3, #26]
 8008de4:	f043 0302 	orr.w	r3, r3, #2
 8008de8:	b2da      	uxtb	r2, r3
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 8008dee:	6838      	ldr	r0, [r7, #0]
 8008df0:	f002 fd82 	bl	800b8f8 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	7d1b      	ldrb	r3, [r3, #20]
 8008df8:	2b01      	cmp	r3, #1
 8008dfa:	d020      	beq.n	8008e3e <tcp_pcb_remove+0xce>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d006      	beq.n	8008e12 <tcp_pcb_remove+0xa2>
 8008e04:	4b13      	ldr	r3, [pc, #76]	@ (8008e54 <tcp_pcb_remove+0xe4>)
 8008e06:	f240 7253 	movw	r2, #1875	@ 0x753
 8008e0a:	4913      	ldr	r1, [pc, #76]	@ (8008e58 <tcp_pcb_remove+0xe8>)
 8008e0c:	4813      	ldr	r0, [pc, #76]	@ (8008e5c <tcp_pcb_remove+0xec>)
 8008e0e:	f006 f9b7 	bl	800f180 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d006      	beq.n	8008e28 <tcp_pcb_remove+0xb8>
 8008e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8008e54 <tcp_pcb_remove+0xe4>)
 8008e1c:	f240 7254 	movw	r2, #1876	@ 0x754
 8008e20:	490f      	ldr	r1, [pc, #60]	@ (8008e60 <tcp_pcb_remove+0xf0>)
 8008e22:	480e      	ldr	r0, [pc, #56]	@ (8008e5c <tcp_pcb_remove+0xec>)
 8008e24:	f006 f9ac 	bl	800f180 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d006      	beq.n	8008e3e <tcp_pcb_remove+0xce>
 8008e30:	4b08      	ldr	r3, [pc, #32]	@ (8008e54 <tcp_pcb_remove+0xe4>)
 8008e32:	f240 7256 	movw	r2, #1878	@ 0x756
 8008e36:	490b      	ldr	r1, [pc, #44]	@ (8008e64 <tcp_pcb_remove+0xf4>)
 8008e38:	4808      	ldr	r0, [pc, #32]	@ (8008e5c <tcp_pcb_remove+0xec>)
 8008e3a:	f006 f9a1 	bl	800f180 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	2200      	movs	r2, #0
 8008e42:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	2200      	movs	r2, #0
 8008e48:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8008e4a:	bf00      	nop
 8008e4c:	3710      	adds	r7, #16
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}
 8008e52:	bf00      	nop
 8008e54:	080107e8 	.word	0x080107e8
 8008e58:	08010ba0 	.word	0x08010ba0
 8008e5c:	08010824 	.word	0x08010824
 8008e60:	08010bb8 	.word	0x08010bb8
 8008e64:	08010bd4 	.word	0x08010bd4

08008e68 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b083      	sub	sp, #12
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8008e70:	4b06      	ldr	r3, [pc, #24]	@ (8008e8c <tcp_next_iss+0x24>)
 8008e72:	681a      	ldr	r2, [r3, #0]
 8008e74:	4b06      	ldr	r3, [pc, #24]	@ (8008e90 <tcp_next_iss+0x28>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	4413      	add	r3, r2
 8008e7a:	4a04      	ldr	r2, [pc, #16]	@ (8008e8c <tcp_next_iss+0x24>)
 8008e7c:	6013      	str	r3, [r2, #0]
  return iss;
 8008e7e:	4b03      	ldr	r3, [pc, #12]	@ (8008e8c <tcp_next_iss+0x24>)
 8008e80:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	370c      	adds	r7, #12
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bc80      	pop	{r7}
 8008e8a:	4770      	bx	lr
 8008e8c:	2000000c 	.word	0x2000000c
 8008e90:	200081a0 	.word	0x200081a0

08008e94 <tcp_eff_send_mss_impl>:
tcp_eff_send_mss_impl(u16_t sendmss, const ip_addr_t *dest
#if LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING
                     , const ip_addr_t *src
#endif /* LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING */
                     )
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b084      	sub	sp, #16
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	6039      	str	r1, [r7, #0]
 8008e9e:	80fb      	strh	r3, [r7, #6]
  u16_t mss_s;
  struct netif *outif;
  s16_t mtu;

  outif = ip_route(src, dest);
 8008ea0:	6838      	ldr	r0, [r7, #0]
 8008ea2:	f004 ff47 	bl	800dd34 <ip4_route>
 8008ea6:	60f8      	str	r0, [r7, #12]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d101      	bne.n	8008eb2 <tcp_eff_send_mss_impl+0x1e>
      return sendmss;
 8008eae:	88fb      	ldrh	r3, [r7, #6]
 8008eb0:	e010      	b.n	8008ed4 <tcp_eff_send_mss_impl+0x40>
    }
    mtu = outif->mtu;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008eb6:	817b      	strh	r3, [r7, #10]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8008eb8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d008      	beq.n	8008ed2 <tcp_eff_send_mss_impl+0x3e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      mss_s = mtu - IP_HLEN - TCP_HLEN;
 8008ec0:	897b      	ldrh	r3, [r7, #10]
 8008ec2:	3b28      	subs	r3, #40	@ 0x28
 8008ec4:	813b      	strh	r3, [r7, #8]
#endif /* LWIP_IPV4 */
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8008ec6:	893a      	ldrh	r2, [r7, #8]
 8008ec8:	88fb      	ldrh	r3, [r7, #6]
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	bf28      	it	cs
 8008ece:	4613      	movcs	r3, r2
 8008ed0:	80fb      	strh	r3, [r7, #6]
  }
  return sendmss;
 8008ed2:	88fb      	ldrh	r3, [r7, #6]
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3710      	adds	r7, #16
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}

08008edc <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t* old_addr, struct tcp_pcb* pcb_list)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b084      	sub	sp, #16
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8008eea:	e011      	b.n	8008f10 <tcp_netif_ip_addr_changed_pcblist+0x34>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681a      	ldr	r2, [r3, #0]
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d108      	bne.n	8008f0a <tcp_netif_ip_addr_changed_pcblist+0x2e>
      /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
      && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
      ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	68db      	ldr	r3, [r3, #12]
 8008efc:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8008efe:	68f8      	ldr	r0, [r7, #12]
 8008f00:	f7ff f906 	bl	8008110 <tcp_abort>
      pcb = next;
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	60fb      	str	r3, [r7, #12]
 8008f08:	e002      	b.n	8008f10 <tcp_netif_ip_addr_changed_pcblist+0x34>
    } else {
      pcb = pcb->next;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	68db      	ldr	r3, [r3, #12]
 8008f0e:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d1ea      	bne.n	8008eec <tcp_netif_ip_addr_changed_pcblist+0x10>
    }
  }
}
 8008f16:	bf00      	nop
 8008f18:	bf00      	nop
 8008f1a:	3710      	adds	r7, #16
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}

08008f20 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b084      	sub	sp, #16
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
 8008f28:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb, *next;

  if (!ip_addr_isany(old_addr)) {
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d02c      	beq.n	8008f8a <tcp_netif_ip_addr_changed+0x6a>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d028      	beq.n	8008f8a <tcp_netif_ip_addr_changed+0x6a>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8008f38:	4b16      	ldr	r3, [pc, #88]	@ (8008f94 <tcp_netif_ip_addr_changed+0x74>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4619      	mov	r1, r3
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f7ff ffcc 	bl	8008edc <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8008f44:	4b14      	ldr	r3, [pc, #80]	@ (8008f98 <tcp_netif_ip_addr_changed+0x78>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4619      	mov	r1, r3
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f7ff ffc6 	bl	8008edc <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d019      	beq.n	8008f8a <tcp_netif_ip_addr_changed+0x6a>
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d015      	beq.n	8008f8a <tcp_netif_ip_addr_changed+0x6a>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 8008f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8008f9c <tcp_netif_ip_addr_changed+0x7c>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	60fb      	str	r3, [r7, #12]
 8008f64:	e00e      	b.n	8008f84 <tcp_netif_ip_addr_changed+0x64>
        next = lpcb->next;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	68db      	ldr	r3, [r3, #12]
 8008f6a:	60bb      	str	r3, [r7, #8]
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	429a      	cmp	r2, r3
 8008f76:	d103      	bne.n	8008f80 <tcp_netif_ip_addr_changed+0x60>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	681a      	ldr	r2, [r3, #0]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	60fb      	str	r3, [r7, #12]
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d1ed      	bne.n	8008f66 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8008f8a:	bf00      	nop
 8008f8c:	3710      	adds	r7, #16
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}
 8008f92:	bf00      	nop
 8008f94:	200081ac 	.word	0x200081ac
 8008f98:	200081a4 	.word	0x200081a4
 8008f9c:	200081a8 	.word	0x200081a8

08008fa0 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8008fa0:	b590      	push	{r4, r7, lr}
 8008fa2:	b08b      	sub	sp, #44	@ 0x2c
 8008fa4:	af02      	add	r7, sp, #8
 8008fa6:	6078      	str	r0, [r7, #4]
 8008fa8:	6039      	str	r1, [r7, #0]
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	685b      	ldr	r3, [r3, #4]
 8008fae:	4a81      	ldr	r2, [pc, #516]	@ (80091b4 <tcp_input+0x214>)
 8008fb0:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	895b      	ldrh	r3, [r3, #10]
 8008fb6:	2b13      	cmp	r3, #19
 8008fb8:	f240 8396 	bls.w	80096e8 <tcp_input+0x748>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8008fbc:	4b7e      	ldr	r3, [pc, #504]	@ (80091b8 <tcp_input+0x218>)
 8008fbe:	695b      	ldr	r3, [r3, #20]
 8008fc0:	4a7d      	ldr	r2, [pc, #500]	@ (80091b8 <tcp_input+0x218>)
 8008fc2:	6812      	ldr	r2, [r2, #0]
 8008fc4:	4611      	mov	r1, r2
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f005 f92e 	bl	800e228 <ip4_addr_isbroadcast_u32>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	f040 838c 	bne.w	80096ec <tcp_input+0x74c>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8008fd4:	4b78      	ldr	r3, [pc, #480]	@ (80091b8 <tcp_input+0x218>)
 8008fd6:	695b      	ldr	r3, [r3, #20]
 8008fd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8008fdc:	2be0      	cmp	r3, #224	@ 0xe0
 8008fde:	f000 8385 	beq.w	80096ec <tcp_input+0x74c>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN(tcphdr) * 4;
 8008fe2:	4b74      	ldr	r3, [pc, #464]	@ (80091b4 <tcp_input+0x214>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	899b      	ldrh	r3, [r3, #12]
 8008fe8:	b29b      	uxth	r3, r3
 8008fea:	4618      	mov	r0, r3
 8008fec:	f7fd f9b7 	bl	800635e <lwip_htons>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	0b1b      	lsrs	r3, r3, #12
 8008ff4:	b29b      	uxth	r3, r3
 8008ff6:	b2db      	uxtb	r3, r3
 8008ff8:	009b      	lsls	r3, r3, #2
 8008ffa:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8008ffc:	7cbb      	ldrb	r3, [r7, #18]
 8008ffe:	2b13      	cmp	r3, #19
 8009000:	f240 8376 	bls.w	80096f0 <tcp_input+0x750>
 8009004:	7cbb      	ldrb	r3, [r7, #18]
 8009006:	b29a      	uxth	r2, r3
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	891b      	ldrh	r3, [r3, #8]
 800900c:	429a      	cmp	r2, r3
 800900e:	f200 836f 	bhi.w	80096f0 <tcp_input+0x750>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 8009012:	7cbb      	ldrb	r3, [r7, #18]
 8009014:	b29b      	uxth	r3, r3
 8009016:	3b14      	subs	r3, #20
 8009018:	b29a      	uxth	r2, r3
 800901a:	4b68      	ldr	r3, [pc, #416]	@ (80091bc <tcp_input+0x21c>)
 800901c:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800901e:	4b68      	ldr	r3, [pc, #416]	@ (80091c0 <tcp_input+0x220>)
 8009020:	2200      	movs	r2, #0
 8009022:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	895a      	ldrh	r2, [r3, #10]
 8009028:	7cbb      	ldrb	r3, [r7, #18]
 800902a:	b29b      	uxth	r3, r3
 800902c:	429a      	cmp	r2, r3
 800902e:	d30d      	bcc.n	800904c <tcp_input+0xac>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8009030:	4b62      	ldr	r3, [pc, #392]	@ (80091bc <tcp_input+0x21c>)
 8009032:	881a      	ldrh	r2, [r3, #0]
 8009034:	4b63      	ldr	r3, [pc, #396]	@ (80091c4 <tcp_input+0x224>)
 8009036:	801a      	strh	r2, [r3, #0]
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 8009038:	7cbb      	ldrb	r3, [r7, #18]
 800903a:	b29b      	uxth	r3, r3
 800903c:	425b      	negs	r3, r3
 800903e:	b29b      	uxth	r3, r3
 8009040:	b21b      	sxth	r3, r3
 8009042:	4619      	mov	r1, r3
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f7fe fb39 	bl	80076bc <pbuf_header>
 800904a:	e055      	b.n	80090f8 <tcp_input+0x158>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d105      	bne.n	8009060 <tcp_input+0xc0>
 8009054:	4b5c      	ldr	r3, [pc, #368]	@ (80091c8 <tcp_input+0x228>)
 8009056:	22b2      	movs	r2, #178	@ 0xb2
 8009058:	495c      	ldr	r1, [pc, #368]	@ (80091cc <tcp_input+0x22c>)
 800905a:	485d      	ldr	r0, [pc, #372]	@ (80091d0 <tcp_input+0x230>)
 800905c:	f006 f890 	bl	800f180 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_header(p, -TCP_HLEN);
 8009060:	f06f 0113 	mvn.w	r1, #19
 8009064:	6878      	ldr	r0, [r7, #4]
 8009066:	f7fe fb29 	bl	80076bc <pbuf_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	895a      	ldrh	r2, [r3, #10]
 800906e:	4b55      	ldr	r3, [pc, #340]	@ (80091c4 <tcp_input+0x224>)
 8009070:	801a      	strh	r2, [r3, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 8009072:	4b52      	ldr	r3, [pc, #328]	@ (80091bc <tcp_input+0x21c>)
 8009074:	881a      	ldrh	r2, [r3, #0]
 8009076:	4b53      	ldr	r3, [pc, #332]	@ (80091c4 <tcp_input+0x224>)
 8009078:	881b      	ldrh	r3, [r3, #0]
 800907a:	1ad3      	subs	r3, r2, r3
 800907c:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 800907e:	4b51      	ldr	r3, [pc, #324]	@ (80091c4 <tcp_input+0x224>)
 8009080:	881b      	ldrh	r3, [r3, #0]
 8009082:	425b      	negs	r3, r3
 8009084:	b29b      	uxth	r3, r3
 8009086:	b21b      	sxth	r3, r3
 8009088:	4619      	mov	r1, r3
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f7fe fb16 	bl	80076bc <pbuf_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	895b      	ldrh	r3, [r3, #10]
 8009096:	8a3a      	ldrh	r2, [r7, #16]
 8009098:	429a      	cmp	r2, r3
 800909a:	f200 832b 	bhi.w	80096f4 <tcp_input+0x754>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t*)p->next->payload;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	685b      	ldr	r3, [r3, #4]
 80090a4:	4a46      	ldr	r2, [pc, #280]	@ (80091c0 <tcp_input+0x220>)
 80090a6:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_header(p->next, -(s16_t)opt2len);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681a      	ldr	r2, [r3, #0]
 80090ac:	8a3b      	ldrh	r3, [r7, #16]
 80090ae:	425b      	negs	r3, r3
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	b21b      	sxth	r3, r3
 80090b4:	4619      	mov	r1, r3
 80090b6:	4610      	mov	r0, r2
 80090b8:	f7fe fb00 	bl	80076bc <pbuf_header>
    p->tot_len -= opt2len;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	891a      	ldrh	r2, [r3, #8]
 80090c0:	8a3b      	ldrh	r3, [r7, #16]
 80090c2:	1ad3      	subs	r3, r2, r3
 80090c4:	b29a      	uxth	r2, r3
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	895b      	ldrh	r3, [r3, #10]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d005      	beq.n	80090de <tcp_input+0x13e>
 80090d2:	4b3d      	ldr	r3, [pc, #244]	@ (80091c8 <tcp_input+0x228>)
 80090d4:	22cf      	movs	r2, #207	@ 0xcf
 80090d6:	493f      	ldr	r1, [pc, #252]	@ (80091d4 <tcp_input+0x234>)
 80090d8:	483d      	ldr	r0, [pc, #244]	@ (80091d0 <tcp_input+0x230>)
 80090da:	f006 f851 	bl	800f180 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	891a      	ldrh	r2, [r3, #8]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	891b      	ldrh	r3, [r3, #8]
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d005      	beq.n	80090f8 <tcp_input+0x158>
 80090ec:	4b36      	ldr	r3, [pc, #216]	@ (80091c8 <tcp_input+0x228>)
 80090ee:	22d0      	movs	r2, #208	@ 0xd0
 80090f0:	4939      	ldr	r1, [pc, #228]	@ (80091d8 <tcp_input+0x238>)
 80090f2:	4837      	ldr	r0, [pc, #220]	@ (80091d0 <tcp_input+0x230>)
 80090f4:	f006 f844 	bl	800f180 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80090f8:	4b2e      	ldr	r3, [pc, #184]	@ (80091b4 <tcp_input+0x214>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	881b      	ldrh	r3, [r3, #0]
 80090fe:	b29b      	uxth	r3, r3
 8009100:	4a2c      	ldr	r2, [pc, #176]	@ (80091b4 <tcp_input+0x214>)
 8009102:	6814      	ldr	r4, [r2, #0]
 8009104:	4618      	mov	r0, r3
 8009106:	f7fd f92a 	bl	800635e <lwip_htons>
 800910a:	4603      	mov	r3, r0
 800910c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800910e:	4b29      	ldr	r3, [pc, #164]	@ (80091b4 <tcp_input+0x214>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	885b      	ldrh	r3, [r3, #2]
 8009114:	b29b      	uxth	r3, r3
 8009116:	4a27      	ldr	r2, [pc, #156]	@ (80091b4 <tcp_input+0x214>)
 8009118:	6814      	ldr	r4, [r2, #0]
 800911a:	4618      	mov	r0, r3
 800911c:	f7fd f91f 	bl	800635e <lwip_htons>
 8009120:	4603      	mov	r3, r0
 8009122:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8009124:	4b23      	ldr	r3, [pc, #140]	@ (80091b4 <tcp_input+0x214>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	685b      	ldr	r3, [r3, #4]
 800912a:	4a22      	ldr	r2, [pc, #136]	@ (80091b4 <tcp_input+0x214>)
 800912c:	6814      	ldr	r4, [r2, #0]
 800912e:	4618      	mov	r0, r3
 8009130:	f7fd f922 	bl	8006378 <lwip_htonl>
 8009134:	4603      	mov	r3, r0
 8009136:	6063      	str	r3, [r4, #4]
 8009138:	6863      	ldr	r3, [r4, #4]
 800913a:	4a28      	ldr	r2, [pc, #160]	@ (80091dc <tcp_input+0x23c>)
 800913c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800913e:	4b1d      	ldr	r3, [pc, #116]	@ (80091b4 <tcp_input+0x214>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	689b      	ldr	r3, [r3, #8]
 8009144:	4a1b      	ldr	r2, [pc, #108]	@ (80091b4 <tcp_input+0x214>)
 8009146:	6814      	ldr	r4, [r2, #0]
 8009148:	4618      	mov	r0, r3
 800914a:	f7fd f915 	bl	8006378 <lwip_htonl>
 800914e:	4603      	mov	r3, r0
 8009150:	60a3      	str	r3, [r4, #8]
 8009152:	68a3      	ldr	r3, [r4, #8]
 8009154:	4a22      	ldr	r2, [pc, #136]	@ (80091e0 <tcp_input+0x240>)
 8009156:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8009158:	4b16      	ldr	r3, [pc, #88]	@ (80091b4 <tcp_input+0x214>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	89db      	ldrh	r3, [r3, #14]
 800915e:	b29b      	uxth	r3, r3
 8009160:	4a14      	ldr	r2, [pc, #80]	@ (80091b4 <tcp_input+0x214>)
 8009162:	6814      	ldr	r4, [r2, #0]
 8009164:	4618      	mov	r0, r3
 8009166:	f7fd f8fa 	bl	800635e <lwip_htons>
 800916a:	4603      	mov	r3, r0
 800916c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800916e:	4b11      	ldr	r3, [pc, #68]	@ (80091b4 <tcp_input+0x214>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	899b      	ldrh	r3, [r3, #12]
 8009174:	b29b      	uxth	r3, r3
 8009176:	4618      	mov	r0, r3
 8009178:	f7fd f8f1 	bl	800635e <lwip_htons>
 800917c:	4603      	mov	r3, r0
 800917e:	b2db      	uxtb	r3, r3
 8009180:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009184:	b2da      	uxtb	r2, r3
 8009186:	4b17      	ldr	r3, [pc, #92]	@ (80091e4 <tcp_input+0x244>)
 8009188:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	891b      	ldrh	r3, [r3, #8]
 800918e:	4a15      	ldr	r2, [pc, #84]	@ (80091e4 <tcp_input+0x244>)
 8009190:	7812      	ldrb	r2, [r2, #0]
 8009192:	f002 0203 	and.w	r2, r2, #3
 8009196:	2a00      	cmp	r2, #0
 8009198:	bf14      	ite	ne
 800919a:	2201      	movne	r2, #1
 800919c:	2200      	moveq	r2, #0
 800919e:	b2d2      	uxtb	r2, r2
 80091a0:	4413      	add	r3, r2
 80091a2:	b29a      	uxth	r2, r3
 80091a4:	4b10      	ldr	r3, [pc, #64]	@ (80091e8 <tcp_input+0x248>)
 80091a6:	801a      	strh	r2, [r3, #0]

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80091a8:	2300      	movs	r3, #0
 80091aa:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80091ac:	4b0f      	ldr	r3, [pc, #60]	@ (80091ec <tcp_input+0x24c>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	61fb      	str	r3, [r7, #28]
 80091b2:	e081      	b.n	80092b8 <tcp_input+0x318>
 80091b4:	200081c8 	.word	0x200081c8
 80091b8:	20004c44 	.word	0x20004c44
 80091bc:	200081cc 	.word	0x200081cc
 80091c0:	200081d0 	.word	0x200081d0
 80091c4:	200081ce 	.word	0x200081ce
 80091c8:	08010bec 	.word	0x08010bec
 80091cc:	08010c20 	.word	0x08010c20
 80091d0:	08010c30 	.word	0x08010c30
 80091d4:	08010c58 	.word	0x08010c58
 80091d8:	08010c64 	.word	0x08010c64
 80091dc:	200081d8 	.word	0x200081d8
 80091e0:	200081dc 	.word	0x200081dc
 80091e4:	200081e4 	.word	0x200081e4
 80091e8:	200081e2 	.word	0x200081e2
 80091ec:	200081ac 	.word	0x200081ac
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80091f0:	69fb      	ldr	r3, [r7, #28]
 80091f2:	7d1b      	ldrb	r3, [r3, #20]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d105      	bne.n	8009204 <tcp_input+0x264>
 80091f8:	4b6e      	ldr	r3, [pc, #440]	@ (80093b4 <tcp_input+0x414>)
 80091fa:	22e2      	movs	r2, #226	@ 0xe2
 80091fc:	496e      	ldr	r1, [pc, #440]	@ (80093b8 <tcp_input+0x418>)
 80091fe:	486f      	ldr	r0, [pc, #444]	@ (80093bc <tcp_input+0x41c>)
 8009200:	f005 ffbe 	bl	800f180 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8009204:	69fb      	ldr	r3, [r7, #28]
 8009206:	7d1b      	ldrb	r3, [r3, #20]
 8009208:	2b0a      	cmp	r3, #10
 800920a:	d105      	bne.n	8009218 <tcp_input+0x278>
 800920c:	4b69      	ldr	r3, [pc, #420]	@ (80093b4 <tcp_input+0x414>)
 800920e:	22e3      	movs	r2, #227	@ 0xe3
 8009210:	496b      	ldr	r1, [pc, #428]	@ (80093c0 <tcp_input+0x420>)
 8009212:	486a      	ldr	r0, [pc, #424]	@ (80093bc <tcp_input+0x41c>)
 8009214:	f005 ffb4 	bl	800f180 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8009218:	69fb      	ldr	r3, [r7, #28]
 800921a:	7d1b      	ldrb	r3, [r3, #20]
 800921c:	2b01      	cmp	r3, #1
 800921e:	d105      	bne.n	800922c <tcp_input+0x28c>
 8009220:	4b64      	ldr	r3, [pc, #400]	@ (80093b4 <tcp_input+0x414>)
 8009222:	22e4      	movs	r2, #228	@ 0xe4
 8009224:	4967      	ldr	r1, [pc, #412]	@ (80093c4 <tcp_input+0x424>)
 8009226:	4865      	ldr	r0, [pc, #404]	@ (80093bc <tcp_input+0x41c>)
 8009228:	f005 ffaa 	bl	800f180 <iprintf>
    if (pcb->remote_port == tcphdr->src &&
 800922c:	69fb      	ldr	r3, [r7, #28]
 800922e:	8b1a      	ldrh	r2, [r3, #24]
 8009230:	4b65      	ldr	r3, [pc, #404]	@ (80093c8 <tcp_input+0x428>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	881b      	ldrh	r3, [r3, #0]
 8009236:	b29b      	uxth	r3, r3
 8009238:	429a      	cmp	r2, r3
 800923a:	d138      	bne.n	80092ae <tcp_input+0x30e>
        pcb->local_port == tcphdr->dest &&
 800923c:	69fb      	ldr	r3, [r7, #28]
 800923e:	8ada      	ldrh	r2, [r3, #22]
 8009240:	4b61      	ldr	r3, [pc, #388]	@ (80093c8 <tcp_input+0x428>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	885b      	ldrh	r3, [r3, #2]
 8009246:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8009248:	429a      	cmp	r2, r3
 800924a:	d130      	bne.n	80092ae <tcp_input+0x30e>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800924c:	69fb      	ldr	r3, [r7, #28]
 800924e:	685a      	ldr	r2, [r3, #4]
 8009250:	4b5e      	ldr	r3, [pc, #376]	@ (80093cc <tcp_input+0x42c>)
 8009252:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8009254:	429a      	cmp	r2, r3
 8009256:	d12a      	bne.n	80092ae <tcp_input+0x30e>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8009258:	69fb      	ldr	r3, [r7, #28]
 800925a:	681a      	ldr	r2, [r3, #0]
 800925c:	4b5b      	ldr	r3, [pc, #364]	@ (80093cc <tcp_input+0x42c>)
 800925e:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8009260:	429a      	cmp	r2, r3
 8009262:	d124      	bne.n	80092ae <tcp_input+0x30e>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8009264:	69fb      	ldr	r3, [r7, #28]
 8009266:	68db      	ldr	r3, [r3, #12]
 8009268:	69fa      	ldr	r2, [r7, #28]
 800926a:	429a      	cmp	r2, r3
 800926c:	d105      	bne.n	800927a <tcp_input+0x2da>
 800926e:	4b51      	ldr	r3, [pc, #324]	@ (80093b4 <tcp_input+0x414>)
 8009270:	22ec      	movs	r2, #236	@ 0xec
 8009272:	4957      	ldr	r1, [pc, #348]	@ (80093d0 <tcp_input+0x430>)
 8009274:	4851      	ldr	r0, [pc, #324]	@ (80093bc <tcp_input+0x41c>)
 8009276:	f005 ff83 	bl	800f180 <iprintf>
      if (prev != NULL) {
 800927a:	69bb      	ldr	r3, [r7, #24]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d00a      	beq.n	8009296 <tcp_input+0x2f6>
        prev->next = pcb->next;
 8009280:	69fb      	ldr	r3, [r7, #28]
 8009282:	68da      	ldr	r2, [r3, #12]
 8009284:	69bb      	ldr	r3, [r7, #24]
 8009286:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8009288:	4b52      	ldr	r3, [pc, #328]	@ (80093d4 <tcp_input+0x434>)
 800928a:	681a      	ldr	r2, [r3, #0]
 800928c:	69fb      	ldr	r3, [r7, #28]
 800928e:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8009290:	4a50      	ldr	r2, [pc, #320]	@ (80093d4 <tcp_input+0x434>)
 8009292:	69fb      	ldr	r3, [r7, #28]
 8009294:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8009296:	69fb      	ldr	r3, [r7, #28]
 8009298:	68db      	ldr	r3, [r3, #12]
 800929a:	69fa      	ldr	r2, [r7, #28]
 800929c:	429a      	cmp	r2, r3
 800929e:	d10f      	bne.n	80092c0 <tcp_input+0x320>
 80092a0:	4b44      	ldr	r3, [pc, #272]	@ (80093b4 <tcp_input+0x414>)
 80092a2:	22f4      	movs	r2, #244	@ 0xf4
 80092a4:	494c      	ldr	r1, [pc, #304]	@ (80093d8 <tcp_input+0x438>)
 80092a6:	4845      	ldr	r0, [pc, #276]	@ (80093bc <tcp_input+0x41c>)
 80092a8:	f005 ff6a 	bl	800f180 <iprintf>
      break;
 80092ac:	e008      	b.n	80092c0 <tcp_input+0x320>
    }
    prev = pcb;
 80092ae:	69fb      	ldr	r3, [r7, #28]
 80092b0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80092b2:	69fb      	ldr	r3, [r7, #28]
 80092b4:	68db      	ldr	r3, [r3, #12]
 80092b6:	61fb      	str	r3, [r7, #28]
 80092b8:	69fb      	ldr	r3, [r7, #28]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d198      	bne.n	80091f0 <tcp_input+0x250>
 80092be:	e000      	b.n	80092c2 <tcp_input+0x322>
      break;
 80092c0:	bf00      	nop
  }

  if (pcb == NULL) {
 80092c2:	69fb      	ldr	r3, [r7, #28]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	f040 808f 	bne.w	80093e8 <tcp_input+0x448>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80092ca:	4b44      	ldr	r3, [pc, #272]	@ (80093dc <tcp_input+0x43c>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	61fb      	str	r3, [r7, #28]
 80092d0:	e02f      	b.n	8009332 <tcp_input+0x392>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80092d2:	69fb      	ldr	r3, [r7, #28]
 80092d4:	7d1b      	ldrb	r3, [r3, #20]
 80092d6:	2b0a      	cmp	r3, #10
 80092d8:	d005      	beq.n	80092e6 <tcp_input+0x346>
 80092da:	4b36      	ldr	r3, [pc, #216]	@ (80093b4 <tcp_input+0x414>)
 80092dc:	22fe      	movs	r2, #254	@ 0xfe
 80092de:	4940      	ldr	r1, [pc, #256]	@ (80093e0 <tcp_input+0x440>)
 80092e0:	4836      	ldr	r0, [pc, #216]	@ (80093bc <tcp_input+0x41c>)
 80092e2:	f005 ff4d 	bl	800f180 <iprintf>
      if (pcb->remote_port == tcphdr->src &&
 80092e6:	69fb      	ldr	r3, [r7, #28]
 80092e8:	8b1a      	ldrh	r2, [r3, #24]
 80092ea:	4b37      	ldr	r3, [pc, #220]	@ (80093c8 <tcp_input+0x428>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	881b      	ldrh	r3, [r3, #0]
 80092f0:	b29b      	uxth	r3, r3
 80092f2:	429a      	cmp	r2, r3
 80092f4:	d11a      	bne.n	800932c <tcp_input+0x38c>
          pcb->local_port == tcphdr->dest &&
 80092f6:	69fb      	ldr	r3, [r7, #28]
 80092f8:	8ada      	ldrh	r2, [r3, #22]
 80092fa:	4b33      	ldr	r3, [pc, #204]	@ (80093c8 <tcp_input+0x428>)
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	885b      	ldrh	r3, [r3, #2]
 8009300:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8009302:	429a      	cmp	r2, r3
 8009304:	d112      	bne.n	800932c <tcp_input+0x38c>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8009306:	69fb      	ldr	r3, [r7, #28]
 8009308:	685a      	ldr	r2, [r3, #4]
 800930a:	4b30      	ldr	r3, [pc, #192]	@ (80093cc <tcp_input+0x42c>)
 800930c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800930e:	429a      	cmp	r2, r3
 8009310:	d10c      	bne.n	800932c <tcp_input+0x38c>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8009312:	69fb      	ldr	r3, [r7, #28]
 8009314:	681a      	ldr	r2, [r3, #0]
 8009316:	4b2d      	ldr	r3, [pc, #180]	@ (80093cc <tcp_input+0x42c>)
 8009318:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800931a:	429a      	cmp	r2, r3
 800931c:	d106      	bne.n	800932c <tcp_input+0x38c>
        /* We don't really care enough to move this PCB to the front
           of the list since we are not very likely to receive that
           many segments for connections in TIME-WAIT. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for TIME_WAITing connection.\n"));
        tcp_timewait_input(pcb);
 800931e:	69f8      	ldr	r0, [r7, #28]
 8009320:	f000 fb16 	bl	8009950 <tcp_timewait_input>
        pbuf_free(p);
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f7fe f9ed 	bl	8007704 <pbuf_free>
        return;
 800932a:	e1e9      	b.n	8009700 <tcp_input+0x760>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800932c:	69fb      	ldr	r3, [r7, #28]
 800932e:	68db      	ldr	r3, [r3, #12]
 8009330:	61fb      	str	r3, [r7, #28]
 8009332:	69fb      	ldr	r3, [r7, #28]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d1cc      	bne.n	80092d2 <tcp_input+0x332>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8009338:	2300      	movs	r3, #0
 800933a:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800933c:	4b29      	ldr	r3, [pc, #164]	@ (80093e4 <tcp_input+0x444>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	617b      	str	r3, [r7, #20]
 8009342:	e019      	b.n	8009378 <tcp_input+0x3d8>
      if (lpcb->local_port == tcphdr->dest) {
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	8ada      	ldrh	r2, [r3, #22]
 8009348:	4b1f      	ldr	r3, [pc, #124]	@ (80093c8 <tcp_input+0x428>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	885b      	ldrh	r3, [r3, #2]
 800934e:	b29b      	uxth	r3, r3
 8009350:	429a      	cmp	r2, r3
 8009352:	d10c      	bne.n	800936e <tcp_input+0x3ce>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	681a      	ldr	r2, [r3, #0]
 8009358:	4b1c      	ldr	r3, [pc, #112]	@ (80093cc <tcp_input+0x42c>)
 800935a:	695b      	ldr	r3, [r3, #20]
 800935c:	429a      	cmp	r2, r3
 800935e:	d00f      	beq.n	8009380 <tcp_input+0x3e0>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d00d      	beq.n	8009382 <tcp_input+0x3e2>
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d009      	beq.n	8009382 <tcp_input+0x3e2>
            break;
 #endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	68db      	ldr	r3, [r3, #12]
 8009376:	617b      	str	r3, [r7, #20]
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d1e2      	bne.n	8009344 <tcp_input+0x3a4>
 800937e:	e000      	b.n	8009382 <tcp_input+0x3e2>
            break;
 8009380:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d02f      	beq.n	80093e8 <tcp_input+0x448>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8009388:	69bb      	ldr	r3, [r7, #24]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d00a      	beq.n	80093a4 <tcp_input+0x404>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	68da      	ldr	r2, [r3, #12]
 8009392:	69bb      	ldr	r3, [r7, #24]
 8009394:	60da      	str	r2, [r3, #12]
              /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8009396:	4b13      	ldr	r3, [pc, #76]	@ (80093e4 <tcp_input+0x444>)
 8009398:	681a      	ldr	r2, [r3, #0]
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	60da      	str	r2, [r3, #12]
              /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800939e:	4a11      	ldr	r2, [pc, #68]	@ (80093e4 <tcp_input+0x444>)
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }

      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for LISTENing connection.\n"));
      tcp_listen_input(lpcb);
 80093a4:	6978      	ldr	r0, [r7, #20]
 80093a6:	f000 f9f3 	bl	8009790 <tcp_listen_input>
      pbuf_free(p);
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f7fe f9aa 	bl	8007704 <pbuf_free>
      return;
 80093b0:	e1a6      	b.n	8009700 <tcp_input+0x760>
 80093b2:	bf00      	nop
 80093b4:	08010bec 	.word	0x08010bec
 80093b8:	08010c84 	.word	0x08010c84
 80093bc:	08010c30 	.word	0x08010c30
 80093c0:	08010cac 	.word	0x08010cac
 80093c4:	08010cd8 	.word	0x08010cd8
 80093c8:	200081c8 	.word	0x200081c8
 80093cc:	20004c44 	.word	0x20004c44
 80093d0:	08010d00 	.word	0x08010d00
 80093d4:	200081ac 	.word	0x200081ac
 80093d8:	08010d2c 	.word	0x08010d2c
 80093dc:	200081b0 	.word	0x200081b0
 80093e0:	08010d58 	.word	0x08010d58
 80093e4:	200081a8 	.word	0x200081a8
  tcp_debug_print_flags(TCPH_FLAGS(tcphdr));
  LWIP_DEBUGF(TCP_INPUT_DEBUG, ("-+-+-+-+-+-+-+-+-+-+-+-+-+-+\n"));
#endif /* TCP_INPUT_DEBUG */


  if (pcb != NULL) {
 80093e8:	69fb      	ldr	r3, [r7, #28]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	f000 8156 	beq.w	800969c <tcp_input+0x6fc>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80093f0:	4b94      	ldr	r3, [pc, #592]	@ (8009644 <tcp_input+0x6a4>)
 80093f2:	2200      	movs	r2, #0
 80093f4:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	891a      	ldrh	r2, [r3, #8]
 80093fa:	4b92      	ldr	r3, [pc, #584]	@ (8009644 <tcp_input+0x6a4>)
 80093fc:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80093fe:	4a91      	ldr	r2, [pc, #580]	@ (8009644 <tcp_input+0x6a4>)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8009404:	4b90      	ldr	r3, [pc, #576]	@ (8009648 <tcp_input+0x6a8>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4a8e      	ldr	r2, [pc, #568]	@ (8009644 <tcp_input+0x6a4>)
 800940a:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800940c:	4b8f      	ldr	r3, [pc, #572]	@ (800964c <tcp_input+0x6ac>)
 800940e:	2200      	movs	r2, #0
 8009410:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8009412:	4b8f      	ldr	r3, [pc, #572]	@ (8009650 <tcp_input+0x6b0>)
 8009414:	2200      	movs	r2, #0
 8009416:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8009418:	4b8e      	ldr	r3, [pc, #568]	@ (8009654 <tcp_input+0x6b4>)
 800941a:	2200      	movs	r2, #0
 800941c:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800941e:	4b8e      	ldr	r3, [pc, #568]	@ (8009658 <tcp_input+0x6b8>)
 8009420:	781b      	ldrb	r3, [r3, #0]
 8009422:	f003 0308 	and.w	r3, r3, #8
 8009426:	2b00      	cmp	r3, #0
 8009428:	d006      	beq.n	8009438 <tcp_input+0x498>
      p->flags |= PBUF_FLAG_PUSH;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	7b5b      	ldrb	r3, [r3, #13]
 800942e:	f043 0301 	orr.w	r3, r3, #1
 8009432:	b2da      	uxtb	r2, r3
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8009438:	69fb      	ldr	r3, [r7, #28]
 800943a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800943c:	2b00      	cmp	r3, #0
 800943e:	d017      	beq.n	8009470 <tcp_input+0x4d0>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8009440:	69f8      	ldr	r0, [r7, #28]
 8009442:	f7ff fa41 	bl	80088c8 <tcp_process_refused_data>
 8009446:	4603      	mov	r3, r0
 8009448:	f113 0f0d 	cmn.w	r3, #13
 800944c:	d007      	beq.n	800945e <tcp_input+0x4be>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800944e:	69fb      	ldr	r3, [r7, #28]
 8009450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8009452:	2b00      	cmp	r3, #0
 8009454:	d00c      	beq.n	8009470 <tcp_input+0x4d0>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8009456:	4b81      	ldr	r3, [pc, #516]	@ (800965c <tcp_input+0x6bc>)
 8009458:	881b      	ldrh	r3, [r3, #0]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d008      	beq.n	8009470 <tcp_input+0x4d0>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800945e:	69fb      	ldr	r3, [r7, #28]
 8009460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009462:	2b00      	cmp	r3, #0
 8009464:	f040 80e2 	bne.w	800962c <tcp_input+0x68c>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8009468:	69f8      	ldr	r0, [r7, #28]
 800946a:	f002 f9e9 	bl	800b840 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800946e:	e0dd      	b.n	800962c <tcp_input+0x68c>
      }
    }
    tcp_input_pcb = pcb;
 8009470:	4a7b      	ldr	r2, [pc, #492]	@ (8009660 <tcp_input+0x6c0>)
 8009472:	69fb      	ldr	r3, [r7, #28]
 8009474:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8009476:	69f8      	ldr	r0, [r7, #28]
 8009478:	f000 fad2 	bl	8009a20 <tcp_process>
 800947c:	4603      	mov	r3, r0
 800947e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8009480:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8009484:	f113 0f0d 	cmn.w	r3, #13
 8009488:	f000 80d2 	beq.w	8009630 <tcp_input+0x690>
      if (recv_flags & TF_RESET) {
 800948c:	4b70      	ldr	r3, [pc, #448]	@ (8009650 <tcp_input+0x6b0>)
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	f003 0308 	and.w	r3, r3, #8
 8009494:	2b00      	cmp	r3, #0
 8009496:	d016      	beq.n	80094c6 <tcp_input+0x526>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8009498:	69fb      	ldr	r3, [r7, #28]
 800949a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d008      	beq.n	80094b4 <tcp_input+0x514>
 80094a2:	69fb      	ldr	r3, [r7, #28]
 80094a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80094a8:	69fa      	ldr	r2, [r7, #28]
 80094aa:	6912      	ldr	r2, [r2, #16]
 80094ac:	f06f 010d 	mvn.w	r1, #13
 80094b0:	4610      	mov	r0, r2
 80094b2:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80094b4:	69f9      	ldr	r1, [r7, #28]
 80094b6:	486b      	ldr	r0, [pc, #428]	@ (8009664 <tcp_input+0x6c4>)
 80094b8:	f7ff fc5a 	bl	8008d70 <tcp_pcb_remove>
        memp_free(MEMP_TCP_PCB, pcb);
 80094bc:	69f9      	ldr	r1, [r7, #28]
 80094be:	2001      	movs	r0, #1
 80094c0:	f7fd fb42 	bl	8006b48 <memp_free>
 80094c4:	e0d7      	b.n	8009676 <tcp_input+0x6d6>
      } else {
        err = ERR_OK;
 80094c6:	2300      	movs	r3, #0
 80094c8:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80094ca:	4b62      	ldr	r3, [pc, #392]	@ (8009654 <tcp_input+0x6b4>)
 80094cc:	881b      	ldrh	r3, [r3, #0]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d01b      	beq.n	800950a <tcp_input+0x56a>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80094d2:	4b60      	ldr	r3, [pc, #384]	@ (8009654 <tcp_input+0x6b4>)
 80094d4:	881b      	ldrh	r3, [r3, #0]
 80094d6:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80094d8:	69fb      	ldr	r3, [r7, #28]
 80094da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d009      	beq.n	80094f4 <tcp_input+0x554>
 80094e0:	69fb      	ldr	r3, [r7, #28]
 80094e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80094e4:	69fa      	ldr	r2, [r7, #28]
 80094e6:	6910      	ldr	r0, [r2, #16]
 80094e8:	89fa      	ldrh	r2, [r7, #14]
 80094ea:	69f9      	ldr	r1, [r7, #28]
 80094ec:	4798      	blx	r3
 80094ee:	4603      	mov	r3, r0
 80094f0:	74fb      	strb	r3, [r7, #19]
 80094f2:	e001      	b.n	80094f8 <tcp_input+0x558>
 80094f4:	2300      	movs	r3, #0
 80094f6:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80094f8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80094fc:	f113 0f0d 	cmn.w	r3, #13
 8009500:	f000 8098 	beq.w	8009634 <tcp_input+0x694>
              goto aborted;
            }
          }
          recv_acked = 0;
 8009504:	4b53      	ldr	r3, [pc, #332]	@ (8009654 <tcp_input+0x6b4>)
 8009506:	2200      	movs	r2, #0
 8009508:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800950a:	69f8      	ldr	r0, [r7, #28]
 800950c:	f000 f90e 	bl	800972c <tcp_input_delayed_close>
 8009510:	4603      	mov	r3, r0
 8009512:	2b00      	cmp	r3, #0
 8009514:	f040 8090 	bne.w	8009638 <tcp_input+0x698>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8009518:	4b4c      	ldr	r3, [pc, #304]	@ (800964c <tcp_input+0x6ac>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d041      	beq.n	80095a4 <tcp_input+0x604>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8009520:	69fb      	ldr	r3, [r7, #28]
 8009522:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009524:	2b00      	cmp	r3, #0
 8009526:	d006      	beq.n	8009536 <tcp_input+0x596>
 8009528:	4b4f      	ldr	r3, [pc, #316]	@ (8009668 <tcp_input+0x6c8>)
 800952a:	f44f 72d2 	mov.w	r2, #420	@ 0x1a4
 800952e:	494f      	ldr	r1, [pc, #316]	@ (800966c <tcp_input+0x6cc>)
 8009530:	484f      	ldr	r0, [pc, #316]	@ (8009670 <tcp_input+0x6d0>)
 8009532:	f005 fe25 	bl	800f180 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8009536:	69fb      	ldr	r3, [r7, #28]
 8009538:	7e9b      	ldrb	r3, [r3, #26]
 800953a:	f003 0310 	and.w	r3, r3, #16
 800953e:	2b00      	cmp	r3, #0
 8009540:	d008      	beq.n	8009554 <tcp_input+0x5b4>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8009542:	4b42      	ldr	r3, [pc, #264]	@ (800964c <tcp_input+0x6ac>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	4618      	mov	r0, r3
 8009548:	f7fe f8dc 	bl	8007704 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800954c:	69f8      	ldr	r0, [r7, #28]
 800954e:	f7fe fddf 	bl	8008110 <tcp_abort>
            goto aborted;
 8009552:	e090      	b.n	8009676 <tcp_input+0x6d6>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8009554:	69fb      	ldr	r3, [r7, #28]
 8009556:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00c      	beq.n	8009578 <tcp_input+0x5d8>
 800955e:	69fb      	ldr	r3, [r7, #28]
 8009560:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80
 8009564:	69fb      	ldr	r3, [r7, #28]
 8009566:	6918      	ldr	r0, [r3, #16]
 8009568:	4b38      	ldr	r3, [pc, #224]	@ (800964c <tcp_input+0x6ac>)
 800956a:	681a      	ldr	r2, [r3, #0]
 800956c:	2300      	movs	r3, #0
 800956e:	69f9      	ldr	r1, [r7, #28]
 8009570:	47a0      	blx	r4
 8009572:	4603      	mov	r3, r0
 8009574:	74fb      	strb	r3, [r7, #19]
 8009576:	e008      	b.n	800958a <tcp_input+0x5ea>
 8009578:	4b34      	ldr	r3, [pc, #208]	@ (800964c <tcp_input+0x6ac>)
 800957a:	681a      	ldr	r2, [r3, #0]
 800957c:	2300      	movs	r3, #0
 800957e:	69f9      	ldr	r1, [r7, #28]
 8009580:	2000      	movs	r0, #0
 8009582:	f7ff fa53 	bl	8008a2c <tcp_recv_null>
 8009586:	4603      	mov	r3, r0
 8009588:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800958a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800958e:	f113 0f0d 	cmn.w	r3, #13
 8009592:	d053      	beq.n	800963c <tcp_input+0x69c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8009594:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d003      	beq.n	80095a4 <tcp_input+0x604>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800959c:	4b2b      	ldr	r3, [pc, #172]	@ (800964c <tcp_input+0x6ac>)
 800959e:	681a      	ldr	r2, [r3, #0]
 80095a0:	69fb      	ldr	r3, [r7, #28]
 80095a2:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80095a4:	4b2a      	ldr	r3, [pc, #168]	@ (8009650 <tcp_input+0x6b0>)
 80095a6:	781b      	ldrb	r3, [r3, #0]
 80095a8:	f003 0320 	and.w	r3, r3, #32
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d030      	beq.n	8009612 <tcp_input+0x672>
          if (pcb->refused_data != NULL) {
 80095b0:	69fb      	ldr	r3, [r7, #28]
 80095b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d009      	beq.n	80095cc <tcp_input+0x62c>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 80095b8:	69fb      	ldr	r3, [r7, #28]
 80095ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80095bc:	7b5a      	ldrb	r2, [r3, #13]
 80095be:	69fb      	ldr	r3, [r7, #28]
 80095c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80095c2:	f042 0220 	orr.w	r2, r2, #32
 80095c6:	b2d2      	uxtb	r2, r2
 80095c8:	735a      	strb	r2, [r3, #13]
 80095ca:	e022      	b.n	8009612 <tcp_input+0x672>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80095cc:	69fb      	ldr	r3, [r7, #28]
 80095ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095d0:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80095d4:	d005      	beq.n	80095e2 <tcp_input+0x642>
              pcb->rcv_wnd++;
 80095d6:	69fb      	ldr	r3, [r7, #28]
 80095d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095da:	3301      	adds	r3, #1
 80095dc:	b29a      	uxth	r2, r3
 80095de:	69fb      	ldr	r3, [r7, #28]
 80095e0:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80095e2:	69fb      	ldr	r3, [r7, #28]
 80095e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d00b      	beq.n	8009604 <tcp_input+0x664>
 80095ec:	69fb      	ldr	r3, [r7, #28]
 80095ee:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80
 80095f2:	69fb      	ldr	r3, [r7, #28]
 80095f4:	6918      	ldr	r0, [r3, #16]
 80095f6:	2300      	movs	r3, #0
 80095f8:	2200      	movs	r2, #0
 80095fa:	69f9      	ldr	r1, [r7, #28]
 80095fc:	47a0      	blx	r4
 80095fe:	4603      	mov	r3, r0
 8009600:	74fb      	strb	r3, [r7, #19]
 8009602:	e001      	b.n	8009608 <tcp_input+0x668>
 8009604:	2300      	movs	r3, #0
 8009606:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8009608:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800960c:	f113 0f0d 	cmn.w	r3, #13
 8009610:	d016      	beq.n	8009640 <tcp_input+0x6a0>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8009612:	4b13      	ldr	r3, [pc, #76]	@ (8009660 <tcp_input+0x6c0>)
 8009614:	2200      	movs	r2, #0
 8009616:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8009618:	69f8      	ldr	r0, [r7, #28]
 800961a:	f000 f887 	bl	800972c <tcp_input_delayed_close>
 800961e:	4603      	mov	r3, r0
 8009620:	2b00      	cmp	r3, #0
 8009622:	d127      	bne.n	8009674 <tcp_input+0x6d4>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8009624:	69f8      	ldr	r0, [r7, #28]
 8009626:	f002 f967 	bl	800b8f8 <tcp_output>
 800962a:	e024      	b.n	8009676 <tcp_input+0x6d6>
        goto aborted;
 800962c:	bf00      	nop
 800962e:	e022      	b.n	8009676 <tcp_input+0x6d6>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8009630:	bf00      	nop
 8009632:	e020      	b.n	8009676 <tcp_input+0x6d6>
              goto aborted;
 8009634:	bf00      	nop
 8009636:	e01e      	b.n	8009676 <tcp_input+0x6d6>
          goto aborted;
 8009638:	bf00      	nop
 800963a:	e01c      	b.n	8009676 <tcp_input+0x6d6>
            goto aborted;
 800963c:	bf00      	nop
 800963e:	e01a      	b.n	8009676 <tcp_input+0x6d6>
              goto aborted;
 8009640:	bf00      	nop
 8009642:	e018      	b.n	8009676 <tcp_input+0x6d6>
 8009644:	200081b8 	.word	0x200081b8
 8009648:	200081c8 	.word	0x200081c8
 800964c:	200081e8 	.word	0x200081e8
 8009650:	200081e5 	.word	0x200081e5
 8009654:	200081e0 	.word	0x200081e0
 8009658:	200081e4 	.word	0x200081e4
 800965c:	200081e2 	.word	0x200081e2
 8009660:	200081ec 	.word	0x200081ec
 8009664:	200081ac 	.word	0x200081ac
 8009668:	08010bec 	.word	0x08010bec
 800966c:	08010d88 	.word	0x08010d88
 8009670:	08010c30 	.word	0x08010c30
          goto aborted;
 8009674:	bf00      	nop
    tcp_input_pcb = NULL;
 8009676:	4b24      	ldr	r3, [pc, #144]	@ (8009708 <tcp_input+0x768>)
 8009678:	2200      	movs	r2, #0
 800967a:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800967c:	4b23      	ldr	r3, [pc, #140]	@ (800970c <tcp_input+0x76c>)
 800967e:	2200      	movs	r2, #0
 8009680:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL)
 8009682:	4b23      	ldr	r3, [pc, #140]	@ (8009710 <tcp_input+0x770>)
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d039      	beq.n	80096fe <tcp_input+0x75e>
    {
      pbuf_free(inseg.p);
 800968a:	4b21      	ldr	r3, [pc, #132]	@ (8009710 <tcp_input+0x770>)
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	4618      	mov	r0, r3
 8009690:	f7fe f838 	bl	8007704 <pbuf_free>
      inseg.p = NULL;
 8009694:	4b1e      	ldr	r3, [pc, #120]	@ (8009710 <tcp_input+0x770>)
 8009696:	2200      	movs	r2, #0
 8009698:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800969a:	e030      	b.n	80096fe <tcp_input+0x75e>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800969c:	4b1d      	ldr	r3, [pc, #116]	@ (8009714 <tcp_input+0x774>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	899b      	ldrh	r3, [r3, #12]
 80096a2:	b29b      	uxth	r3, r3
 80096a4:	4618      	mov	r0, r3
 80096a6:	f7fc fe5a 	bl	800635e <lwip_htons>
 80096aa:	4603      	mov	r3, r0
 80096ac:	f003 0304 	and.w	r3, r3, #4
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d115      	bne.n	80096e0 <tcp_input+0x740>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80096b4:	4b18      	ldr	r3, [pc, #96]	@ (8009718 <tcp_input+0x778>)
 80096b6:	6818      	ldr	r0, [r3, #0]
 80096b8:	4b18      	ldr	r3, [pc, #96]	@ (800971c <tcp_input+0x77c>)
 80096ba:	881b      	ldrh	r3, [r3, #0]
 80096bc:	461a      	mov	r2, r3
 80096be:	4b18      	ldr	r3, [pc, #96]	@ (8009720 <tcp_input+0x780>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80096c4:	4b13      	ldr	r3, [pc, #76]	@ (8009714 <tcp_input+0x774>)
 80096c6:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80096c8:	885b      	ldrh	r3, [r3, #2]
 80096ca:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80096cc:	4a11      	ldr	r2, [pc, #68]	@ (8009714 <tcp_input+0x774>)
 80096ce:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80096d0:	8812      	ldrh	r2, [r2, #0]
 80096d2:	b292      	uxth	r2, r2
 80096d4:	9201      	str	r2, [sp, #4]
 80096d6:	9300      	str	r3, [sp, #0]
 80096d8:	4b12      	ldr	r3, [pc, #72]	@ (8009724 <tcp_input+0x784>)
 80096da:	4a13      	ldr	r2, [pc, #76]	@ (8009728 <tcp_input+0x788>)
 80096dc:	f002 fb90 	bl	800be00 <tcp_rst>
    pbuf_free(p);
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f7fe f80f 	bl	8007704 <pbuf_free>
  return;
 80096e6:	e00a      	b.n	80096fe <tcp_input+0x75e>
    goto dropped;
 80096e8:	bf00      	nop
 80096ea:	e004      	b.n	80096f6 <tcp_input+0x756>
    goto dropped;
 80096ec:	bf00      	nop
 80096ee:	e002      	b.n	80096f6 <tcp_input+0x756>
    goto dropped;
 80096f0:	bf00      	nop
 80096f2:	e000      	b.n	80096f6 <tcp_input+0x756>
      goto dropped;
 80096f4:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f7fe f804 	bl	8007704 <pbuf_free>
 80096fc:	e000      	b.n	8009700 <tcp_input+0x760>
  return;
 80096fe:	bf00      	nop
}
 8009700:	3724      	adds	r7, #36	@ 0x24
 8009702:	46bd      	mov	sp, r7
 8009704:	bd90      	pop	{r4, r7, pc}
 8009706:	bf00      	nop
 8009708:	200081ec 	.word	0x200081ec
 800970c:	200081e8 	.word	0x200081e8
 8009710:	200081b8 	.word	0x200081b8
 8009714:	200081c8 	.word	0x200081c8
 8009718:	200081dc 	.word	0x200081dc
 800971c:	200081e2 	.word	0x200081e2
 8009720:	200081d8 	.word	0x200081d8
 8009724:	20004c54 	.word	0x20004c54
 8009728:	20004c58 	.word	0x20004c58

0800972c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b082      	sub	sp, #8
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  if (recv_flags & TF_CLOSED) {
 8009734:	4b14      	ldr	r3, [pc, #80]	@ (8009788 <tcp_input_delayed_close+0x5c>)
 8009736:	781b      	ldrb	r3, [r3, #0]
 8009738:	f003 0310 	and.w	r3, r3, #16
 800973c:	2b00      	cmp	r3, #0
 800973e:	d01d      	beq.n	800977c <tcp_input_delayed_close+0x50>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	7e9b      	ldrb	r3, [r3, #26]
 8009744:	f003 0310 	and.w	r3, r3, #16
 8009748:	2b00      	cmp	r3, #0
 800974a:	d10d      	bne.n	8009768 <tcp_input_delayed_close+0x3c>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009752:	2b00      	cmp	r3, #0
 8009754:	d008      	beq.n	8009768 <tcp_input_delayed_close+0x3c>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800975c:	687a      	ldr	r2, [r7, #4]
 800975e:	6912      	ldr	r2, [r2, #16]
 8009760:	f06f 010e 	mvn.w	r1, #14
 8009764:	4610      	mov	r0, r2
 8009766:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8009768:	6879      	ldr	r1, [r7, #4]
 800976a:	4808      	ldr	r0, [pc, #32]	@ (800978c <tcp_input_delayed_close+0x60>)
 800976c:	f7ff fb00 	bl	8008d70 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 8009770:	6879      	ldr	r1, [r7, #4]
 8009772:	2001      	movs	r0, #1
 8009774:	f7fd f9e8 	bl	8006b48 <memp_free>
    return 1;
 8009778:	2301      	movs	r3, #1
 800977a:	e000      	b.n	800977e <tcp_input_delayed_close+0x52>
  }
  return 0;
 800977c:	2300      	movs	r3, #0
}
 800977e:	4618      	mov	r0, r3
 8009780:	3708      	adds	r7, #8
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}
 8009786:	bf00      	nop
 8009788:	200081e5 	.word	0x200081e5
 800978c:	200081ac 	.word	0x200081ac

08009790 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b088      	sub	sp, #32
 8009794:	af02      	add	r7, sp, #8
 8009796:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8009798:	4b63      	ldr	r3, [pc, #396]	@ (8009928 <tcp_listen_input+0x198>)
 800979a:	781b      	ldrb	r3, [r3, #0]
 800979c:	f003 0304 	and.w	r3, r3, #4
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	f040 80bb 	bne.w	800991c <tcp_listen_input+0x18c>
    return;
  }

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80097a6:	4b60      	ldr	r3, [pc, #384]	@ (8009928 <tcp_listen_input+0x198>)
 80097a8:	781b      	ldrb	r3, [r3, #0]
 80097aa:	f003 0310 	and.w	r3, r3, #16
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d016      	beq.n	80097e0 <tcp_listen_input+0x50>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80097b2:	4b5e      	ldr	r3, [pc, #376]	@ (800992c <tcp_listen_input+0x19c>)
 80097b4:	6818      	ldr	r0, [r3, #0]
 80097b6:	4b5e      	ldr	r3, [pc, #376]	@ (8009930 <tcp_listen_input+0x1a0>)
 80097b8:	881b      	ldrh	r3, [r3, #0]
 80097ba:	461a      	mov	r2, r3
 80097bc:	4b5d      	ldr	r3, [pc, #372]	@ (8009934 <tcp_listen_input+0x1a4>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	18d1      	adds	r1, r2, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80097c2:	4b5d      	ldr	r3, [pc, #372]	@ (8009938 <tcp_listen_input+0x1a8>)
 80097c4:	681b      	ldr	r3, [r3, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80097c6:	885b      	ldrh	r3, [r3, #2]
 80097c8:	b29b      	uxth	r3, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80097ca:	4a5b      	ldr	r2, [pc, #364]	@ (8009938 <tcp_listen_input+0x1a8>)
 80097cc:	6812      	ldr	r2, [r2, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80097ce:	8812      	ldrh	r2, [r2, #0]
 80097d0:	b292      	uxth	r2, r2
 80097d2:	9201      	str	r2, [sp, #4]
 80097d4:	9300      	str	r3, [sp, #0]
 80097d6:	4b59      	ldr	r3, [pc, #356]	@ (800993c <tcp_listen_input+0x1ac>)
 80097d8:	4a59      	ldr	r2, [pc, #356]	@ (8009940 <tcp_listen_input+0x1b0>)
 80097da:	f002 fb11 	bl	800be00 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 80097de:	e09f      	b.n	8009920 <tcp_listen_input+0x190>
  } else if (flags & TCP_SYN) {
 80097e0:	4b51      	ldr	r3, [pc, #324]	@ (8009928 <tcp_listen_input+0x198>)
 80097e2:	781b      	ldrb	r3, [r3, #0]
 80097e4:	f003 0302 	and.w	r3, r3, #2
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	f000 8099 	beq.w	8009920 <tcp_listen_input+0x190>
    npcb = tcp_alloc(pcb->prio);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	7d5b      	ldrb	r3, [r3, #21]
 80097f2:	4618      	mov	r0, r3
 80097f4:	f7ff f9f8 	bl	8008be8 <tcp_alloc>
 80097f8:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d111      	bne.n	8009824 <tcp_listen_input+0x94>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	699b      	ldr	r3, [r3, #24]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d00a      	beq.n	800981e <tcp_listen_input+0x8e>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	699b      	ldr	r3, [r3, #24]
 800980c:	687a      	ldr	r2, [r7, #4]
 800980e:	6910      	ldr	r0, [r2, #16]
 8009810:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009814:	2100      	movs	r1, #0
 8009816:	4798      	blx	r3
 8009818:	4603      	mov	r3, r0
 800981a:	73bb      	strb	r3, [r7, #14]
      return;
 800981c:	e081      	b.n	8009922 <tcp_listen_input+0x192>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800981e:	23f0      	movs	r3, #240	@ 0xf0
 8009820:	73bb      	strb	r3, [r7, #14]
      return;
 8009822:	e07e      	b.n	8009922 <tcp_listen_input+0x192>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8009824:	4b47      	ldr	r3, [pc, #284]	@ (8009944 <tcp_listen_input+0x1b4>)
 8009826:	695a      	ldr	r2, [r3, #20]
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800982c:	4b45      	ldr	r3, [pc, #276]	@ (8009944 <tcp_listen_input+0x1b4>)
 800982e:	691a      	ldr	r2, [r3, #16]
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	8ada      	ldrh	r2, [r3, #22]
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800983c:	4b3e      	ldr	r3, [pc, #248]	@ (8009938 <tcp_listen_input+0x1a8>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	881b      	ldrh	r3, [r3, #0]
 8009842:	b29a      	uxth	r2, r3
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	2203      	movs	r2, #3
 800984c:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800984e:	4b39      	ldr	r3, [pc, #228]	@ (8009934 <tcp_listen_input+0x1a4>)
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	1c5a      	adds	r2, r3, #1
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8009858:	697b      	ldr	r3, [r7, #20]
 800985a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8009860:	6978      	ldr	r0, [r7, #20]
 8009862:	f7ff fb01 	bl	8008e68 <tcp_next_iss>
 8009866:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8009868:	697b      	ldr	r3, [r7, #20]
 800986a:	693a      	ldr	r2, [r7, #16]
 800986c:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->snd_nxt = iss;
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	693a      	ldr	r2, [r7, #16]
 8009872:	64da      	str	r2, [r3, #76]	@ 0x4c
    npcb->lastack = iss;
 8009874:	697b      	ldr	r3, [r7, #20]
 8009876:	693a      	ldr	r2, [r7, #16]
 8009878:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800987a:	697b      	ldr	r3, [r7, #20]
 800987c:	693a      	ldr	r2, [r7, #16]
 800987e:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8009880:	4b2c      	ldr	r3, [pc, #176]	@ (8009934 <tcp_listen_input+0x1a4>)
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	1e5a      	subs	r2, r3, #1
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->callback_arg = pcb->callback_arg;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	691a      	ldr	r2, [r3, #16]
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	687a      	ldr	r2, [r7, #4]
 8009896:	679a      	str	r2, [r3, #120]	@ 0x78
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	7a1b      	ldrb	r3, [r3, #8]
 800989c:	f003 030c 	and.w	r3, r3, #12
 80098a0:	b2da      	uxtb	r2, r3
 80098a2:	697b      	ldr	r3, [r7, #20]
 80098a4:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80098a6:	4b28      	ldr	r3, [pc, #160]	@ (8009948 <tcp_listen_input+0x1b8>)
 80098a8:	681a      	ldr	r2, [r3, #0]
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	60da      	str	r2, [r3, #12]
 80098ae:	4a26      	ldr	r2, [pc, #152]	@ (8009948 <tcp_listen_input+0x1b8>)
 80098b0:	697b      	ldr	r3, [r7, #20]
 80098b2:	6013      	str	r3, [r2, #0]
 80098b4:	f002 fcec 	bl	800c290 <tcp_timer_needed>
 80098b8:	4b24      	ldr	r3, [pc, #144]	@ (800994c <tcp_listen_input+0x1bc>)
 80098ba:	2201      	movs	r2, #1
 80098bc:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 80098be:	6978      	ldr	r0, [r7, #20]
 80098c0:	f001 fd0c 	bl	800b2dc <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 80098c4:	4b1c      	ldr	r3, [pc, #112]	@ (8009938 <tcp_listen_input+0x1a8>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	89db      	ldrh	r3, [r3, #14]
 80098ca:	b29a      	uxth	r2, r3
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    npcb->snd_wnd_max = npcb->snd_wnd;
 80098d2:	697b      	ldr	r3, [r7, #20]
 80098d4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80098d8:	697b      	ldr	r3, [r7, #20]
 80098da:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 80098e2:	697b      	ldr	r3, [r7, #20]
 80098e4:	3304      	adds	r3, #4
 80098e6:	4619      	mov	r1, r3
 80098e8:	4610      	mov	r0, r2
 80098ea:	f7ff fad3 	bl	8008e94 <tcp_eff_send_mss_impl>
 80098ee:	4603      	mov	r3, r0
 80098f0:	461a      	mov	r2, r3
 80098f2:	697b      	ldr	r3, [r7, #20]
 80098f4:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 80098f6:	2112      	movs	r1, #18
 80098f8:	6978      	ldr	r0, [r7, #20]
 80098fa:	f001 fea5 	bl	800b648 <tcp_enqueue_flags>
 80098fe:	4603      	mov	r3, r0
 8009900:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8009902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d004      	beq.n	8009914 <tcp_listen_input+0x184>
      tcp_abandon(npcb, 0);
 800990a:	2100      	movs	r1, #0
 800990c:	6978      	ldr	r0, [r7, #20]
 800990e:	f7fe fb4d 	bl	8007fac <tcp_abandon>
      return;
 8009912:	e006      	b.n	8009922 <tcp_listen_input+0x192>
    tcp_output(npcb);
 8009914:	6978      	ldr	r0, [r7, #20]
 8009916:	f001 ffef 	bl	800b8f8 <tcp_output>
  return;
 800991a:	e001      	b.n	8009920 <tcp_listen_input+0x190>
    return;
 800991c:	bf00      	nop
 800991e:	e000      	b.n	8009922 <tcp_listen_input+0x192>
  return;
 8009920:	bf00      	nop
}
 8009922:	3718      	adds	r7, #24
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}
 8009928:	200081e4 	.word	0x200081e4
 800992c:	200081dc 	.word	0x200081dc
 8009930:	200081e2 	.word	0x200081e2
 8009934:	200081d8 	.word	0x200081d8
 8009938:	200081c8 	.word	0x200081c8
 800993c:	20004c54 	.word	0x20004c54
 8009940:	20004c58 	.word	0x20004c58
 8009944:	20004c44 	.word	0x20004c44
 8009948:	200081ac 	.word	0x200081ac
 800994c:	200081b4 	.word	0x200081b4

08009950 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b084      	sub	sp, #16
 8009954:	af02      	add	r7, sp, #8
 8009956:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8009958:	4b29      	ldr	r3, [pc, #164]	@ (8009a00 <tcp_timewait_input+0xb0>)
 800995a:	781b      	ldrb	r3, [r3, #0]
 800995c:	f003 0304 	and.w	r3, r3, #4
 8009960:	2b00      	cmp	r3, #0
 8009962:	d146      	bne.n	80099f2 <tcp_timewait_input+0xa2>
    return;
  }
  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8009964:	4b26      	ldr	r3, [pc, #152]	@ (8009a00 <tcp_timewait_input+0xb0>)
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	f003 0302 	and.w	r3, r3, #2
 800996c:	2b00      	cmp	r3, #0
 800996e:	d027      	beq.n	80099c0 <tcp_timewait_input+0x70>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8009970:	4b24      	ldr	r3, [pc, #144]	@ (8009a04 <tcp_timewait_input+0xb4>)
 8009972:	681a      	ldr	r2, [r3, #0]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009978:	1ad3      	subs	r3, r2, r3
 800997a:	2b00      	cmp	r3, #0
 800997c:	db2a      	blt.n	80099d4 <tcp_timewait_input+0x84>
 800997e:	4b21      	ldr	r3, [pc, #132]	@ (8009a04 <tcp_timewait_input+0xb4>)
 8009980:	681a      	ldr	r2, [r3, #0]
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009986:	6879      	ldr	r1, [r7, #4]
 8009988:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800998a:	440b      	add	r3, r1
 800998c:	1ad3      	subs	r3, r2, r3
 800998e:	2b00      	cmp	r3, #0
 8009990:	dc20      	bgt.n	80099d4 <tcp_timewait_input+0x84>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8009992:	4b1d      	ldr	r3, [pc, #116]	@ (8009a08 <tcp_timewait_input+0xb8>)
 8009994:	6818      	ldr	r0, [r3, #0]
 8009996:	4b1d      	ldr	r3, [pc, #116]	@ (8009a0c <tcp_timewait_input+0xbc>)
 8009998:	881b      	ldrh	r3, [r3, #0]
 800999a:	461a      	mov	r2, r3
 800999c:	4b19      	ldr	r3, [pc, #100]	@ (8009a04 <tcp_timewait_input+0xb4>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80099a2:	4b1b      	ldr	r3, [pc, #108]	@ (8009a10 <tcp_timewait_input+0xc0>)
 80099a4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80099a6:	885b      	ldrh	r3, [r3, #2]
 80099a8:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80099aa:	4a19      	ldr	r2, [pc, #100]	@ (8009a10 <tcp_timewait_input+0xc0>)
 80099ac:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80099ae:	8812      	ldrh	r2, [r2, #0]
 80099b0:	b292      	uxth	r2, r2
 80099b2:	9201      	str	r2, [sp, #4]
 80099b4:	9300      	str	r3, [sp, #0]
 80099b6:	4b17      	ldr	r3, [pc, #92]	@ (8009a14 <tcp_timewait_input+0xc4>)
 80099b8:	4a17      	ldr	r2, [pc, #92]	@ (8009a18 <tcp_timewait_input+0xc8>)
 80099ba:	f002 fa21 	bl	800be00 <tcp_rst>
      return;
 80099be:	e01b      	b.n	80099f8 <tcp_timewait_input+0xa8>
    }
  } else if (flags & TCP_FIN) {
 80099c0:	4b0f      	ldr	r3, [pc, #60]	@ (8009a00 <tcp_timewait_input+0xb0>)
 80099c2:	781b      	ldrb	r3, [r3, #0]
 80099c4:	f003 0301 	and.w	r3, r3, #1
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d003      	beq.n	80099d4 <tcp_timewait_input+0x84>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 80099cc:	4b13      	ldr	r3, [pc, #76]	@ (8009a1c <tcp_timewait_input+0xcc>)
 80099ce:	681a      	ldr	r2, [r3, #0]
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 80099d4:	4b0d      	ldr	r3, [pc, #52]	@ (8009a0c <tcp_timewait_input+0xbc>)
 80099d6:	881b      	ldrh	r3, [r3, #0]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d00c      	beq.n	80099f6 <tcp_timewait_input+0xa6>
    /* Acknowledge data, FIN or out-of-window SYN */
    pcb->flags |= TF_ACK_NOW;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	7e9b      	ldrb	r3, [r3, #26]
 80099e0:	f043 0302 	orr.w	r3, r3, #2
 80099e4:	b2da      	uxtb	r2, r3
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	f001 ff84 	bl	800b8f8 <tcp_output>
  }
  return;
 80099f0:	e001      	b.n	80099f6 <tcp_timewait_input+0xa6>
    return;
 80099f2:	bf00      	nop
 80099f4:	e000      	b.n	80099f8 <tcp_timewait_input+0xa8>
  return;
 80099f6:	bf00      	nop
}
 80099f8:	3708      	adds	r7, #8
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}
 80099fe:	bf00      	nop
 8009a00:	200081e4 	.word	0x200081e4
 8009a04:	200081d8 	.word	0x200081d8
 8009a08:	200081dc 	.word	0x200081dc
 8009a0c:	200081e2 	.word	0x200081e2
 8009a10:	200081c8 	.word	0x200081c8
 8009a14:	20004c54 	.word	0x20004c54
 8009a18:	20004c58 	.word	0x20004c58
 8009a1c:	200081a0 	.word	0x200081a0

08009a20 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b08a      	sub	sp, #40	@ 0x28
 8009a24:	af02      	add	r7, sp, #8
 8009a26:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8009a28:	2300      	movs	r3, #0
 8009a2a:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	76bb      	strb	r3, [r7, #26]

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8009a30:	4b93      	ldr	r3, [pc, #588]	@ (8009c80 <tcp_process+0x260>)
 8009a32:	781b      	ldrb	r3, [r3, #0]
 8009a34:	f003 0304 	and.w	r3, r3, #4
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d04e      	beq.n	8009ada <tcp_process+0xba>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	7d1b      	ldrb	r3, [r3, #20]
 8009a40:	2b02      	cmp	r3, #2
 8009a42:	d108      	bne.n	8009a56 <tcp_process+0x36>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009a48:	4b8e      	ldr	r3, [pc, #568]	@ (8009c84 <tcp_process+0x264>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	429a      	cmp	r2, r3
 8009a4e:	d123      	bne.n	8009a98 <tcp_process+0x78>
        acceptable = 1;
 8009a50:	2301      	movs	r3, #1
 8009a52:	76fb      	strb	r3, [r7, #27]
 8009a54:	e020      	b.n	8009a98 <tcp_process+0x78>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009a5a:	4b8b      	ldr	r3, [pc, #556]	@ (8009c88 <tcp_process+0x268>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	d102      	bne.n	8009a68 <tcp_process+0x48>
        acceptable = 1;
 8009a62:	2301      	movs	r3, #1
 8009a64:	76fb      	strb	r3, [r7, #27]
 8009a66:	e017      	b.n	8009a98 <tcp_process+0x78>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8009a68:	4b87      	ldr	r3, [pc, #540]	@ (8009c88 <tcp_process+0x268>)
 8009a6a:	681a      	ldr	r2, [r3, #0]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a70:	1ad3      	subs	r3, r2, r3
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	db10      	blt.n	8009a98 <tcp_process+0x78>
 8009a76:	4b84      	ldr	r3, [pc, #528]	@ (8009c88 <tcp_process+0x268>)
 8009a78:	681a      	ldr	r2, [r3, #0]
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a7e:	6879      	ldr	r1, [r7, #4]
 8009a80:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8009a82:	440b      	add	r3, r1
 8009a84:	1ad3      	subs	r3, r2, r3
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	dc06      	bgt.n	8009a98 <tcp_process+0x78>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we only send an ACK
           and wait for a re-send with matching sequence number.
           This violates RFC 793, but is required to protection against
           CVE-2004-0230 (RST spoofing attack). */
        tcp_ack_now(pcb);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	7e9b      	ldrb	r3, [r3, #26]
 8009a8e:	f043 0302 	orr.w	r3, r3, #2
 8009a92:	b2da      	uxtb	r2, r3
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	769a      	strb	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8009a98:	7efb      	ldrb	r3, [r7, #27]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d01b      	beq.n	8009ad6 <tcp_process+0xb6>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	7d1b      	ldrb	r3, [r3, #20]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d106      	bne.n	8009ab4 <tcp_process+0x94>
 8009aa6:	4b79      	ldr	r3, [pc, #484]	@ (8009c8c <tcp_process+0x26c>)
 8009aa8:	f240 22e7 	movw	r2, #743	@ 0x2e7
 8009aac:	4978      	ldr	r1, [pc, #480]	@ (8009c90 <tcp_process+0x270>)
 8009aae:	4879      	ldr	r0, [pc, #484]	@ (8009c94 <tcp_process+0x274>)
 8009ab0:	f005 fb66 	bl	800f180 <iprintf>
      recv_flags |= TF_RESET;
 8009ab4:	4b78      	ldr	r3, [pc, #480]	@ (8009c98 <tcp_process+0x278>)
 8009ab6:	781b      	ldrb	r3, [r3, #0]
 8009ab8:	f043 0308 	orr.w	r3, r3, #8
 8009abc:	b2da      	uxtb	r2, r3
 8009abe:	4b76      	ldr	r3, [pc, #472]	@ (8009c98 <tcp_process+0x278>)
 8009ac0:	701a      	strb	r2, [r3, #0]
      pcb->flags &= ~TF_ACK_DELAY;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	7e9b      	ldrb	r3, [r3, #26]
 8009ac6:	f023 0301 	bic.w	r3, r3, #1
 8009aca:	b2da      	uxtb	r2, r3
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	769a      	strb	r2, [r3, #26]
      return ERR_RST;
 8009ad0:	f06f 030d 	mvn.w	r3, #13
 8009ad4:	e348      	b.n	800a168 <tcp_process+0x748>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      return ERR_OK;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	e346      	b.n	800a168 <tcp_process+0x748>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8009ada:	4b69      	ldr	r3, [pc, #420]	@ (8009c80 <tcp_process+0x260>)
 8009adc:	781b      	ldrb	r3, [r3, #0]
 8009ade:	f003 0302 	and.w	r3, r3, #2
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d010      	beq.n	8009b08 <tcp_process+0xe8>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	7d1b      	ldrb	r3, [r3, #20]
 8009aea:	2b02      	cmp	r3, #2
 8009aec:	d00c      	beq.n	8009b08 <tcp_process+0xe8>
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	7d1b      	ldrb	r3, [r3, #20]
 8009af2:	2b03      	cmp	r3, #3
 8009af4:	d008      	beq.n	8009b08 <tcp_process+0xe8>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	7e9b      	ldrb	r3, [r3, #26]
 8009afa:	f043 0302 	orr.w	r3, r3, #2
 8009afe:	b2da      	uxtb	r2, r3
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	769a      	strb	r2, [r3, #26]
    return ERR_OK;
 8009b04:	2300      	movs	r3, #0
 8009b06:	e32f      	b.n	800a168 <tcp_process+0x748>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	7e9b      	ldrb	r3, [r3, #26]
 8009b0c:	f003 0310 	and.w	r3, r3, #16
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d103      	bne.n	8009b1c <tcp_process+0xfc>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8009b14:	4b61      	ldr	r3, [pc, #388]	@ (8009c9c <tcp_process+0x27c>)
 8009b16:	681a      	ldr	r2, [r3, #0]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	f883 2096 	strb.w	r2, [r3, #150]	@ 0x96

  tcp_parseopt(pcb);
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	f001 fbd9 	bl	800b2dc <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	7d1b      	ldrb	r3, [r3, #20]
 8009b2e:	3b02      	subs	r3, #2
 8009b30:	2b07      	cmp	r3, #7
 8009b32:	f200 8309 	bhi.w	800a148 <tcp_process+0x728>
 8009b36:	a201      	add	r2, pc, #4	@ (adr r2, 8009b3c <tcp_process+0x11c>)
 8009b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b3c:	08009b5d 	.word	0x08009b5d
 8009b40:	08009d53 	.word	0x08009d53
 8009b44:	08009eab 	.word	0x08009eab
 8009b48:	08009ed5 	.word	0x08009ed5
 8009b4c:	08009ff7 	.word	0x08009ff7
 8009b50:	08009eab 	.word	0x08009eab
 8009b54:	0800a083 	.word	0x0800a083
 8009b58:	0800a113 	.word	0x0800a113
  case SYN_SENT:
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
     pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    /* received SYN ACK with expected sequence number? */
    if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8009b5c:	4b48      	ldr	r3, [pc, #288]	@ (8009c80 <tcp_process+0x260>)
 8009b5e:	781b      	ldrb	r3, [r3, #0]
 8009b60:	f003 0310 	and.w	r3, r3, #16
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	f000 80ca 	beq.w	8009cfe <tcp_process+0x2de>
 8009b6a:	4b45      	ldr	r3, [pc, #276]	@ (8009c80 <tcp_process+0x260>)
 8009b6c:	781b      	ldrb	r3, [r3, #0]
 8009b6e:	f003 0302 	and.w	r3, r3, #2
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	f000 80c3 	beq.w	8009cfe <tcp_process+0x2de>
        && (ackno == pcb->lastack + 1)) {
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b7c:	1c5a      	adds	r2, r3, #1
 8009b7e:	4b41      	ldr	r3, [pc, #260]	@ (8009c84 <tcp_process+0x264>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	429a      	cmp	r2, r3
 8009b84:	f040 80bb 	bne.w	8009cfe <tcp_process+0x2de>
      pcb->rcv_nxt = seqno + 1;
 8009b88:	4b3f      	ldr	r3, [pc, #252]	@ (8009c88 <tcp_process+0x268>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	1c5a      	adds	r2, r3, #1
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	625a      	str	r2, [r3, #36]	@ 0x24
      pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	62da      	str	r2, [r3, #44]	@ 0x2c
      pcb->lastack = ackno;
 8009b9a:	4b3a      	ldr	r3, [pc, #232]	@ (8009c84 <tcp_process+0x264>)
 8009b9c:	681a      	ldr	r2, [r3, #0]
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	645a      	str	r2, [r3, #68]	@ 0x44
      pcb->snd_wnd = tcphdr->wnd;
 8009ba2:	4b3f      	ldr	r3, [pc, #252]	@ (8009ca0 <tcp_process+0x280>)
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	89db      	ldrh	r3, [r3, #14]
 8009ba8:	b29a      	uxth	r2, r3
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      pcb->snd_wnd_max = pcb->snd_wnd;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8009bbc:	4b32      	ldr	r3, [pc, #200]	@ (8009c88 <tcp_process+0x268>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	1e5a      	subs	r2, r3, #1
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	651a      	str	r2, [r3, #80]	@ 0x50
      pcb->state = ESTABLISHED;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2204      	movs	r2, #4
 8009bca:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	3304      	adds	r3, #4
 8009bd4:	4619      	mov	r1, r3
 8009bd6:	4610      	mov	r0, r2
 8009bd8:	f7ff f95c 	bl	8008e94 <tcp_eff_send_mss_impl>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	461a      	mov	r2, r3
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8009be8:	005b      	lsls	r3, r3, #1
 8009bea:	f241 121c 	movw	r2, #4380	@ 0x111c
 8009bee:	429a      	cmp	r2, r3
 8009bf0:	bf38      	it	cc
 8009bf2:	461a      	movcc	r2, r3
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8009bf8:	009b      	lsls	r3, r3, #2
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	bf28      	it	cs
 8009bfe:	4613      	movcs	r3, r2
 8009c00:	b29a      	uxth	r2, r3
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                   " ssthresh %"TCPWNDSIZE_F"\n",
                                   pcb->cwnd, pcb->ssthresh));
      LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d106      	bne.n	8009c20 <tcp_process+0x200>
 8009c12:	4b1e      	ldr	r3, [pc, #120]	@ (8009c8c <tcp_process+0x26c>)
 8009c14:	f240 321a 	movw	r2, #794	@ 0x31a
 8009c18:	4922      	ldr	r1, [pc, #136]	@ (8009ca4 <tcp_process+0x284>)
 8009c1a:	481e      	ldr	r0, [pc, #120]	@ (8009c94 <tcp_process+0x274>)
 8009c1c:	f005 fab0 	bl	800f180 <iprintf>
      --pcb->snd_queuelen;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009c26:	3b01      	subs	r3, #1
 8009c28:	b29a      	uxth	r2, r3
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
      rseg = pcb->unacked;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c34:	61fb      	str	r3, [r7, #28]
      if (rseg == NULL) {
 8009c36:	69fb      	ldr	r3, [r7, #28]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d111      	bne.n	8009c60 <tcp_process+0x240>
        /* might happen if tcp_output fails in tcp_rexmit_rto()
           in which case the segment is on the unsent list */
        rseg = pcb->unsent;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009c40:	61fb      	str	r3, [r7, #28]
        LWIP_ASSERT("no segment to free", rseg != NULL);
 8009c42:	69fb      	ldr	r3, [r7, #28]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d106      	bne.n	8009c56 <tcp_process+0x236>
 8009c48:	4b10      	ldr	r3, [pc, #64]	@ (8009c8c <tcp_process+0x26c>)
 8009c4a:	f240 3222 	movw	r2, #802	@ 0x322
 8009c4e:	4916      	ldr	r1, [pc, #88]	@ (8009ca8 <tcp_process+0x288>)
 8009c50:	4810      	ldr	r0, [pc, #64]	@ (8009c94 <tcp_process+0x274>)
 8009c52:	f005 fa95 	bl	800f180 <iprintf>
        pcb->unsent = rseg->next;
 8009c56:	69fb      	ldr	r3, [r7, #28]
 8009c58:	681a      	ldr	r2, [r3, #0]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	669a      	str	r2, [r3, #104]	@ 0x68
 8009c5e:	e003      	b.n	8009c68 <tcp_process+0x248>
      } else {
        pcb->unacked = rseg->next;
 8009c60:	69fb      	ldr	r3, [r7, #28]
 8009c62:	681a      	ldr	r2, [r3, #0]
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      tcp_seg_free(rseg);
 8009c68:	69f8      	ldr	r0, [r7, #28]
 8009c6a:	f7fe feab 	bl	80089c4 <tcp_seg_free>

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d11a      	bne.n	8009cac <tcp_process+0x28c>
        pcb->rtime = -1;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009c7c:	861a      	strh	r2, [r3, #48]	@ 0x30
 8009c7e:	e01c      	b.n	8009cba <tcp_process+0x29a>
 8009c80:	200081e4 	.word	0x200081e4
 8009c84:	200081dc 	.word	0x200081dc
 8009c88:	200081d8 	.word	0x200081d8
 8009c8c:	08010bec 	.word	0x08010bec
 8009c90:	08010da4 	.word	0x08010da4
 8009c94:	08010c30 	.word	0x08010c30
 8009c98:	200081e5 	.word	0x200081e5
 8009c9c:	200081a0 	.word	0x200081a0
 8009ca0:	200081c8 	.word	0x200081c8
 8009ca4:	08010dc4 	.word	0x08010dc4
 8009ca8:	08010ddc 	.word	0x08010ddc
      } else {
        pcb->rtime = 0;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	861a      	strh	r2, [r3, #48]	@ 0x30
        pcb->nrtx = 0;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      }

      /* Call the user specified function to call when successfully
       * connected. */
      TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d00a      	beq.n	8009cda <tcp_process+0x2ba>
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009cca:	687a      	ldr	r2, [r7, #4]
 8009ccc:	6910      	ldr	r0, [r2, #16]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	6879      	ldr	r1, [r7, #4]
 8009cd2:	4798      	blx	r3
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	76bb      	strb	r3, [r7, #26]
 8009cd8:	e001      	b.n	8009cde <tcp_process+0x2be>
 8009cda:	2300      	movs	r3, #0
 8009cdc:	76bb      	strb	r3, [r7, #26]
      if (err == ERR_ABRT) {
 8009cde:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8009ce2:	f113 0f0d 	cmn.w	r3, #13
 8009ce6:	d102      	bne.n	8009cee <tcp_process+0x2ce>
        return ERR_ABRT;
 8009ce8:	f06f 030c 	mvn.w	r3, #12
 8009cec:	e23c      	b.n	800a168 <tcp_process+0x748>
      }
      tcp_ack_now(pcb);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	7e9b      	ldrb	r3, [r3, #26]
 8009cf2:	f043 0302 	orr.w	r3, r3, #2
 8009cf6:	b2da      	uxtb	r2, r3
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	769a      	strb	r2, [r3, #26]
      if (pcb->nrtx < TCP_SYNMAXRTX) {
        pcb->rtime = 0;
        tcp_rexmit_rto(pcb);
      }
    }
    break;
 8009cfc:	e226      	b.n	800a14c <tcp_process+0x72c>
    else if (flags & TCP_ACK) {
 8009cfe:	4b93      	ldr	r3, [pc, #588]	@ (8009f4c <tcp_process+0x52c>)
 8009d00:	781b      	ldrb	r3, [r3, #0]
 8009d02:	f003 0310 	and.w	r3, r3, #16
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	f000 8220 	beq.w	800a14c <tcp_process+0x72c>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8009d0c:	4b90      	ldr	r3, [pc, #576]	@ (8009f50 <tcp_process+0x530>)
 8009d0e:	6818      	ldr	r0, [r3, #0]
 8009d10:	4b90      	ldr	r3, [pc, #576]	@ (8009f54 <tcp_process+0x534>)
 8009d12:	881b      	ldrh	r3, [r3, #0]
 8009d14:	461a      	mov	r2, r3
 8009d16:	4b90      	ldr	r3, [pc, #576]	@ (8009f58 <tcp_process+0x538>)
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8009d1c:	4b8f      	ldr	r3, [pc, #572]	@ (8009f5c <tcp_process+0x53c>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8009d20:	885b      	ldrh	r3, [r3, #2]
 8009d22:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8009d24:	4a8d      	ldr	r2, [pc, #564]	@ (8009f5c <tcp_process+0x53c>)
 8009d26:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8009d28:	8812      	ldrh	r2, [r2, #0]
 8009d2a:	b292      	uxth	r2, r2
 8009d2c:	9201      	str	r2, [sp, #4]
 8009d2e:	9300      	str	r3, [sp, #0]
 8009d30:	4b8b      	ldr	r3, [pc, #556]	@ (8009f60 <tcp_process+0x540>)
 8009d32:	4a8c      	ldr	r2, [pc, #560]	@ (8009f64 <tcp_process+0x544>)
 8009d34:	f002 f864 	bl	800be00 <tcp_rst>
      if (pcb->nrtx < TCP_SYNMAXRTX) {
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009d3e:	2b05      	cmp	r3, #5
 8009d40:	f200 8204 	bhi.w	800a14c <tcp_process+0x72c>
        pcb->rtime = 0;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2200      	movs	r2, #0
 8009d48:	861a      	strh	r2, [r3, #48]	@ 0x30
        tcp_rexmit_rto(pcb);
 8009d4a:	6878      	ldr	r0, [r7, #4]
 8009d4c:	f002 f8ce 	bl	800beec <tcp_rexmit_rto>
    break;
 8009d50:	e1fc      	b.n	800a14c <tcp_process+0x72c>
  case SYN_RCVD:
    if (flags & TCP_ACK) {
 8009d52:	4b7e      	ldr	r3, [pc, #504]	@ (8009f4c <tcp_process+0x52c>)
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	f003 0310 	and.w	r3, r3, #16
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	f000 8091 	beq.w	8009e82 <tcp_process+0x462>
      /* expected ACK number? */
      if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 8009d60:	4b7b      	ldr	r3, [pc, #492]	@ (8009f50 <tcp_process+0x530>)
 8009d62:	681a      	ldr	r2, [r3, #0]
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d68:	1ad3      	subs	r3, r2, r3
 8009d6a:	3b01      	subs	r3, #1
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	db71      	blt.n	8009e54 <tcp_process+0x434>
 8009d70:	4b77      	ldr	r3, [pc, #476]	@ (8009f50 <tcp_process+0x530>)
 8009d72:	681a      	ldr	r2, [r3, #0]
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d78:	1ad3      	subs	r3, r2, r3
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	dc6a      	bgt.n	8009e54 <tcp_process+0x434>
        pcb->state = ESTABLISHED;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2204      	movs	r2, #4
 8009d82:	751a      	strb	r2, [r3, #20]
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
#if LWIP_CALLBACK_API
        LWIP_ASSERT("pcb->listener->accept != NULL",
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d00b      	beq.n	8009da4 <tcp_process+0x384>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009d90:	699b      	ldr	r3, [r3, #24]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d106      	bne.n	8009da4 <tcp_process+0x384>
 8009d96:	4b74      	ldr	r3, [pc, #464]	@ (8009f68 <tcp_process+0x548>)
 8009d98:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8009d9c:	4973      	ldr	r1, [pc, #460]	@ (8009f6c <tcp_process+0x54c>)
 8009d9e:	4874      	ldr	r0, [pc, #464]	@ (8009f70 <tcp_process+0x550>)
 8009da0:	f005 f9ee 	bl	800f180 <iprintf>
          (pcb->listener == NULL) || (pcb->listener->accept != NULL));
#endif
        if (pcb->listener == NULL) {
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d102      	bne.n	8009db2 <tcp_process+0x392>
          /* listen pcb might be closed by now */
          err = ERR_VAL;
 8009dac:	23fa      	movs	r3, #250	@ 0xfa
 8009dae:	76bb      	strb	r3, [r7, #26]
 8009db0:	e011      	b.n	8009dd6 <tcp_process+0x3b6>
        } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
        {
          tcp_backlog_accepted(pcb);
          /* Call the accept function. */
          TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009db6:	699b      	ldr	r3, [r3, #24]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d00a      	beq.n	8009dd2 <tcp_process+0x3b2>
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009dc0:	699b      	ldr	r3, [r3, #24]
 8009dc2:	687a      	ldr	r2, [r7, #4]
 8009dc4:	6910      	ldr	r0, [r2, #16]
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	6879      	ldr	r1, [r7, #4]
 8009dca:	4798      	blx	r3
 8009dcc:	4603      	mov	r3, r0
 8009dce:	76bb      	strb	r3, [r7, #26]
 8009dd0:	e001      	b.n	8009dd6 <tcp_process+0x3b6>
 8009dd2:	23f0      	movs	r3, #240	@ 0xf0
 8009dd4:	76bb      	strb	r3, [r7, #26]
        }
        if (err != ERR_OK) {
 8009dd6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d00a      	beq.n	8009df4 <tcp_process+0x3d4>
          /* If the accept function returns with an error, we abort
           * the connection. */
          /* Already aborted? */
          if (err != ERR_ABRT) {
 8009dde:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8009de2:	f113 0f0d 	cmn.w	r3, #13
 8009de6:	d002      	beq.n	8009dee <tcp_process+0x3ce>
            tcp_abort(pcb);
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f7fe f991 	bl	8008110 <tcp_abort>
          }
          return ERR_ABRT;
 8009dee:	f06f 030c 	mvn.w	r3, #12
 8009df2:	e1b9      	b.n	800a168 <tcp_process+0x748>
        }
        /* If there was any data contained within this ACK,
         * we'd better pass it on to the application as well. */
        tcp_receive(pcb);
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	f000 fa3d 	bl	800a274 <tcp_receive>

        /* Prevent ACK for SYN to generate a sent event */
        if (recv_acked != 0) {
 8009dfa:	4b5e      	ldr	r3, [pc, #376]	@ (8009f74 <tcp_process+0x554>)
 8009dfc:	881b      	ldrh	r3, [r3, #0]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d005      	beq.n	8009e0e <tcp_process+0x3ee>
          recv_acked--;
 8009e02:	4b5c      	ldr	r3, [pc, #368]	@ (8009f74 <tcp_process+0x554>)
 8009e04:	881b      	ldrh	r3, [r3, #0]
 8009e06:	3b01      	subs	r3, #1
 8009e08:	b29a      	uxth	r2, r3
 8009e0a:	4b5a      	ldr	r3, [pc, #360]	@ (8009f74 <tcp_process+0x554>)
 8009e0c:	801a      	strh	r2, [r3, #0]
        }

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8009e12:	005b      	lsls	r3, r3, #1
 8009e14:	f241 121c 	movw	r2, #4380	@ 0x111c
 8009e18:	429a      	cmp	r2, r3
 8009e1a:	bf38      	it	cc
 8009e1c:	461a      	movcc	r2, r3
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8009e22:	009b      	lsls	r3, r3, #2
 8009e24:	4293      	cmp	r3, r2
 8009e26:	bf28      	it	cs
 8009e28:	4613      	movcs	r3, r2
 8009e2a:	b29a      	uxth	r2, r3
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));

        if (recv_flags & TF_GOT_FIN) {
 8009e32:	4b51      	ldr	r3, [pc, #324]	@ (8009f78 <tcp_process+0x558>)
 8009e34:	781b      	ldrb	r3, [r3, #0]
 8009e36:	f003 0320 	and.w	r3, r3, #32
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d034      	beq.n	8009ea8 <tcp_process+0x488>
          tcp_ack_now(pcb);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	7e9b      	ldrb	r3, [r3, #26]
 8009e42:	f043 0302 	orr.w	r3, r3, #2
 8009e46:	b2da      	uxtb	r2, r3
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	769a      	strb	r2, [r3, #26]
          pcb->state = CLOSE_WAIT;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2207      	movs	r2, #7
 8009e50:	751a      	strb	r2, [r3, #20]
        if (recv_flags & TF_GOT_FIN) {
 8009e52:	e029      	b.n	8009ea8 <tcp_process+0x488>
        }
      } else {
        /* incorrect ACK number, send RST */
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8009e54:	4b3e      	ldr	r3, [pc, #248]	@ (8009f50 <tcp_process+0x530>)
 8009e56:	6818      	ldr	r0, [r3, #0]
 8009e58:	4b3e      	ldr	r3, [pc, #248]	@ (8009f54 <tcp_process+0x534>)
 8009e5a:	881b      	ldrh	r3, [r3, #0]
 8009e5c:	461a      	mov	r2, r3
 8009e5e:	4b3e      	ldr	r3, [pc, #248]	@ (8009f58 <tcp_process+0x538>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	18d1      	adds	r1, r2, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8009e64:	4b3d      	ldr	r3, [pc, #244]	@ (8009f5c <tcp_process+0x53c>)
 8009e66:	681b      	ldr	r3, [r3, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8009e68:	885b      	ldrh	r3, [r3, #2]
 8009e6a:	b29b      	uxth	r3, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8009e6c:	4a3b      	ldr	r2, [pc, #236]	@ (8009f5c <tcp_process+0x53c>)
 8009e6e:	6812      	ldr	r2, [r2, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8009e70:	8812      	ldrh	r2, [r2, #0]
 8009e72:	b292      	uxth	r2, r2
 8009e74:	9201      	str	r2, [sp, #4]
 8009e76:	9300      	str	r3, [sp, #0]
 8009e78:	4b39      	ldr	r3, [pc, #228]	@ (8009f60 <tcp_process+0x540>)
 8009e7a:	4a3a      	ldr	r2, [pc, #232]	@ (8009f64 <tcp_process+0x544>)
 8009e7c:	f001 ffc0 	bl	800be00 <tcp_rst>
      }
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
      /* Looks like another copy of the SYN - retransmit our SYN-ACK */
      tcp_rexmit(pcb);
    }
    break;
 8009e80:	e166      	b.n	800a150 <tcp_process+0x730>
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8009e82:	4b32      	ldr	r3, [pc, #200]	@ (8009f4c <tcp_process+0x52c>)
 8009e84:	781b      	ldrb	r3, [r3, #0]
 8009e86:	f003 0302 	and.w	r3, r3, #2
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	f000 8160 	beq.w	800a150 <tcp_process+0x730>
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e94:	1e5a      	subs	r2, r3, #1
 8009e96:	4b30      	ldr	r3, [pc, #192]	@ (8009f58 <tcp_process+0x538>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	429a      	cmp	r2, r3
 8009e9c:	f040 8158 	bne.w	800a150 <tcp_process+0x730>
      tcp_rexmit(pcb);
 8009ea0:	6878      	ldr	r0, [r7, #4]
 8009ea2:	f002 f859 	bl	800bf58 <tcp_rexmit>
    break;
 8009ea6:	e153      	b.n	800a150 <tcp_process+0x730>
 8009ea8:	e152      	b.n	800a150 <tcp_process+0x730>
  case CLOSE_WAIT:
    /* FALLTHROUGH */
  case ESTABLISHED:
    tcp_receive(pcb);
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f000 f9e2 	bl	800a274 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) { /* passive close */
 8009eb0:	4b31      	ldr	r3, [pc, #196]	@ (8009f78 <tcp_process+0x558>)
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	f003 0320 	and.w	r3, r3, #32
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	f000 814b 	beq.w	800a154 <tcp_process+0x734>
      tcp_ack_now(pcb);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	7e9b      	ldrb	r3, [r3, #26]
 8009ec2:	f043 0302 	orr.w	r3, r3, #2
 8009ec6:	b2da      	uxtb	r2, r3
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	769a      	strb	r2, [r3, #26]
      pcb->state = CLOSE_WAIT;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2207      	movs	r2, #7
 8009ed0:	751a      	strb	r2, [r3, #20]
    }
    break;
 8009ed2:	e13f      	b.n	800a154 <tcp_process+0x734>
  case FIN_WAIT_1:
    tcp_receive(pcb);
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 f9cd 	bl	800a274 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 8009eda:	4b27      	ldr	r3, [pc, #156]	@ (8009f78 <tcp_process+0x558>)
 8009edc:	781b      	ldrb	r3, [r3, #0]
 8009ede:	f003 0320 	and.w	r3, r3, #32
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d070      	beq.n	8009fc8 <tcp_process+0x5a8>
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8009ee6:	4b19      	ldr	r3, [pc, #100]	@ (8009f4c <tcp_process+0x52c>)
 8009ee8:	781b      	ldrb	r3, [r3, #0]
 8009eea:	f003 0310 	and.w	r3, r3, #16
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d05f      	beq.n	8009fb2 <tcp_process+0x592>
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ef6:	4b16      	ldr	r3, [pc, #88]	@ (8009f50 <tcp_process+0x530>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	429a      	cmp	r2, r3
 8009efc:	d159      	bne.n	8009fb2 <tcp_process+0x592>
          pcb->unsent == NULL) {
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d155      	bne.n	8009fb2 <tcp_process+0x592>
        LWIP_DEBUGF(TCP_DEBUG,
          ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	7e9b      	ldrb	r3, [r3, #26]
 8009f0a:	f043 0302 	orr.w	r3, r3, #2
 8009f0e:	b2da      	uxtb	r2, r3
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	769a      	strb	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	f7fe fee9 	bl	8008cec <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8009f1a:	4b18      	ldr	r3, [pc, #96]	@ (8009f7c <tcp_process+0x55c>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	687a      	ldr	r2, [r7, #4]
 8009f20:	429a      	cmp	r2, r3
 8009f22:	d105      	bne.n	8009f30 <tcp_process+0x510>
 8009f24:	4b15      	ldr	r3, [pc, #84]	@ (8009f7c <tcp_process+0x55c>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	68db      	ldr	r3, [r3, #12]
 8009f2a:	4a14      	ldr	r2, [pc, #80]	@ (8009f7c <tcp_process+0x55c>)
 8009f2c:	6013      	str	r3, [r2, #0]
 8009f2e:	e02d      	b.n	8009f8c <tcp_process+0x56c>
 8009f30:	4b12      	ldr	r3, [pc, #72]	@ (8009f7c <tcp_process+0x55c>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	617b      	str	r3, [r7, #20]
 8009f36:	e026      	b.n	8009f86 <tcp_process+0x566>
 8009f38:	697b      	ldr	r3, [r7, #20]
 8009f3a:	68db      	ldr	r3, [r3, #12]
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	429a      	cmp	r2, r3
 8009f40:	d11e      	bne.n	8009f80 <tcp_process+0x560>
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	68da      	ldr	r2, [r3, #12]
 8009f46:	697b      	ldr	r3, [r7, #20]
 8009f48:	60da      	str	r2, [r3, #12]
 8009f4a:	e01f      	b.n	8009f8c <tcp_process+0x56c>
 8009f4c:	200081e4 	.word	0x200081e4
 8009f50:	200081dc 	.word	0x200081dc
 8009f54:	200081e2 	.word	0x200081e2
 8009f58:	200081d8 	.word	0x200081d8
 8009f5c:	200081c8 	.word	0x200081c8
 8009f60:	20004c54 	.word	0x20004c54
 8009f64:	20004c58 	.word	0x20004c58
 8009f68:	08010bec 	.word	0x08010bec
 8009f6c:	08010df0 	.word	0x08010df0
 8009f70:	08010c30 	.word	0x08010c30
 8009f74:	200081e0 	.word	0x200081e0
 8009f78:	200081e5 	.word	0x200081e5
 8009f7c:	200081ac 	.word	0x200081ac
 8009f80:	697b      	ldr	r3, [r7, #20]
 8009f82:	68db      	ldr	r3, [r3, #12]
 8009f84:	617b      	str	r3, [r7, #20]
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d1d5      	bne.n	8009f38 <tcp_process+0x518>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	60da      	str	r2, [r3, #12]
 8009f92:	4b77      	ldr	r3, [pc, #476]	@ (800a170 <tcp_process+0x750>)
 8009f94:	2201      	movs	r2, #1
 8009f96:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	220a      	movs	r2, #10
 8009f9c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8009f9e:	4b75      	ldr	r3, [pc, #468]	@ (800a174 <tcp_process+0x754>)
 8009fa0:	681a      	ldr	r2, [r3, #0]
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	60da      	str	r2, [r3, #12]
 8009fa6:	4a73      	ldr	r2, [pc, #460]	@ (800a174 <tcp_process+0x754>)
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	6013      	str	r3, [r2, #0]
 8009fac:	f002 f970 	bl	800c290 <tcp_timer_needed>
      }
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
               pcb->unsent == NULL) {
      pcb->state = FIN_WAIT_2;
    }
    break;
 8009fb0:	e0d2      	b.n	800a158 <tcp_process+0x738>
        tcp_ack_now(pcb);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	7e9b      	ldrb	r3, [r3, #26]
 8009fb6:	f043 0302 	orr.w	r3, r3, #2
 8009fba:	b2da      	uxtb	r2, r3
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	769a      	strb	r2, [r3, #26]
        pcb->state = CLOSING;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2208      	movs	r2, #8
 8009fc4:	751a      	strb	r2, [r3, #20]
    break;
 8009fc6:	e0c7      	b.n	800a158 <tcp_process+0x738>
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8009fc8:	4b6b      	ldr	r3, [pc, #428]	@ (800a178 <tcp_process+0x758>)
 8009fca:	781b      	ldrb	r3, [r3, #0]
 8009fcc:	f003 0310 	and.w	r3, r3, #16
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	f000 80c1 	beq.w	800a158 <tcp_process+0x738>
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009fda:	4b68      	ldr	r3, [pc, #416]	@ (800a17c <tcp_process+0x75c>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	429a      	cmp	r2, r3
 8009fe0:	f040 80ba 	bne.w	800a158 <tcp_process+0x738>
               pcb->unsent == NULL) {
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	f040 80b5 	bne.w	800a158 <tcp_process+0x738>
      pcb->state = FIN_WAIT_2;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2206      	movs	r2, #6
 8009ff2:	751a      	strb	r2, [r3, #20]
    break;
 8009ff4:	e0b0      	b.n	800a158 <tcp_process+0x738>
  case FIN_WAIT_2:
    tcp_receive(pcb);
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	f000 f93c 	bl	800a274 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 8009ffc:	4b60      	ldr	r3, [pc, #384]	@ (800a180 <tcp_process+0x760>)
 8009ffe:	781b      	ldrb	r3, [r3, #0]
 800a000:	f003 0320 	and.w	r3, r3, #32
 800a004:	2b00      	cmp	r3, #0
 800a006:	f000 80a9 	beq.w	800a15c <tcp_process+0x73c>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_ack_now(pcb);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	7e9b      	ldrb	r3, [r3, #26]
 800a00e:	f043 0302 	orr.w	r3, r3, #2
 800a012:	b2da      	uxtb	r2, r3
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	769a      	strb	r2, [r3, #26]
      tcp_pcb_purge(pcb);
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f7fe fe67 	bl	8008cec <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800a01e:	4b59      	ldr	r3, [pc, #356]	@ (800a184 <tcp_process+0x764>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	687a      	ldr	r2, [r7, #4]
 800a024:	429a      	cmp	r2, r3
 800a026:	d105      	bne.n	800a034 <tcp_process+0x614>
 800a028:	4b56      	ldr	r3, [pc, #344]	@ (800a184 <tcp_process+0x764>)
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	68db      	ldr	r3, [r3, #12]
 800a02e:	4a55      	ldr	r2, [pc, #340]	@ (800a184 <tcp_process+0x764>)
 800a030:	6013      	str	r3, [r2, #0]
 800a032:	e013      	b.n	800a05c <tcp_process+0x63c>
 800a034:	4b53      	ldr	r3, [pc, #332]	@ (800a184 <tcp_process+0x764>)
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	613b      	str	r3, [r7, #16]
 800a03a:	e00c      	b.n	800a056 <tcp_process+0x636>
 800a03c:	693b      	ldr	r3, [r7, #16]
 800a03e:	68db      	ldr	r3, [r3, #12]
 800a040:	687a      	ldr	r2, [r7, #4]
 800a042:	429a      	cmp	r2, r3
 800a044:	d104      	bne.n	800a050 <tcp_process+0x630>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	68da      	ldr	r2, [r3, #12]
 800a04a:	693b      	ldr	r3, [r7, #16]
 800a04c:	60da      	str	r2, [r3, #12]
 800a04e:	e005      	b.n	800a05c <tcp_process+0x63c>
 800a050:	693b      	ldr	r3, [r7, #16]
 800a052:	68db      	ldr	r3, [r3, #12]
 800a054:	613b      	str	r3, [r7, #16]
 800a056:	693b      	ldr	r3, [r7, #16]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d1ef      	bne.n	800a03c <tcp_process+0x61c>
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2200      	movs	r2, #0
 800a060:	60da      	str	r2, [r3, #12]
 800a062:	4b43      	ldr	r3, [pc, #268]	@ (800a170 <tcp_process+0x750>)
 800a064:	2201      	movs	r2, #1
 800a066:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	220a      	movs	r2, #10
 800a06c:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 800a06e:	4b41      	ldr	r3, [pc, #260]	@ (800a174 <tcp_process+0x754>)
 800a070:	681a      	ldr	r2, [r3, #0]
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	60da      	str	r2, [r3, #12]
 800a076:	4a3f      	ldr	r2, [pc, #252]	@ (800a174 <tcp_process+0x754>)
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6013      	str	r3, [r2, #0]
 800a07c:	f002 f908 	bl	800c290 <tcp_timer_needed>
    }
    break;
 800a080:	e06c      	b.n	800a15c <tcp_process+0x73c>
  case CLOSING:
    tcp_receive(pcb);
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f000 f8f6 	bl	800a274 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800a088:	4b3b      	ldr	r3, [pc, #236]	@ (800a178 <tcp_process+0x758>)
 800a08a:	781b      	ldrb	r3, [r3, #0]
 800a08c:	f003 0310 	and.w	r3, r3, #16
 800a090:	2b00      	cmp	r3, #0
 800a092:	d065      	beq.n	800a160 <tcp_process+0x740>
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a098:	4b38      	ldr	r3, [pc, #224]	@ (800a17c <tcp_process+0x75c>)
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	429a      	cmp	r2, r3
 800a09e:	d15f      	bne.n	800a160 <tcp_process+0x740>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d15b      	bne.n	800a160 <tcp_process+0x740>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_pcb_purge(pcb);
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f7fe fe1f 	bl	8008cec <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800a0ae:	4b35      	ldr	r3, [pc, #212]	@ (800a184 <tcp_process+0x764>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	687a      	ldr	r2, [r7, #4]
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	d105      	bne.n	800a0c4 <tcp_process+0x6a4>
 800a0b8:	4b32      	ldr	r3, [pc, #200]	@ (800a184 <tcp_process+0x764>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	68db      	ldr	r3, [r3, #12]
 800a0be:	4a31      	ldr	r2, [pc, #196]	@ (800a184 <tcp_process+0x764>)
 800a0c0:	6013      	str	r3, [r2, #0]
 800a0c2:	e013      	b.n	800a0ec <tcp_process+0x6cc>
 800a0c4:	4b2f      	ldr	r3, [pc, #188]	@ (800a184 <tcp_process+0x764>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	60fb      	str	r3, [r7, #12]
 800a0ca:	e00c      	b.n	800a0e6 <tcp_process+0x6c6>
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	68db      	ldr	r3, [r3, #12]
 800a0d0:	687a      	ldr	r2, [r7, #4]
 800a0d2:	429a      	cmp	r2, r3
 800a0d4:	d104      	bne.n	800a0e0 <tcp_process+0x6c0>
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	68da      	ldr	r2, [r3, #12]
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	60da      	str	r2, [r3, #12]
 800a0de:	e005      	b.n	800a0ec <tcp_process+0x6cc>
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	68db      	ldr	r3, [r3, #12]
 800a0e4:	60fb      	str	r3, [r7, #12]
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d1ef      	bne.n	800a0cc <tcp_process+0x6ac>
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	60da      	str	r2, [r3, #12]
 800a0f2:	4b1f      	ldr	r3, [pc, #124]	@ (800a170 <tcp_process+0x750>)
 800a0f4:	2201      	movs	r2, #1
 800a0f6:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	220a      	movs	r2, #10
 800a0fc:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 800a0fe:	4b1d      	ldr	r3, [pc, #116]	@ (800a174 <tcp_process+0x754>)
 800a100:	681a      	ldr	r2, [r3, #0]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	60da      	str	r2, [r3, #12]
 800a106:	4a1b      	ldr	r2, [pc, #108]	@ (800a174 <tcp_process+0x754>)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6013      	str	r3, [r2, #0]
 800a10c:	f002 f8c0 	bl	800c290 <tcp_timer_needed>
    }
    break;
 800a110:	e026      	b.n	800a160 <tcp_process+0x740>
  case LAST_ACK:
    tcp_receive(pcb);
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f000 f8ae 	bl	800a274 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800a118:	4b17      	ldr	r3, [pc, #92]	@ (800a178 <tcp_process+0x758>)
 800a11a:	781b      	ldrb	r3, [r3, #0]
 800a11c:	f003 0310 	and.w	r3, r3, #16
 800a120:	2b00      	cmp	r3, #0
 800a122:	d01f      	beq.n	800a164 <tcp_process+0x744>
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a128:	4b14      	ldr	r3, [pc, #80]	@ (800a17c <tcp_process+0x75c>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	429a      	cmp	r2, r3
 800a12e:	d119      	bne.n	800a164 <tcp_process+0x744>
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a134:	2b00      	cmp	r3, #0
 800a136:	d115      	bne.n	800a164 <tcp_process+0x744>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
      recv_flags |= TF_CLOSED;
 800a138:	4b11      	ldr	r3, [pc, #68]	@ (800a180 <tcp_process+0x760>)
 800a13a:	781b      	ldrb	r3, [r3, #0]
 800a13c:	f043 0310 	orr.w	r3, r3, #16
 800a140:	b2da      	uxtb	r2, r3
 800a142:	4b0f      	ldr	r3, [pc, #60]	@ (800a180 <tcp_process+0x760>)
 800a144:	701a      	strb	r2, [r3, #0]
    }
    break;
 800a146:	e00d      	b.n	800a164 <tcp_process+0x744>
  default:
    break;
 800a148:	bf00      	nop
 800a14a:	e00c      	b.n	800a166 <tcp_process+0x746>
    break;
 800a14c:	bf00      	nop
 800a14e:	e00a      	b.n	800a166 <tcp_process+0x746>
    break;
 800a150:	bf00      	nop
 800a152:	e008      	b.n	800a166 <tcp_process+0x746>
    break;
 800a154:	bf00      	nop
 800a156:	e006      	b.n	800a166 <tcp_process+0x746>
    break;
 800a158:	bf00      	nop
 800a15a:	e004      	b.n	800a166 <tcp_process+0x746>
    break;
 800a15c:	bf00      	nop
 800a15e:	e002      	b.n	800a166 <tcp_process+0x746>
    break;
 800a160:	bf00      	nop
 800a162:	e000      	b.n	800a166 <tcp_process+0x746>
    break;
 800a164:	bf00      	nop
  }
  return ERR_OK;
 800a166:	2300      	movs	r3, #0
}
 800a168:	4618      	mov	r0, r3
 800a16a:	3720      	adds	r7, #32
 800a16c:	46bd      	mov	sp, r7
 800a16e:	bd80      	pop	{r7, pc}
 800a170:	200081b4 	.word	0x200081b4
 800a174:	200081b0 	.word	0x200081b0
 800a178:	200081e4 	.word	0x200081e4
 800a17c:	200081dc 	.word	0x200081dc
 800a180:	200081e5 	.word	0x200081e5
 800a184:	200081ac 	.word	0x200081ac

0800a188 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800a188:	b590      	push	{r4, r7, lr}
 800a18a:	b085      	sub	sp, #20
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
 800a190:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	68db      	ldr	r3, [r3, #12]
 800a196:	899b      	ldrh	r3, [r3, #12]
 800a198:	b29b      	uxth	r3, r3
 800a19a:	4618      	mov	r0, r3
 800a19c:	f7fc f8df 	bl	800635e <lwip_htons>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	f003 0301 	and.w	r3, r3, #1
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d027      	beq.n	800a1fa <tcp_oos_insert_segment+0x72>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800a1aa:	6838      	ldr	r0, [r7, #0]
 800a1ac:	f7fe fbf5 	bl	800899a <tcp_segs_free>
    next = NULL;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	603b      	str	r3, [r7, #0]
 800a1b4:	e055      	b.n	800a262 <tcp_oos_insert_segment+0xda>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                      (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	68db      	ldr	r3, [r3, #12]
 800a1ba:	899b      	ldrh	r3, [r3, #12]
 800a1bc:	b29b      	uxth	r3, r3
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f7fc f8cd 	bl	800635e <lwip_htons>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	f003 0301 	and.w	r3, r3, #1
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d00d      	beq.n	800a1ea <tcp_oos_insert_segment+0x62>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	68db      	ldr	r3, [r3, #12]
 800a1d2:	899b      	ldrh	r3, [r3, #12]
 800a1d4:	b29c      	uxth	r4, r3
 800a1d6:	2001      	movs	r0, #1
 800a1d8:	f7fc f8c1 	bl	800635e <lwip_htons>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	461a      	mov	r2, r3
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	68db      	ldr	r3, [r3, #12]
 800a1e4:	4322      	orrs	r2, r4
 800a1e6:	b292      	uxth	r2, r2
 800a1e8:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800a1f4:	68f8      	ldr	r0, [r7, #12]
 800a1f6:	f7fe fbe5 	bl	80089c4 <tcp_seg_free>
    while (next &&
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d00e      	beq.n	800a21e <tcp_oos_insert_segment+0x96>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	891b      	ldrh	r3, [r3, #8]
 800a204:	461a      	mov	r2, r3
 800a206:	4b1a      	ldr	r3, [pc, #104]	@ (800a270 <tcp_oos_insert_segment+0xe8>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	441a      	add	r2, r3
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	68db      	ldr	r3, [r3, #12]
 800a210:	685b      	ldr	r3, [r3, #4]
 800a212:	6839      	ldr	r1, [r7, #0]
 800a214:	8909      	ldrh	r1, [r1, #8]
 800a216:	440b      	add	r3, r1
 800a218:	1ad3      	subs	r3, r2, r3
    while (next &&
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	dacb      	bge.n	800a1b6 <tcp_oos_insert_segment+0x2e>
    }
    if (next &&
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d01e      	beq.n	800a262 <tcp_oos_insert_segment+0xda>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	891b      	ldrh	r3, [r3, #8]
 800a228:	461a      	mov	r2, r3
 800a22a:	4b11      	ldr	r3, [pc, #68]	@ (800a270 <tcp_oos_insert_segment+0xe8>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	441a      	add	r2, r3
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	68db      	ldr	r3, [r3, #12]
 800a234:	685b      	ldr	r3, [r3, #4]
 800a236:	1ad3      	subs	r3, r2, r3
    if (next &&
 800a238:	2b00      	cmp	r3, #0
 800a23a:	dd12      	ble.n	800a262 <tcp_oos_insert_segment+0xda>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	68db      	ldr	r3, [r3, #12]
 800a240:	685b      	ldr	r3, [r3, #4]
 800a242:	b29a      	uxth	r2, r3
 800a244:	4b0a      	ldr	r3, [pc, #40]	@ (800a270 <tcp_oos_insert_segment+0xe8>)
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	b29b      	uxth	r3, r3
 800a24a:	1ad3      	subs	r3, r2, r3
 800a24c:	b29a      	uxth	r2, r3
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	685a      	ldr	r2, [r3, #4]
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	891b      	ldrh	r3, [r3, #8]
 800a25a:	4619      	mov	r1, r3
 800a25c:	4610      	mov	r0, r2
 800a25e:	f7fd f8dd 	bl	800741c <pbuf_realloc>
    }
  }
  cseg->next = next;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	683a      	ldr	r2, [r7, #0]
 800a266:	601a      	str	r2, [r3, #0]
}
 800a268:	bf00      	nop
 800a26a:	3714      	adds	r7, #20
 800a26c:	46bd      	mov	sp, r7
 800a26e:	bd90      	pop	{r4, r7, pc}
 800a270:	200081d8 	.word	0x200081d8

0800a274 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800a274:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a276:	b08d      	sub	sp, #52	@ 0x34
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
#endif /* TCP_QUEUE_OOSEQ */
  s32_t off;
  s16_t m;
  u32_t right_wnd_edge;
  u16_t new_tot_len;
  int found_dupack = 0;
 800a27c:	2300      	movs	r3, #0
 800a27e:	61fb      	str	r3, [r7, #28]
#if TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS
  u32_t ooseq_blen;
  u16_t ooseq_qlen;
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */

  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	7d1b      	ldrb	r3, [r3, #20]
 800a284:	2b03      	cmp	r3, #3
 800a286:	d806      	bhi.n	800a296 <tcp_receive+0x22>
 800a288:	4b98      	ldr	r3, [pc, #608]	@ (800a4ec <tcp_receive+0x278>)
 800a28a:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 800a28e:	4998      	ldr	r1, [pc, #608]	@ (800a4f0 <tcp_receive+0x27c>)
 800a290:	4898      	ldr	r0, [pc, #608]	@ (800a4f4 <tcp_receive+0x280>)
 800a292:	f004 ff75 	bl	800f180 <iprintf>

  if (flags & TCP_ACK) {
 800a296:	4b98      	ldr	r3, [pc, #608]	@ (800a4f8 <tcp_receive+0x284>)
 800a298:	781b      	ldrb	r3, [r3, #0]
 800a29a:	f003 0310 	and.w	r3, r3, #16
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	f000 82c1 	beq.w	800a826 <tcp_receive+0x5b2>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2b0:	4413      	add	r3, r2
 800a2b2:	617b      	str	r3, [r7, #20]

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a2b8:	4b90      	ldr	r3, [pc, #576]	@ (800a4fc <tcp_receive+0x288>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	1ad3      	subs	r3, r2, r3
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	db1b      	blt.n	800a2fa <tcp_receive+0x86>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a2c6:	4b8d      	ldr	r3, [pc, #564]	@ (800a4fc <tcp_receive+0x288>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	d106      	bne.n	800a2dc <tcp_receive+0x68>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a2d2:	4b8b      	ldr	r3, [pc, #556]	@ (800a500 <tcp_receive+0x28c>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	1ad3      	subs	r3, r2, r3
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	db0e      	blt.n	800a2fa <tcp_receive+0x86>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a2e0:	4b87      	ldr	r3, [pc, #540]	@ (800a500 <tcp_receive+0x28c>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800a2e4:	429a      	cmp	r2, r3
 800a2e6:	d141      	bne.n	800a36c <tcp_receive+0xf8>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800a2e8:	4b86      	ldr	r3, [pc, #536]	@ (800a504 <tcp_receive+0x290>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	89db      	ldrh	r3, [r3, #14]
 800a2ee:	b29a      	uxth	r2, r3
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a2f6:	429a      	cmp	r2, r3
 800a2f8:	d938      	bls.n	800a36c <tcp_receive+0xf8>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800a2fa:	4b82      	ldr	r3, [pc, #520]	@ (800a504 <tcp_receive+0x290>)
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	89db      	ldrh	r3, [r3, #14]
 800a300:	b29a      	uxth	r2, r3
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f8b3 205e 	ldrh.w	r2, [r3, #94]	@ 0x5e
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a314:	429a      	cmp	r2, r3
 800a316:	d205      	bcs.n	800a324 <tcp_receive+0xb0>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      }
      pcb->snd_wl1 = seqno;
 800a324:	4b75      	ldr	r3, [pc, #468]	@ (800a4fc <tcp_receive+0x288>)
 800a326:	681a      	ldr	r2, [r3, #0]
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	651a      	str	r2, [r3, #80]	@ 0x50
      pcb->snd_wl2 = ackno;
 800a32c:	4b74      	ldr	r3, [pc, #464]	@ (800a500 <tcp_receive+0x28c>)
 800a32e:	681a      	ldr	r2, [r3, #0]
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	655a      	str	r2, [r3, #84]	@ 0x54
      if (pcb->snd_wnd == 0) {
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d10d      	bne.n	800a35a <tcp_receive+0xe6>
        if (pcb->persist_backoff == 0) {
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	f893 3095 	ldrb.w	r3, [r3, #149]	@ 0x95
 800a344:	2b00      	cmp	r3, #0
 800a346:	d111      	bne.n	800a36c <tcp_receive+0xf8>
          /* start persist timer */
          pcb->persist_cnt = 0;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2200      	movs	r2, #0
 800a34c:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
          pcb->persist_backoff = 1;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2201      	movs	r2, #1
 800a354:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
 800a358:	e008      	b.n	800a36c <tcp_receive+0xf8>
        }
      } else if (pcb->persist_backoff > 0) {
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	f893 3095 	ldrb.w	r3, [r3, #149]	@ 0x95
 800a360:	2b00      	cmp	r3, #0
 800a362:	d003      	beq.n	800a36c <tcp_receive+0xf8>
        /* stop persist timer */
          pcb->persist_backoff = 0;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2200      	movs	r2, #0
 800a368:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800a36c:	4b64      	ldr	r3, [pc, #400]	@ (800a500 <tcp_receive+0x28c>)
 800a36e:	681a      	ldr	r2, [r3, #0]
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a374:	1ad3      	subs	r3, r2, r3
 800a376:	2b00      	cmp	r3, #0
 800a378:	dc53      	bgt.n	800a422 <tcp_receive+0x1ae>
      /* Clause 2 */
      if (tcplen == 0) {
 800a37a:	4b63      	ldr	r3, [pc, #396]	@ (800a508 <tcp_receive+0x294>)
 800a37c:	881b      	ldrh	r3, [r3, #0]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d146      	bne.n	800a410 <tcp_receive+0x19c>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a386:	687a      	ldr	r2, [r7, #4]
 800a388:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800a38c:	4413      	add	r3, r2
 800a38e:	697a      	ldr	r2, [r7, #20]
 800a390:	429a      	cmp	r2, r3
 800a392:	d13d      	bne.n	800a410 <tcp_receive+0x19c>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	db38      	blt.n	800a410 <tcp_receive+0x19c>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a3a2:	4b57      	ldr	r3, [pc, #348]	@ (800a500 <tcp_receive+0x28c>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d132      	bne.n	800a410 <tcp_receive+0x19c>
              found_dupack = 1;
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	61fb      	str	r3, [r7, #28]
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a3b4:	2bff      	cmp	r3, #255	@ 0xff
 800a3b6:	d007      	beq.n	800a3c8 <tcp_receive+0x154>
                ++pcb->dupacks;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a3be:	3301      	adds	r3, #1
 800a3c0:	b2da      	uxtb	r2, r3
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a3ce:	2b03      	cmp	r3, #3
 800a3d0:	d916      	bls.n	800a400 <tcp_receive+0x18c>
                /* Inflate the congestion window, but not if it means that
                   the value overflows. */
                if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a3dc:	4413      	add	r3, r2
 800a3de:	b29a      	uxth	r2, r3
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800a3e6:	429a      	cmp	r2, r3
 800a3e8:	d912      	bls.n	800a410 <tcp_receive+0x19c>
                  pcb->cwnd += pcb->mss;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a3f4:	4413      	add	r3, r2
 800a3f6:	b29a      	uxth	r2, r3
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800a3fe:	e007      	b.n	800a410 <tcp_receive+0x19c>
                }
              } else if (pcb->dupacks == 3) {
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a406:	2b03      	cmp	r3, #3
 800a408:	d102      	bne.n	800a410 <tcp_receive+0x19c>
                /* Do fast retransmit */
                tcp_rexmit_fast(pcb);
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f001 fdf4 	bl	800bff8 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800a410:	69fb      	ldr	r3, [r7, #28]
 800a412:	2b00      	cmp	r3, #0
 800a414:	f040 816a 	bne.w	800a6ec <tcp_receive+0x478>
        pcb->dupacks = 0;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2200      	movs	r2, #0
 800a41c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a420:	e164      	b.n	800a6ec <tcp_receive+0x478>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 800a422:	4b37      	ldr	r3, [pc, #220]	@ (800a500 <tcp_receive+0x28c>)
 800a424:	681a      	ldr	r2, [r3, #0]
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a42a:	1ad3      	subs	r3, r2, r3
 800a42c:	3b01      	subs	r3, #1
 800a42e:	2b00      	cmp	r3, #0
 800a430:	f2c0 8108 	blt.w	800a644 <tcp_receive+0x3d0>
 800a434:	4b32      	ldr	r3, [pc, #200]	@ (800a500 <tcp_receive+0x28c>)
 800a436:	681a      	ldr	r2, [r3, #0]
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a43c:	1ad3      	subs	r3, r2, r3
 800a43e:	2b00      	cmp	r3, #0
 800a440:	f300 8100 	bgt.w	800a644 <tcp_receive+0x3d0>
      /* We come here when the ACK acknowledges new data. */

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	7e9b      	ldrb	r3, [r3, #26]
 800a448:	f003 0304 	and.w	r3, r3, #4
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d00c      	beq.n	800a46a <tcp_receive+0x1f6>
        pcb->flags &= ~TF_INFR;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	7e9b      	ldrb	r3, [r3, #26]
 800a454:	f023 0304 	bic.w	r3, r3, #4
 800a458:	b2da      	uxtb	r2, r3
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	769a      	strb	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2200      	movs	r2, #0
 800a46e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800a478:	10db      	asrs	r3, r3, #3
 800a47a:	b21b      	sxth	r3, r3
 800a47c:	b29a      	uxth	r2, r3
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800a484:	b29b      	uxth	r3, r3
 800a486:	4413      	add	r3, r2
 800a488:	b29b      	uxth	r3, r3
 800a48a:	b21a      	sxth	r2, r3
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2200      	movs	r2, #0
 800a496:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 800a49a:	4b19      	ldr	r3, [pc, #100]	@ (800a500 <tcp_receive+0x28c>)
 800a49c:	681a      	ldr	r2, [r3, #0]
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	7d1b      	ldrb	r3, [r3, #20]
 800a4a6:	2b03      	cmp	r3, #3
 800a4a8:	f240 8095 	bls.w	800a5d6 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800a4b8:	429a      	cmp	r2, r3
 800a4ba:	d227      	bcs.n	800a50c <tcp_receive+0x298>
          if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a4c6:	4413      	add	r3, r2
 800a4c8:	b29a      	uxth	r2, r3
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800a4d0:	429a      	cmp	r2, r3
 800a4d2:	f240 8080 	bls.w	800a5d6 <tcp_receive+0x362>
            pcb->cwnd += pcb->mss;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a4e0:	4413      	add	r3, r2
 800a4e2:	b29a      	uxth	r2, r3
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800a4ea:	e074      	b.n	800a5d6 <tcp_receive+0x362>
 800a4ec:	08010bec 	.word	0x08010bec
 800a4f0:	08010e10 	.word	0x08010e10
 800a4f4:	08010c30 	.word	0x08010c30
 800a4f8:	200081e4 	.word	0x200081e4
 800a4fc:	200081d8 	.word	0x200081d8
 800a500:	200081dc 	.word	0x200081dc
 800a504:	200081c8 	.word	0x200081c8
 800a508:	200081e2 	.word	0x200081e2
          }
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          tcpwnd_size_t new_cwnd = (pcb->cwnd + pcb->mss * pcb->mss / pcb->cwnd);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a516:	4619      	mov	r1, r3
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a51c:	fb01 f303 	mul.w	r3, r1, r3
 800a520:	6879      	ldr	r1, [r7, #4]
 800a522:	f8b1 1048 	ldrh.w	r1, [r1, #72]	@ 0x48
 800a526:	fb93 f3f1 	sdiv	r3, r3, r1
 800a52a:	b29b      	uxth	r3, r3
 800a52c:	4413      	add	r3, r2
 800a52e:	827b      	strh	r3, [r7, #18]
          if (new_cwnd > pcb->cwnd) {
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800a536:	8a7a      	ldrh	r2, [r7, #18]
 800a538:	429a      	cmp	r2, r3
 800a53a:	d94c      	bls.n	800a5d6 <tcp_receive+0x362>
            pcb->cwnd = new_cwnd;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	8a7a      	ldrh	r2, [r7, #18]
 800a540:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked): 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      while (pcb->unacked != NULL &&
 800a544:	e047      	b.n	800a5d6 <tcp_receive+0x362>
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unacked\n",
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno),
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno) +
                                      TCP_TCPLEN(pcb->unacked)));

        next = pcb->unacked;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a54a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        pcb->unacked = pcb->unacked->next;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a550:	681a      	ldr	r2, [r3, #0]
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	66da      	str	r2, [r3, #108]	@ 0x6c

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	f8b3 4062 	ldrh.w	r4, [r3, #98]	@ 0x62
 800a55c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a55e:	685b      	ldr	r3, [r3, #4]
 800a560:	4618      	mov	r0, r3
 800a562:	f7fd f963 	bl	800782c <pbuf_clen>
 800a566:	4603      	mov	r3, r0
 800a568:	429c      	cmp	r4, r3
 800a56a:	d206      	bcs.n	800a57a <tcp_receive+0x306>
 800a56c:	4b70      	ldr	r3, [pc, #448]	@ (800a730 <tcp_receive+0x4bc>)
 800a56e:	f240 429e 	movw	r2, #1182	@ 0x49e
 800a572:	4970      	ldr	r1, [pc, #448]	@ (800a734 <tcp_receive+0x4c0>)
 800a574:	4870      	ldr	r0, [pc, #448]	@ (800a738 <tcp_receive+0x4c4>)
 800a576:	f004 fe03 	bl	800f180 <iprintf>

        pcb->snd_queuelen -= pbuf_clen(next->p);
 800a57a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a57c:	685b      	ldr	r3, [r3, #4]
 800a57e:	4618      	mov	r0, r3
 800a580:	f7fd f954 	bl	800782c <pbuf_clen>
 800a584:	4603      	mov	r3, r0
 800a586:	461a      	mov	r2, r3
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a58e:	1a9b      	subs	r3, r3, r2
 800a590:	b29a      	uxth	r2, r3
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        recv_acked += next->len;
 800a598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a59a:	891a      	ldrh	r2, [r3, #8]
 800a59c:	4b67      	ldr	r3, [pc, #412]	@ (800a73c <tcp_receive+0x4c8>)
 800a59e:	881b      	ldrh	r3, [r3, #0]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	b29a      	uxth	r2, r3
 800a5a4:	4b65      	ldr	r3, [pc, #404]	@ (800a73c <tcp_receive+0x4c8>)
 800a5a6:	801a      	strh	r2, [r3, #0]
        tcp_seg_free(next);
 800a5a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a5aa:	f7fe fa0b 	bl	80089c4 <tcp_seg_free>

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unacked)\n", (tcpwnd_size_t)pcb->snd_queuelen));
        if (pcb->snd_queuelen != 0) {
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d00e      	beq.n	800a5d6 <tcp_receive+0x362>
          LWIP_ASSERT("tcp_receive: valid queue length", pcb->unacked != NULL ||
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d10a      	bne.n	800a5d6 <tcp_receive+0x362>
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d106      	bne.n	800a5d6 <tcp_receive+0x362>
 800a5c8:	4b59      	ldr	r3, [pc, #356]	@ (800a730 <tcp_receive+0x4bc>)
 800a5ca:	f240 42a6 	movw	r2, #1190	@ 0x4a6
 800a5ce:	495c      	ldr	r1, [pc, #368]	@ (800a740 <tcp_receive+0x4cc>)
 800a5d0:	4859      	ldr	r0, [pc, #356]	@ (800a738 <tcp_receive+0x4c4>)
 800a5d2:	f004 fdd5 	bl	800f180 <iprintf>
      while (pcb->unacked != NULL &&
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d022      	beq.n	800a624 <tcp_receive+0x3b0>
             TCP_SEQ_LEQ(lwip_ntohl(pcb->unacked->tcphdr->seqno) +
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5e2:	68db      	ldr	r3, [r3, #12]
 800a5e4:	685b      	ldr	r3, [r3, #4]
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	f7fb fec6 	bl	8006378 <lwip_htonl>
 800a5ec:	4604      	mov	r4, r0
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5f2:	891b      	ldrh	r3, [r3, #8]
 800a5f4:	461d      	mov	r5, r3
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5fa:	68db      	ldr	r3, [r3, #12]
 800a5fc:	899b      	ldrh	r3, [r3, #12]
 800a5fe:	b29b      	uxth	r3, r3
 800a600:	4618      	mov	r0, r3
 800a602:	f7fb feac 	bl	800635e <lwip_htons>
 800a606:	4603      	mov	r3, r0
 800a608:	f003 0303 	and.w	r3, r3, #3
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d001      	beq.n	800a614 <tcp_receive+0x3a0>
 800a610:	2301      	movs	r3, #1
 800a612:	e000      	b.n	800a616 <tcp_receive+0x3a2>
 800a614:	2300      	movs	r3, #0
 800a616:	442b      	add	r3, r5
 800a618:	18e2      	adds	r2, r4, r3
 800a61a:	4b4a      	ldr	r3, [pc, #296]	@ (800a744 <tcp_receive+0x4d0>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	1ad3      	subs	r3, r2, r3
      while (pcb->unacked != NULL &&
 800a620:	2b00      	cmp	r3, #0
 800a622:	dd90      	ble.n	800a546 <tcp_receive+0x2d2>
        }
      }

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d104      	bne.n	800a636 <tcp_receive+0x3c2>
        pcb->rtime = -1;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a632:	861a      	strh	r2, [r3, #48]	@ 0x30
 800a634:	e002      	b.n	800a63c <tcp_receive+0x3c8>
      } else {
        pcb->rtime = 0;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	2200      	movs	r2, #0
 800a63a:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2200      	movs	r2, #0
 800a640:	76da      	strb	r2, [r3, #27]
 800a642:	e002      	b.n	800a64a <tcp_receive+0x3d6>
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800a644:	6878      	ldr	r0, [r7, #4]
 800a646:	f001 f8fb 	bl	800b840 <tcp_send_empty_ack>
       on the list are acknowledged by the ACK. This may seem
       strange since an "unsent" segment shouldn't be acked. The
       rationale is that lwIP puts all outstanding segments on the
       ->unsent list after a retransmission, so these segments may
       in fact have been sent once. */
    while (pcb->unsent != NULL &&
 800a64a:	e04f      	b.n	800a6ec <tcp_receive+0x478>
                           TCP_TCPLEN(pcb->unsent), pcb->snd_nxt)) {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unsent\n",
                                    lwip_ntohl(pcb->unsent->tcphdr->seqno), lwip_ntohl(pcb->unsent->tcphdr->seqno) +
                                    TCP_TCPLEN(pcb->unsent)));

      next = pcb->unsent;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a650:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pcb->unsent = pcb->unsent->next;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a656:	681a      	ldr	r2, [r3, #0]
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	669a      	str	r2, [r3, #104]	@ 0x68
#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a660:	2b00      	cmp	r3, #0
 800a662:	d103      	bne.n	800a66c <tcp_receive+0x3f8>
        pcb->unsent_oversize = 0;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2200      	movs	r2, #0
 800a668:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      }
#endif /* TCP_OVERSIZE */
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	f8b3 4062 	ldrh.w	r4, [r3, #98]	@ 0x62
 800a672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a674:	685b      	ldr	r3, [r3, #4]
 800a676:	4618      	mov	r0, r3
 800a678:	f7fd f8d8 	bl	800782c <pbuf_clen>
 800a67c:	4603      	mov	r3, r0
 800a67e:	429c      	cmp	r4, r3
 800a680:	d206      	bcs.n	800a690 <tcp_receive+0x41c>
 800a682:	4b2b      	ldr	r3, [pc, #172]	@ (800a730 <tcp_receive+0x4bc>)
 800a684:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800a688:	492a      	ldr	r1, [pc, #168]	@ (800a734 <tcp_receive+0x4c0>)
 800a68a:	482b      	ldr	r0, [pc, #172]	@ (800a738 <tcp_receive+0x4c4>)
 800a68c:	f004 fd78 	bl	800f180 <iprintf>
      /* Prevent ACK for FIN to generate a sent event */
      pcb->snd_queuelen -= pbuf_clen(next->p);
 800a690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a692:	685b      	ldr	r3, [r3, #4]
 800a694:	4618      	mov	r0, r3
 800a696:	f7fd f8c9 	bl	800782c <pbuf_clen>
 800a69a:	4603      	mov	r3, r0
 800a69c:	461a      	mov	r2, r3
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a6a4:	1a9b      	subs	r3, r3, r2
 800a6a6:	b29a      	uxth	r2, r3
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      recv_acked += next->len;
 800a6ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6b0:	891a      	ldrh	r2, [r3, #8]
 800a6b2:	4b22      	ldr	r3, [pc, #136]	@ (800a73c <tcp_receive+0x4c8>)
 800a6b4:	881b      	ldrh	r3, [r3, #0]
 800a6b6:	4413      	add	r3, r2
 800a6b8:	b29a      	uxth	r2, r3
 800a6ba:	4b20      	ldr	r3, [pc, #128]	@ (800a73c <tcp_receive+0x4c8>)
 800a6bc:	801a      	strh	r2, [r3, #0]
      tcp_seg_free(next);
 800a6be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a6c0:	f7fe f980 	bl	80089c4 <tcp_seg_free>
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unsent)\n", (tcpwnd_size_t)pcb->snd_queuelen));
      if (pcb->snd_queuelen != 0) {
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d00e      	beq.n	800a6ec <tcp_receive+0x478>
        LWIP_ASSERT("tcp_receive: valid queue length",
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d10a      	bne.n	800a6ec <tcp_receive+0x478>
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d106      	bne.n	800a6ec <tcp_receive+0x478>
 800a6de:	4b14      	ldr	r3, [pc, #80]	@ (800a730 <tcp_receive+0x4bc>)
 800a6e0:	f240 42dc 	movw	r2, #1244	@ 0x4dc
 800a6e4:	4916      	ldr	r1, [pc, #88]	@ (800a740 <tcp_receive+0x4cc>)
 800a6e6:	4814      	ldr	r0, [pc, #80]	@ (800a738 <tcp_receive+0x4c4>)
 800a6e8:	f004 fd4a 	bl	800f180 <iprintf>
    while (pcb->unsent != NULL &&
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d037      	beq.n	800a764 <tcp_receive+0x4f0>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 800a6f4:	4b13      	ldr	r3, [pc, #76]	@ (800a744 <tcp_receive+0x4d0>)
 800a6f6:	681c      	ldr	r4, [r3, #0]
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a6fc:	68db      	ldr	r3, [r3, #12]
 800a6fe:	685b      	ldr	r3, [r3, #4]
 800a700:	4618      	mov	r0, r3
 800a702:	f7fb fe39 	bl	8006378 <lwip_htonl>
 800a706:	4605      	mov	r5, r0
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a70c:	891b      	ldrh	r3, [r3, #8]
 800a70e:	461e      	mov	r6, r3
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a714:	68db      	ldr	r3, [r3, #12]
 800a716:	899b      	ldrh	r3, [r3, #12]
 800a718:	b29b      	uxth	r3, r3
 800a71a:	4618      	mov	r0, r3
 800a71c:	f7fb fe1f 	bl	800635e <lwip_htons>
 800a720:	4603      	mov	r3, r0
 800a722:	f003 0303 	and.w	r3, r3, #3
 800a726:	2b00      	cmp	r3, #0
 800a728:	d00e      	beq.n	800a748 <tcp_receive+0x4d4>
 800a72a:	2301      	movs	r3, #1
 800a72c:	e00d      	b.n	800a74a <tcp_receive+0x4d6>
 800a72e:	bf00      	nop
 800a730:	08010bec 	.word	0x08010bec
 800a734:	08010e2c 	.word	0x08010e2c
 800a738:	08010c30 	.word	0x08010c30
 800a73c:	200081e0 	.word	0x200081e0
 800a740:	08010e54 	.word	0x08010e54
 800a744:	200081dc 	.word	0x200081dc
 800a748:	2300      	movs	r3, #0
 800a74a:	4433      	add	r3, r6
 800a74c:	442b      	add	r3, r5
 800a74e:	1ae3      	subs	r3, r4, r3
    while (pcb->unsent != NULL &&
 800a750:	2b00      	cmp	r3, #0
 800a752:	db07      	blt.n	800a764 <tcp_receive+0x4f0>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 800a754:	4b8d      	ldr	r3, [pc, #564]	@ (800a98c <tcp_receive+0x718>)
 800a756:	681a      	ldr	r2, [r3, #0]
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a75c:	1ad3      	subs	r3, r2, r3
 800a75e:	2b00      	cmp	r3, #0
 800a760:	f77f af74 	ble.w	800a64c <tcp_receive+0x3d8>
          pcb->unacked != NULL || pcb->unsent != NULL);
      }
    }
    pcb->snd_buf += recv_acked;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800a76a:	4b89      	ldr	r3, [pc, #548]	@ (800a990 <tcp_receive+0x71c>)
 800a76c:	881b      	ldrh	r3, [r3, #0]
 800a76e:	4413      	add	r3, r2
 800a770:	b29a      	uxth	r2, r3
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d052      	beq.n	800a826 <tcp_receive+0x5b2>
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a784:	4b81      	ldr	r3, [pc, #516]	@ (800a98c <tcp_receive+0x718>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	1ad3      	subs	r3, r2, r3
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	da4b      	bge.n	800a826 <tcp_receive+0x5b2>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800a78e:	4b81      	ldr	r3, [pc, #516]	@ (800a994 <tcp_receive+0x720>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	b29a      	uxth	r2, r3
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a798:	b29b      	uxth	r3, r3
 800a79a:	1ad3      	subs	r3, r2, r3
 800a79c:	b29b      	uxth	r3, r3
 800a79e:	847b      	strh	r3, [r7, #34]	@ 0x22

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = m - (pcb->sa >> 3);
 800a7a0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800a7a8:	10db      	asrs	r3, r3, #3
 800a7aa:	b21b      	sxth	r3, r3
 800a7ac:	b29b      	uxth	r3, r3
 800a7ae:	1ad3      	subs	r3, r2, r3
 800a7b0:	b29b      	uxth	r3, r3
 800a7b2:	847b      	strh	r3, [r7, #34]	@ 0x22
      pcb->sa += m;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800a7ba:	b29a      	uxth	r2, r3
 800a7bc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a7be:	4413      	add	r3, r2
 800a7c0:	b29b      	uxth	r3, r3
 800a7c2:	b21a      	sxth	r2, r3
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 800a7c8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	da03      	bge.n	800a7d8 <tcp_receive+0x564>
        m = -m;
 800a7d0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a7d2:	425b      	negs	r3, r3
 800a7d4:	b29b      	uxth	r3, r3
 800a7d6:	847b      	strh	r3, [r7, #34]	@ 0x22
      }
      m = m - (pcb->sv >> 2);
 800a7d8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800a7e0:	109b      	asrs	r3, r3, #2
 800a7e2:	b21b      	sxth	r3, r3
 800a7e4:	b29b      	uxth	r3, r3
 800a7e6:	1ad3      	subs	r3, r2, r3
 800a7e8:	b29b      	uxth	r3, r3
 800a7ea:	847b      	strh	r3, [r7, #34]	@ 0x22
      pcb->sv += m;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800a7f2:	b29a      	uxth	r2, r3
 800a7f4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a7f6:	4413      	add	r3, r2
 800a7f8:	b29b      	uxth	r3, r3
 800a7fa:	b21a      	sxth	r2, r3
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800a806:	10db      	asrs	r3, r3, #3
 800a808:	b21b      	sxth	r3, r3
 800a80a:	b29a      	uxth	r2, r3
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800a812:	b29b      	uxth	r3, r3
 800a814:	4413      	add	r3, r2
 800a816:	b29b      	uxth	r3, r3
 800a818:	b21a      	sxth	r2, r3
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	2200      	movs	r2, #0
 800a824:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800a826:	4b5c      	ldr	r3, [pc, #368]	@ (800a998 <tcp_receive+0x724>)
 800a828:	881b      	ldrh	r3, [r3, #0]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	f000 84f1 	beq.w	800b212 <tcp_receive+0xf9e>
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	7d1b      	ldrb	r3, [r3, #20]
 800a834:	2b06      	cmp	r3, #6
 800a836:	f200 84ec 	bhi.w	800b212 <tcp_receive+0xf9e>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a83e:	4b57      	ldr	r3, [pc, #348]	@ (800a99c <tcp_receive+0x728>)
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	1ad3      	subs	r3, r2, r3
 800a844:	3b01      	subs	r3, #1
 800a846:	2b00      	cmp	r3, #0
 800a848:	f2c0 80b8 	blt.w	800a9bc <tcp_receive+0x748>
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a850:	4b51      	ldr	r3, [pc, #324]	@ (800a998 <tcp_receive+0x724>)
 800a852:	881b      	ldrh	r3, [r3, #0]
 800a854:	4619      	mov	r1, r3
 800a856:	4b51      	ldr	r3, [pc, #324]	@ (800a99c <tcp_receive+0x728>)
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	440b      	add	r3, r1
 800a85c:	1ad3      	subs	r3, r2, r3
 800a85e:	3301      	adds	r3, #1
 800a860:	2b00      	cmp	r3, #0
 800a862:	f300 80ab 	bgt.w	800a9bc <tcp_receive+0x748>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800a866:	4b4e      	ldr	r3, [pc, #312]	@ (800a9a0 <tcp_receive+0x72c>)
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	61bb      	str	r3, [r7, #24]
      off = pcb->rcv_nxt - seqno;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a870:	4b4a      	ldr	r3, [pc, #296]	@ (800a99c <tcp_receive+0x728>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	1ad3      	subs	r3, r2, r3
 800a876:	627b      	str	r3, [r7, #36]	@ 0x24
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800a878:	4b49      	ldr	r3, [pc, #292]	@ (800a9a0 <tcp_receive+0x72c>)
 800a87a:	685b      	ldr	r3, [r3, #4]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d106      	bne.n	800a88e <tcp_receive+0x61a>
 800a880:	4b48      	ldr	r3, [pc, #288]	@ (800a9a4 <tcp_receive+0x730>)
 800a882:	f240 523c 	movw	r2, #1340	@ 0x53c
 800a886:	4948      	ldr	r1, [pc, #288]	@ (800a9a8 <tcp_receive+0x734>)
 800a888:	4848      	ldr	r0, [pc, #288]	@ (800a9ac <tcp_receive+0x738>)
 800a88a:	f004 fc79 	bl	800f180 <iprintf>
      LWIP_ASSERT("insane offset!", (off < 0x7fff));
 800a88e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a890:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800a894:	4293      	cmp	r3, r2
 800a896:	dd06      	ble.n	800a8a6 <tcp_receive+0x632>
 800a898:	4b42      	ldr	r3, [pc, #264]	@ (800a9a4 <tcp_receive+0x730>)
 800a89a:	f240 523d 	movw	r2, #1341	@ 0x53d
 800a89e:	4944      	ldr	r1, [pc, #272]	@ (800a9b0 <tcp_receive+0x73c>)
 800a8a0:	4842      	ldr	r0, [pc, #264]	@ (800a9ac <tcp_receive+0x738>)
 800a8a2:	f004 fc6d 	bl	800f180 <iprintf>
      if (inseg.p->len < off) {
 800a8a6:	4b3e      	ldr	r3, [pc, #248]	@ (800a9a0 <tcp_receive+0x72c>)
 800a8a8:	685b      	ldr	r3, [r3, #4]
 800a8aa:	895b      	ldrh	r3, [r3, #10]
 800a8ac:	461a      	mov	r2, r3
 800a8ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	dd3e      	ble.n	800a932 <tcp_receive+0x6be>
        LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800a8b4:	4b3a      	ldr	r3, [pc, #232]	@ (800a9a0 <tcp_receive+0x72c>)
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	891b      	ldrh	r3, [r3, #8]
 800a8ba:	461a      	mov	r2, r3
 800a8bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	dd06      	ble.n	800a8d0 <tcp_receive+0x65c>
 800a8c2:	4b38      	ldr	r3, [pc, #224]	@ (800a9a4 <tcp_receive+0x730>)
 800a8c4:	f240 523f 	movw	r2, #1343	@ 0x53f
 800a8c8:	493a      	ldr	r1, [pc, #232]	@ (800a9b4 <tcp_receive+0x740>)
 800a8ca:	4838      	ldr	r0, [pc, #224]	@ (800a9ac <tcp_receive+0x738>)
 800a8cc:	f004 fc58 	bl	800f180 <iprintf>
        new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800a8d0:	4b33      	ldr	r3, [pc, #204]	@ (800a9a0 <tcp_receive+0x72c>)
 800a8d2:	685b      	ldr	r3, [r3, #4]
 800a8d4:	891a      	ldrh	r2, [r3, #8]
 800a8d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d8:	b29b      	uxth	r3, r3
 800a8da:	1ad3      	subs	r3, r2, r3
 800a8dc:	823b      	strh	r3, [r7, #16]
        while (p->len < off) {
 800a8de:	e00e      	b.n	800a8fe <tcp_receive+0x68a>
          off -= p->len;
 800a8e0:	69bb      	ldr	r3, [r7, #24]
 800a8e2:	895b      	ldrh	r3, [r3, #10]
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e8:	1a9b      	subs	r3, r3, r2
 800a8ea:	627b      	str	r3, [r7, #36]	@ 0x24
          /* KJM following line changed (with addition of new_tot_len var)
             to fix bug #9076
             inseg.p->tot_len -= p->len; */
          p->tot_len = new_tot_len;
 800a8ec:	69bb      	ldr	r3, [r7, #24]
 800a8ee:	8a3a      	ldrh	r2, [r7, #16]
 800a8f0:	811a      	strh	r2, [r3, #8]
          p->len = 0;
 800a8f2:	69bb      	ldr	r3, [r7, #24]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	815a      	strh	r2, [r3, #10]
          p = p->next;
 800a8f8:	69bb      	ldr	r3, [r7, #24]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	61bb      	str	r3, [r7, #24]
        while (p->len < off) {
 800a8fe:	69bb      	ldr	r3, [r7, #24]
 800a900:	895b      	ldrh	r3, [r3, #10]
 800a902:	461a      	mov	r2, r3
 800a904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a906:	4293      	cmp	r3, r2
 800a908:	dcea      	bgt.n	800a8e0 <tcp_receive+0x66c>
        }
        if (pbuf_header(p, (s16_t)-off)) {
 800a90a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a90c:	b29b      	uxth	r3, r3
 800a90e:	425b      	negs	r3, r3
 800a910:	b29b      	uxth	r3, r3
 800a912:	b21b      	sxth	r3, r3
 800a914:	4619      	mov	r1, r3
 800a916:	69b8      	ldr	r0, [r7, #24]
 800a918:	f7fc fed0 	bl	80076bc <pbuf_header>
 800a91c:	4603      	mov	r3, r0
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d01c      	beq.n	800a95c <tcp_receive+0x6e8>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 800a922:	4b20      	ldr	r3, [pc, #128]	@ (800a9a4 <tcp_receive+0x730>)
 800a924:	f240 524c 	movw	r2, #1356	@ 0x54c
 800a928:	4923      	ldr	r1, [pc, #140]	@ (800a9b8 <tcp_receive+0x744>)
 800a92a:	4820      	ldr	r0, [pc, #128]	@ (800a9ac <tcp_receive+0x738>)
 800a92c:	f004 fc28 	bl	800f180 <iprintf>
 800a930:	e014      	b.n	800a95c <tcp_receive+0x6e8>
        }
      } else {
        if (pbuf_header(inseg.p, (s16_t)-off)) {
 800a932:	4b1b      	ldr	r3, [pc, #108]	@ (800a9a0 <tcp_receive+0x72c>)
 800a934:	685b      	ldr	r3, [r3, #4]
 800a936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a938:	b292      	uxth	r2, r2
 800a93a:	4252      	negs	r2, r2
 800a93c:	b292      	uxth	r2, r2
 800a93e:	b212      	sxth	r2, r2
 800a940:	4611      	mov	r1, r2
 800a942:	4618      	mov	r0, r3
 800a944:	f7fc feba 	bl	80076bc <pbuf_header>
 800a948:	4603      	mov	r3, r0
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d006      	beq.n	800a95c <tcp_receive+0x6e8>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 800a94e:	4b15      	ldr	r3, [pc, #84]	@ (800a9a4 <tcp_receive+0x730>)
 800a950:	f240 5251 	movw	r2, #1361	@ 0x551
 800a954:	4918      	ldr	r1, [pc, #96]	@ (800a9b8 <tcp_receive+0x744>)
 800a956:	4815      	ldr	r0, [pc, #84]	@ (800a9ac <tcp_receive+0x738>)
 800a958:	f004 fc12 	bl	800f180 <iprintf>
        }
      }
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 800a95c:	4b10      	ldr	r3, [pc, #64]	@ (800a9a0 <tcp_receive+0x72c>)
 800a95e:	891a      	ldrh	r2, [r3, #8]
 800a960:	4b0e      	ldr	r3, [pc, #56]	@ (800a99c <tcp_receive+0x728>)
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	b299      	uxth	r1, r3
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a96a:	b29b      	uxth	r3, r3
 800a96c:	1acb      	subs	r3, r1, r3
 800a96e:	b29b      	uxth	r3, r3
 800a970:	4413      	add	r3, r2
 800a972:	b29a      	uxth	r2, r3
 800a974:	4b0a      	ldr	r3, [pc, #40]	@ (800a9a0 <tcp_receive+0x72c>)
 800a976:	811a      	strh	r2, [r3, #8]
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a97c:	4a07      	ldr	r2, [pc, #28]	@ (800a99c <tcp_receive+0x728>)
 800a97e:	6013      	str	r3, [r2, #0]
 800a980:	4b07      	ldr	r3, [pc, #28]	@ (800a9a0 <tcp_receive+0x72c>)
 800a982:	68db      	ldr	r3, [r3, #12]
 800a984:	4a05      	ldr	r2, [pc, #20]	@ (800a99c <tcp_receive+0x728>)
 800a986:	6812      	ldr	r2, [r2, #0]
 800a988:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800a98a:	e025      	b.n	800a9d8 <tcp_receive+0x764>
 800a98c:	200081dc 	.word	0x200081dc
 800a990:	200081e0 	.word	0x200081e0
 800a994:	200081a0 	.word	0x200081a0
 800a998:	200081e2 	.word	0x200081e2
 800a99c:	200081d8 	.word	0x200081d8
 800a9a0:	200081b8 	.word	0x200081b8
 800a9a4:	08010bec 	.word	0x08010bec
 800a9a8:	08010e74 	.word	0x08010e74
 800a9ac:	08010c30 	.word	0x08010c30
 800a9b0:	08010e84 	.word	0x08010e84
 800a9b4:	08010e94 	.word	0x08010e94
 800a9b8:	08010ea4 	.word	0x08010ea4
    }
    else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800a9bc:	4b87      	ldr	r3, [pc, #540]	@ (800abdc <tcp_receive+0x968>)
 800a9be:	681a      	ldr	r2, [r3, #0]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9c4:	1ad3      	subs	r3, r2, r3
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	da06      	bge.n	800a9d8 <tcp_receive+0x764>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	7e9b      	ldrb	r3, [r3, #26]
 800a9ce:	f043 0302 	orr.w	r3, r3, #2
 800a9d2:	b2da      	uxtb	r2, r3
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	769a      	strb	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800a9d8:	4b80      	ldr	r3, [pc, #512]	@ (800abdc <tcp_receive+0x968>)
 800a9da:	681a      	ldr	r2, [r3, #0]
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9e0:	1ad3      	subs	r3, r2, r3
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	f2c0 8410 	blt.w	800b208 <tcp_receive+0xf94>
 800a9e8:	4b7c      	ldr	r3, [pc, #496]	@ (800abdc <tcp_receive+0x968>)
 800a9ea:	681a      	ldr	r2, [r3, #0]
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9f0:	6879      	ldr	r1, [r7, #4]
 800a9f2:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800a9f4:	440b      	add	r3, r1
 800a9f6:	1ad3      	subs	r3, r2, r3
 800a9f8:	3301      	adds	r3, #1
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	f300 8404 	bgt.w	800b208 <tcp_receive+0xf94>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aa04:	4b75      	ldr	r3, [pc, #468]	@ (800abdc <tcp_receive+0x968>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	429a      	cmp	r2, r3
 800aa0a:	f040 8287 	bne.w	800af1c <tcp_receive+0xca8>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800aa0e:	4b74      	ldr	r3, [pc, #464]	@ (800abe0 <tcp_receive+0x96c>)
 800aa10:	891c      	ldrh	r4, [r3, #8]
 800aa12:	4b73      	ldr	r3, [pc, #460]	@ (800abe0 <tcp_receive+0x96c>)
 800aa14:	68db      	ldr	r3, [r3, #12]
 800aa16:	899b      	ldrh	r3, [r3, #12]
 800aa18:	b29b      	uxth	r3, r3
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f7fb fc9f 	bl	800635e <lwip_htons>
 800aa20:	4603      	mov	r3, r0
 800aa22:	f003 0303 	and.w	r3, r3, #3
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d001      	beq.n	800aa2e <tcp_receive+0x7ba>
 800aa2a:	2301      	movs	r3, #1
 800aa2c:	e000      	b.n	800aa30 <tcp_receive+0x7bc>
 800aa2e:	2300      	movs	r3, #0
 800aa30:	4423      	add	r3, r4
 800aa32:	b29a      	uxth	r2, r3
 800aa34:	4b6b      	ldr	r3, [pc, #428]	@ (800abe4 <tcp_receive+0x970>)
 800aa36:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800aa3c:	4b69      	ldr	r3, [pc, #420]	@ (800abe4 <tcp_receive+0x970>)
 800aa3e:	881b      	ldrh	r3, [r3, #0]
 800aa40:	429a      	cmp	r2, r3
 800aa42:	d26e      	bcs.n	800ab22 <tcp_receive+0x8ae>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800aa44:	4b66      	ldr	r3, [pc, #408]	@ (800abe0 <tcp_receive+0x96c>)
 800aa46:	68db      	ldr	r3, [r3, #12]
 800aa48:	899b      	ldrh	r3, [r3, #12]
 800aa4a:	b29b      	uxth	r3, r3
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	f7fb fc86 	bl	800635e <lwip_htons>
 800aa52:	4603      	mov	r3, r0
 800aa54:	f003 0301 	and.w	r3, r3, #1
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d01b      	beq.n	800aa94 <tcp_receive+0x820>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800aa5c:	4b60      	ldr	r3, [pc, #384]	@ (800abe0 <tcp_receive+0x96c>)
 800aa5e:	68db      	ldr	r3, [r3, #12]
 800aa60:	899b      	ldrh	r3, [r3, #12]
 800aa62:	b29b      	uxth	r3, r3
 800aa64:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800aa68:	b29c      	uxth	r4, r3
 800aa6a:	4b5d      	ldr	r3, [pc, #372]	@ (800abe0 <tcp_receive+0x96c>)
 800aa6c:	68db      	ldr	r3, [r3, #12]
 800aa6e:	899b      	ldrh	r3, [r3, #12]
 800aa70:	b29b      	uxth	r3, r3
 800aa72:	4618      	mov	r0, r3
 800aa74:	f7fb fc73 	bl	800635e <lwip_htons>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800aa7e:	b29b      	uxth	r3, r3
 800aa80:	4618      	mov	r0, r3
 800aa82:	f7fb fc6c 	bl	800635e <lwip_htons>
 800aa86:	4603      	mov	r3, r0
 800aa88:	461a      	mov	r2, r3
 800aa8a:	4b55      	ldr	r3, [pc, #340]	@ (800abe0 <tcp_receive+0x96c>)
 800aa8c:	68db      	ldr	r3, [r3, #12]
 800aa8e:	4322      	orrs	r2, r4
 800aa90:	b292      	uxth	r2, r2
 800aa92:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800aa98:	4b51      	ldr	r3, [pc, #324]	@ (800abe0 <tcp_receive+0x96c>)
 800aa9a:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800aa9c:	4b50      	ldr	r3, [pc, #320]	@ (800abe0 <tcp_receive+0x96c>)
 800aa9e:	68db      	ldr	r3, [r3, #12]
 800aaa0:	899b      	ldrh	r3, [r3, #12]
 800aaa2:	b29b      	uxth	r3, r3
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	f7fb fc5a 	bl	800635e <lwip_htons>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	f003 0302 	and.w	r3, r3, #2
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d005      	beq.n	800aac0 <tcp_receive+0x84c>
            inseg.len -= 1;
 800aab4:	4b4a      	ldr	r3, [pc, #296]	@ (800abe0 <tcp_receive+0x96c>)
 800aab6:	891b      	ldrh	r3, [r3, #8]
 800aab8:	3b01      	subs	r3, #1
 800aaba:	b29a      	uxth	r2, r3
 800aabc:	4b48      	ldr	r3, [pc, #288]	@ (800abe0 <tcp_receive+0x96c>)
 800aabe:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800aac0:	4b47      	ldr	r3, [pc, #284]	@ (800abe0 <tcp_receive+0x96c>)
 800aac2:	685b      	ldr	r3, [r3, #4]
 800aac4:	4a46      	ldr	r2, [pc, #280]	@ (800abe0 <tcp_receive+0x96c>)
 800aac6:	8912      	ldrh	r2, [r2, #8]
 800aac8:	4611      	mov	r1, r2
 800aaca:	4618      	mov	r0, r3
 800aacc:	f7fc fca6 	bl	800741c <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800aad0:	4b43      	ldr	r3, [pc, #268]	@ (800abe0 <tcp_receive+0x96c>)
 800aad2:	891c      	ldrh	r4, [r3, #8]
 800aad4:	4b42      	ldr	r3, [pc, #264]	@ (800abe0 <tcp_receive+0x96c>)
 800aad6:	68db      	ldr	r3, [r3, #12]
 800aad8:	899b      	ldrh	r3, [r3, #12]
 800aada:	b29b      	uxth	r3, r3
 800aadc:	4618      	mov	r0, r3
 800aade:	f7fb fc3e 	bl	800635e <lwip_htons>
 800aae2:	4603      	mov	r3, r0
 800aae4:	f003 0303 	and.w	r3, r3, #3
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d001      	beq.n	800aaf0 <tcp_receive+0x87c>
 800aaec:	2301      	movs	r3, #1
 800aaee:	e000      	b.n	800aaf2 <tcp_receive+0x87e>
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	4423      	add	r3, r4
 800aaf4:	b29a      	uxth	r2, r3
 800aaf6:	4b3b      	ldr	r3, [pc, #236]	@ (800abe4 <tcp_receive+0x970>)
 800aaf8:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800aafa:	4b3a      	ldr	r3, [pc, #232]	@ (800abe4 <tcp_receive+0x970>)
 800aafc:	881b      	ldrh	r3, [r3, #0]
 800aafe:	461a      	mov	r2, r3
 800ab00:	4b36      	ldr	r3, [pc, #216]	@ (800abdc <tcp_receive+0x968>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	441a      	add	r2, r3
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab0a:	6879      	ldr	r1, [r7, #4]
 800ab0c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800ab0e:	440b      	add	r3, r1
 800ab10:	429a      	cmp	r2, r3
 800ab12:	d006      	beq.n	800ab22 <tcp_receive+0x8ae>
 800ab14:	4b34      	ldr	r3, [pc, #208]	@ (800abe8 <tcp_receive+0x974>)
 800ab16:	f240 527e 	movw	r2, #1406	@ 0x57e
 800ab1a:	4934      	ldr	r1, [pc, #208]	@ (800abec <tcp_receive+0x978>)
 800ab1c:	4834      	ldr	r0, [pc, #208]	@ (800abf0 <tcp_receive+0x97c>)
 800ab1e:	f004 fb2f 	bl	800f180 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	f000 80e1 	beq.w	800acee <tcp_receive+0xa7a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800ab2c:	4b2c      	ldr	r3, [pc, #176]	@ (800abe0 <tcp_receive+0x96c>)
 800ab2e:	68db      	ldr	r3, [r3, #12]
 800ab30:	899b      	ldrh	r3, [r3, #12]
 800ab32:	b29b      	uxth	r3, r3
 800ab34:	4618      	mov	r0, r3
 800ab36:	f7fb fc12 	bl	800635e <lwip_htons>
 800ab3a:	4603      	mov	r3, r0
 800ab3c:	f003 0301 	and.w	r3, r3, #1
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d010      	beq.n	800ab66 <tcp_receive+0x8f2>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 800ab44:	e00a      	b.n	800ab5c <tcp_receive+0x8e8>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab4a:	60bb      	str	r3, [r7, #8]
              pcb->ooseq = pcb->ooseq->next;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab50:	681a      	ldr	r2, [r3, #0]
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	671a      	str	r2, [r3, #112]	@ 0x70
              tcp_seg_free(old_ooseq);
 800ab56:	68b8      	ldr	r0, [r7, #8]
 800ab58:	f7fd ff34 	bl	80089c4 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d1f0      	bne.n	800ab46 <tcp_receive+0x8d2>
 800ab64:	e0c3      	b.n	800acee <tcp_receive+0xa7a>
            }
          } else {
            next = pcb->ooseq;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 800ab6c:	e04f      	b.n	800ac0e <tcp_receive+0x99a>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800ab6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab70:	68db      	ldr	r3, [r3, #12]
 800ab72:	899b      	ldrh	r3, [r3, #12]
 800ab74:	b29b      	uxth	r3, r3
 800ab76:	4618      	mov	r0, r3
 800ab78:	f7fb fbf1 	bl	800635e <lwip_htons>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	f003 0301 	and.w	r3, r3, #1
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d03b      	beq.n	800abfe <tcp_receive+0x98a>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800ab86:	4b16      	ldr	r3, [pc, #88]	@ (800abe0 <tcp_receive+0x96c>)
 800ab88:	68db      	ldr	r3, [r3, #12]
 800ab8a:	899b      	ldrh	r3, [r3, #12]
 800ab8c:	b29b      	uxth	r3, r3
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f7fb fbe5 	bl	800635e <lwip_htons>
 800ab94:	4603      	mov	r3, r0
 800ab96:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d12f      	bne.n	800abfe <tcp_receive+0x98a>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800ab9e:	4b10      	ldr	r3, [pc, #64]	@ (800abe0 <tcp_receive+0x96c>)
 800aba0:	68db      	ldr	r3, [r3, #12]
 800aba2:	899b      	ldrh	r3, [r3, #12]
 800aba4:	b29c      	uxth	r4, r3
 800aba6:	2001      	movs	r0, #1
 800aba8:	f7fb fbd9 	bl	800635e <lwip_htons>
 800abac:	4603      	mov	r3, r0
 800abae:	461a      	mov	r2, r3
 800abb0:	4b0b      	ldr	r3, [pc, #44]	@ (800abe0 <tcp_receive+0x96c>)
 800abb2:	68db      	ldr	r3, [r3, #12]
 800abb4:	4322      	orrs	r2, r4
 800abb6:	b292      	uxth	r2, r2
 800abb8:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800abba:	4b09      	ldr	r3, [pc, #36]	@ (800abe0 <tcp_receive+0x96c>)
 800abbc:	891c      	ldrh	r4, [r3, #8]
 800abbe:	4b08      	ldr	r3, [pc, #32]	@ (800abe0 <tcp_receive+0x96c>)
 800abc0:	68db      	ldr	r3, [r3, #12]
 800abc2:	899b      	ldrh	r3, [r3, #12]
 800abc4:	b29b      	uxth	r3, r3
 800abc6:	4618      	mov	r0, r3
 800abc8:	f7fb fbc9 	bl	800635e <lwip_htons>
 800abcc:	4603      	mov	r3, r0
 800abce:	f003 0303 	and.w	r3, r3, #3
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d00e      	beq.n	800abf4 <tcp_receive+0x980>
 800abd6:	2301      	movs	r3, #1
 800abd8:	e00d      	b.n	800abf6 <tcp_receive+0x982>
 800abda:	bf00      	nop
 800abdc:	200081d8 	.word	0x200081d8
 800abe0:	200081b8 	.word	0x200081b8
 800abe4:	200081e2 	.word	0x200081e2
 800abe8:	08010bec 	.word	0x08010bec
 800abec:	08010eb8 	.word	0x08010eb8
 800abf0:	08010c30 	.word	0x08010c30
 800abf4:	2300      	movs	r3, #0
 800abf6:	4423      	add	r3, r4
 800abf8:	b29a      	uxth	r2, r3
 800abfa:	4b95      	ldr	r3, [pc, #596]	@ (800ae50 <tcp_receive+0xbdc>)
 800abfc:	801a      	strh	r2, [r3, #0]
              }
              prev = next;
 800abfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac00:	62bb      	str	r3, [r7, #40]	@ 0x28
              next = next->next;
 800ac02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	62fb      	str	r3, [r7, #44]	@ 0x2c
              tcp_seg_free(prev);
 800ac08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac0a:	f7fd fedb 	bl	80089c4 <tcp_seg_free>
            while (next &&
 800ac0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d00e      	beq.n	800ac32 <tcp_receive+0x9be>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800ac14:	4b8e      	ldr	r3, [pc, #568]	@ (800ae50 <tcp_receive+0xbdc>)
 800ac16:	881b      	ldrh	r3, [r3, #0]
 800ac18:	461a      	mov	r2, r3
 800ac1a:	4b8e      	ldr	r3, [pc, #568]	@ (800ae54 <tcp_receive+0xbe0>)
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	441a      	add	r2, r3
 800ac20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac22:	68db      	ldr	r3, [r3, #12]
 800ac24:	685b      	ldr	r3, [r3, #4]
 800ac26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac28:	8909      	ldrh	r1, [r1, #8]
 800ac2a:	440b      	add	r3, r1
 800ac2c:	1ad3      	subs	r3, r2, r3
            while (next &&
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	da9d      	bge.n	800ab6e <tcp_receive+0x8fa>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 800ac32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d057      	beq.n	800ace8 <tcp_receive+0xa74>
                TCP_SEQ_GT(seqno + tcplen,
 800ac38:	4b85      	ldr	r3, [pc, #532]	@ (800ae50 <tcp_receive+0xbdc>)
 800ac3a:	881b      	ldrh	r3, [r3, #0]
 800ac3c:	461a      	mov	r2, r3
 800ac3e:	4b85      	ldr	r3, [pc, #532]	@ (800ae54 <tcp_receive+0xbe0>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	441a      	add	r2, r3
 800ac44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac46:	68db      	ldr	r3, [r3, #12]
 800ac48:	685b      	ldr	r3, [r3, #4]
 800ac4a:	1ad3      	subs	r3, r2, r3
            if (next &&
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	dd4b      	ble.n	800ace8 <tcp_receive+0xa74>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800ac50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac52:	68db      	ldr	r3, [r3, #12]
 800ac54:	685b      	ldr	r3, [r3, #4]
 800ac56:	b29a      	uxth	r2, r3
 800ac58:	4b7e      	ldr	r3, [pc, #504]	@ (800ae54 <tcp_receive+0xbe0>)
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	b29b      	uxth	r3, r3
 800ac5e:	1ad3      	subs	r3, r2, r3
 800ac60:	b29a      	uxth	r2, r3
 800ac62:	4b7d      	ldr	r3, [pc, #500]	@ (800ae58 <tcp_receive+0xbe4>)
 800ac64:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800ac66:	4b7c      	ldr	r3, [pc, #496]	@ (800ae58 <tcp_receive+0xbe4>)
 800ac68:	68db      	ldr	r3, [r3, #12]
 800ac6a:	899b      	ldrh	r3, [r3, #12]
 800ac6c:	b29b      	uxth	r3, r3
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f7fb fb75 	bl	800635e <lwip_htons>
 800ac74:	4603      	mov	r3, r0
 800ac76:	f003 0302 	and.w	r3, r3, #2
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d005      	beq.n	800ac8a <tcp_receive+0xa16>
                inseg.len -= 1;
 800ac7e:	4b76      	ldr	r3, [pc, #472]	@ (800ae58 <tcp_receive+0xbe4>)
 800ac80:	891b      	ldrh	r3, [r3, #8]
 800ac82:	3b01      	subs	r3, #1
 800ac84:	b29a      	uxth	r2, r3
 800ac86:	4b74      	ldr	r3, [pc, #464]	@ (800ae58 <tcp_receive+0xbe4>)
 800ac88:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 800ac8a:	4b73      	ldr	r3, [pc, #460]	@ (800ae58 <tcp_receive+0xbe4>)
 800ac8c:	685b      	ldr	r3, [r3, #4]
 800ac8e:	4a72      	ldr	r2, [pc, #456]	@ (800ae58 <tcp_receive+0xbe4>)
 800ac90:	8912      	ldrh	r2, [r2, #8]
 800ac92:	4611      	mov	r1, r2
 800ac94:	4618      	mov	r0, r3
 800ac96:	f7fc fbc1 	bl	800741c <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800ac9a:	4b6f      	ldr	r3, [pc, #444]	@ (800ae58 <tcp_receive+0xbe4>)
 800ac9c:	891c      	ldrh	r4, [r3, #8]
 800ac9e:	4b6e      	ldr	r3, [pc, #440]	@ (800ae58 <tcp_receive+0xbe4>)
 800aca0:	68db      	ldr	r3, [r3, #12]
 800aca2:	899b      	ldrh	r3, [r3, #12]
 800aca4:	b29b      	uxth	r3, r3
 800aca6:	4618      	mov	r0, r3
 800aca8:	f7fb fb59 	bl	800635e <lwip_htons>
 800acac:	4603      	mov	r3, r0
 800acae:	f003 0303 	and.w	r3, r3, #3
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d001      	beq.n	800acba <tcp_receive+0xa46>
 800acb6:	2301      	movs	r3, #1
 800acb8:	e000      	b.n	800acbc <tcp_receive+0xa48>
 800acba:	2300      	movs	r3, #0
 800acbc:	4423      	add	r3, r4
 800acbe:	b29a      	uxth	r2, r3
 800acc0:	4b63      	ldr	r3, [pc, #396]	@ (800ae50 <tcp_receive+0xbdc>)
 800acc2:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800acc4:	4b62      	ldr	r3, [pc, #392]	@ (800ae50 <tcp_receive+0xbdc>)
 800acc6:	881b      	ldrh	r3, [r3, #0]
 800acc8:	461a      	mov	r2, r3
 800acca:	4b62      	ldr	r3, [pc, #392]	@ (800ae54 <tcp_receive+0xbe0>)
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	441a      	add	r2, r3
 800acd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acd2:	68db      	ldr	r3, [r3, #12]
 800acd4:	685b      	ldr	r3, [r3, #4]
 800acd6:	429a      	cmp	r2, r3
 800acd8:	d006      	beq.n	800ace8 <tcp_receive+0xa74>
 800acda:	4b60      	ldr	r3, [pc, #384]	@ (800ae5c <tcp_receive+0xbe8>)
 800acdc:	f240 52ae 	movw	r2, #1454	@ 0x5ae
 800ace0:	495f      	ldr	r1, [pc, #380]	@ (800ae60 <tcp_receive+0xbec>)
 800ace2:	4860      	ldr	r0, [pc, #384]	@ (800ae64 <tcp_receive+0xbf0>)
 800ace4:	f004 fa4c 	bl	800f180 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800acec:	671a      	str	r2, [r3, #112]	@ 0x70
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 800acee:	4b58      	ldr	r3, [pc, #352]	@ (800ae50 <tcp_receive+0xbdc>)
 800acf0:	881b      	ldrh	r3, [r3, #0]
 800acf2:	461a      	mov	r2, r3
 800acf4:	4b57      	ldr	r3, [pc, #348]	@ (800ae54 <tcp_receive+0xbe0>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	441a      	add	r2, r3
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800ad02:	4b53      	ldr	r3, [pc, #332]	@ (800ae50 <tcp_receive+0xbdc>)
 800ad04:	881b      	ldrh	r3, [r3, #0]
 800ad06:	429a      	cmp	r2, r3
 800ad08:	d206      	bcs.n	800ad18 <tcp_receive+0xaa4>
 800ad0a:	4b54      	ldr	r3, [pc, #336]	@ (800ae5c <tcp_receive+0xbe8>)
 800ad0c:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 800ad10:	4955      	ldr	r1, [pc, #340]	@ (800ae68 <tcp_receive+0xbf4>)
 800ad12:	4854      	ldr	r0, [pc, #336]	@ (800ae64 <tcp_receive+0xbf0>)
 800ad14:	f004 fa34 	bl	800f180 <iprintf>
        pcb->rcv_wnd -= tcplen;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800ad1c:	4b4c      	ldr	r3, [pc, #304]	@ (800ae50 <tcp_receive+0xbdc>)
 800ad1e:	881b      	ldrh	r3, [r3, #0]
 800ad20:	1ad3      	subs	r3, r2, r3
 800ad22:	b29a      	uxth	r2, r3
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 800ad28:	6878      	ldr	r0, [r7, #4]
 800ad2a:	f7fd f9fd 	bl	8008128 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 800ad2e:	4b4a      	ldr	r3, [pc, #296]	@ (800ae58 <tcp_receive+0xbe4>)
 800ad30:	685b      	ldr	r3, [r3, #4]
 800ad32:	891b      	ldrh	r3, [r3, #8]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d006      	beq.n	800ad46 <tcp_receive+0xad2>
          recv_data = inseg.p;
 800ad38:	4b47      	ldr	r3, [pc, #284]	@ (800ae58 <tcp_receive+0xbe4>)
 800ad3a:	685b      	ldr	r3, [r3, #4]
 800ad3c:	4a4b      	ldr	r2, [pc, #300]	@ (800ae6c <tcp_receive+0xbf8>)
 800ad3e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 800ad40:	4b45      	ldr	r3, [pc, #276]	@ (800ae58 <tcp_receive+0xbe4>)
 800ad42:	2200      	movs	r2, #0
 800ad44:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800ad46:	4b44      	ldr	r3, [pc, #272]	@ (800ae58 <tcp_receive+0xbe4>)
 800ad48:	68db      	ldr	r3, [r3, #12]
 800ad4a:	899b      	ldrh	r3, [r3, #12]
 800ad4c:	b29b      	uxth	r3, r3
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f7fb fb05 	bl	800635e <lwip_htons>
 800ad54:	4603      	mov	r3, r0
 800ad56:	f003 0301 	and.w	r3, r3, #1
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	f000 80b4 	beq.w	800aec8 <tcp_receive+0xc54>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 800ad60:	4b43      	ldr	r3, [pc, #268]	@ (800ae70 <tcp_receive+0xbfc>)
 800ad62:	781b      	ldrb	r3, [r3, #0]
 800ad64:	f043 0320 	orr.w	r3, r3, #32
 800ad68:	b2da      	uxtb	r2, r3
 800ad6a:	4b41      	ldr	r3, [pc, #260]	@ (800ae70 <tcp_receive+0xbfc>)
 800ad6c:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 800ad6e:	e0ab      	b.n	800aec8 <tcp_receive+0xc54>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          cseg = pcb->ooseq;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ad74:	60fb      	str	r3, [r7, #12]
          seqno = pcb->ooseq->tcphdr->seqno;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ad7a:	68db      	ldr	r3, [r3, #12]
 800ad7c:	685b      	ldr	r3, [r3, #4]
 800ad7e:	4a35      	ldr	r2, [pc, #212]	@ (800ae54 <tcp_receive+0xbe0>)
 800ad80:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	891b      	ldrh	r3, [r3, #8]
 800ad86:	461c      	mov	r4, r3
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	68db      	ldr	r3, [r3, #12]
 800ad8c:	899b      	ldrh	r3, [r3, #12]
 800ad8e:	b29b      	uxth	r3, r3
 800ad90:	4618      	mov	r0, r3
 800ad92:	f7fb fae4 	bl	800635e <lwip_htons>
 800ad96:	4603      	mov	r3, r0
 800ad98:	f003 0303 	and.w	r3, r3, #3
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d001      	beq.n	800ada4 <tcp_receive+0xb30>
 800ada0:	2301      	movs	r3, #1
 800ada2:	e000      	b.n	800ada6 <tcp_receive+0xb32>
 800ada4:	2300      	movs	r3, #0
 800ada6:	191a      	adds	r2, r3, r4
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adac:	441a      	add	r2, r3
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800adb6:	461c      	mov	r4, r3
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	891b      	ldrh	r3, [r3, #8]
 800adbc:	461d      	mov	r5, r3
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	68db      	ldr	r3, [r3, #12]
 800adc2:	899b      	ldrh	r3, [r3, #12]
 800adc4:	b29b      	uxth	r3, r3
 800adc6:	4618      	mov	r0, r3
 800adc8:	f7fb fac9 	bl	800635e <lwip_htons>
 800adcc:	4603      	mov	r3, r0
 800adce:	f003 0303 	and.w	r3, r3, #3
 800add2:	2b00      	cmp	r3, #0
 800add4:	d001      	beq.n	800adda <tcp_receive+0xb66>
 800add6:	2301      	movs	r3, #1
 800add8:	e000      	b.n	800addc <tcp_receive+0xb68>
 800adda:	2300      	movs	r3, #0
 800addc:	442b      	add	r3, r5
 800adde:	429c      	cmp	r4, r3
 800ade0:	d206      	bcs.n	800adf0 <tcp_receive+0xb7c>
 800ade2:	4b1e      	ldr	r3, [pc, #120]	@ (800ae5c <tcp_receive+0xbe8>)
 800ade4:	f240 52dd 	movw	r2, #1501	@ 0x5dd
 800ade8:	4922      	ldr	r1, [pc, #136]	@ (800ae74 <tcp_receive+0xc00>)
 800adea:	481e      	ldr	r0, [pc, #120]	@ (800ae64 <tcp_receive+0xbf0>)
 800adec:	f004 f9c8 	bl	800f180 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	891b      	ldrh	r3, [r3, #8]
 800adf4:	461c      	mov	r4, r3
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	68db      	ldr	r3, [r3, #12]
 800adfa:	899b      	ldrh	r3, [r3, #12]
 800adfc:	b29b      	uxth	r3, r3
 800adfe:	4618      	mov	r0, r3
 800ae00:	f7fb faad 	bl	800635e <lwip_htons>
 800ae04:	4603      	mov	r3, r0
 800ae06:	f003 0303 	and.w	r3, r3, #3
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d001      	beq.n	800ae12 <tcp_receive+0xb9e>
 800ae0e:	2301      	movs	r3, #1
 800ae10:	e000      	b.n	800ae14 <tcp_receive+0xba0>
 800ae12:	2300      	movs	r3, #0
 800ae14:	1919      	adds	r1, r3, r4
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800ae1a:	b28b      	uxth	r3, r1
 800ae1c:	1ad3      	subs	r3, r2, r3
 800ae1e:	b29a      	uxth	r2, r3
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f7fd f97f 	bl	8008128 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	685b      	ldr	r3, [r3, #4]
 800ae2e:	891b      	ldrh	r3, [r3, #8]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d028      	beq.n	800ae86 <tcp_receive+0xc12>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 800ae34:	4b0d      	ldr	r3, [pc, #52]	@ (800ae6c <tcp_receive+0xbf8>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d01d      	beq.n	800ae78 <tcp_receive+0xc04>
              pbuf_cat(recv_data, cseg->p);
 800ae3c:	4b0b      	ldr	r3, [pc, #44]	@ (800ae6c <tcp_receive+0xbf8>)
 800ae3e:	681a      	ldr	r2, [r3, #0]
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	685b      	ldr	r3, [r3, #4]
 800ae44:	4619      	mov	r1, r3
 800ae46:	4610      	mov	r0, r2
 800ae48:	f7fc fd28 	bl	800789c <pbuf_cat>
 800ae4c:	e018      	b.n	800ae80 <tcp_receive+0xc0c>
 800ae4e:	bf00      	nop
 800ae50:	200081e2 	.word	0x200081e2
 800ae54:	200081d8 	.word	0x200081d8
 800ae58:	200081b8 	.word	0x200081b8
 800ae5c:	08010bec 	.word	0x08010bec
 800ae60:	08010ef0 	.word	0x08010ef0
 800ae64:	08010c30 	.word	0x08010c30
 800ae68:	08010f2c 	.word	0x08010f2c
 800ae6c:	200081e8 	.word	0x200081e8
 800ae70:	200081e5 	.word	0x200081e5
 800ae74:	08010f4c 	.word	0x08010f4c
            } else {
              recv_data = cseg->p;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	685b      	ldr	r3, [r3, #4]
 800ae7c:	4a71      	ldr	r2, [pc, #452]	@ (800b044 <tcp_receive+0xdd0>)
 800ae7e:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	2200      	movs	r2, #0
 800ae84:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	68db      	ldr	r3, [r3, #12]
 800ae8a:	899b      	ldrh	r3, [r3, #12]
 800ae8c:	b29b      	uxth	r3, r3
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f7fb fa65 	bl	800635e <lwip_htons>
 800ae94:	4603      	mov	r3, r0
 800ae96:	f003 0301 	and.w	r3, r3, #1
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d00d      	beq.n	800aeba <tcp_receive+0xc46>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 800ae9e:	4b6a      	ldr	r3, [pc, #424]	@ (800b048 <tcp_receive+0xdd4>)
 800aea0:	781b      	ldrb	r3, [r3, #0]
 800aea2:	f043 0320 	orr.w	r3, r3, #32
 800aea6:	b2da      	uxtb	r2, r3
 800aea8:	4b67      	ldr	r3, [pc, #412]	@ (800b048 <tcp_receive+0xdd4>)
 800aeaa:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	7d1b      	ldrb	r3, [r3, #20]
 800aeb0:	2b04      	cmp	r3, #4
 800aeb2:	d102      	bne.n	800aeba <tcp_receive+0xc46>
              pcb->state = CLOSE_WAIT;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	2207      	movs	r2, #7
 800aeb8:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681a      	ldr	r2, [r3, #0]
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	671a      	str	r2, [r3, #112]	@ 0x70
          tcp_seg_free(cseg);
 800aec2:	68f8      	ldr	r0, [r7, #12]
 800aec4:	f7fd fd7e 	bl	80089c4 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d008      	beq.n	800aee2 <tcp_receive+0xc6e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aed4:	68db      	ldr	r3, [r3, #12]
 800aed6:	685a      	ldr	r2, [r3, #4]
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 800aedc:	429a      	cmp	r2, r3
 800aede:	f43f af47 	beq.w	800ad70 <tcp_receive+0xafc>
        }
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	7e9b      	ldrb	r3, [r3, #26]
 800aee6:	f003 0301 	and.w	r3, r3, #1
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d00e      	beq.n	800af0c <tcp_receive+0xc98>
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	7e9b      	ldrb	r3, [r3, #26]
 800aef2:	f023 0301 	bic.w	r3, r3, #1
 800aef6:	b2da      	uxtb	r2, r3
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	769a      	strb	r2, [r3, #26]
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	7e9b      	ldrb	r3, [r3, #26]
 800af00:	f043 0302 	orr.w	r3, r3, #2
 800af04:	b2da      	uxtb	r2, r3
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800af0a:	e181      	b.n	800b210 <tcp_receive+0xf9c>
        tcp_ack(pcb);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	7e9b      	ldrb	r3, [r3, #26]
 800af10:	f043 0301 	orr.w	r3, r3, #1
 800af14:	b2da      	uxtb	r2, r3
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800af1a:	e179      	b.n	800b210 <tcp_receive+0xf9c>
        }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      } else {
        /* We get here if the incoming segment is out-of-sequence. */
        tcp_send_empty_ack(pcb);
 800af1c:	6878      	ldr	r0, [r7, #4]
 800af1e:	f000 fc8f 	bl	800b840 <tcp_send_empty_ack>
#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af26:	2b00      	cmp	r3, #0
 800af28:	d106      	bne.n	800af38 <tcp_receive+0xcc4>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800af2a:	4848      	ldr	r0, [pc, #288]	@ (800b04c <tcp_receive+0xdd8>)
 800af2c:	f7fd fd62 	bl	80089f4 <tcp_seg_copy>
 800af30:	4602      	mov	r2, r0
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	671a      	str	r2, [r3, #112]	@ 0x70
      if (pcb->rcv_nxt == seqno) {
 800af36:	e16b      	b.n	800b210 <tcp_receive+0xf9c>

             If the incoming segment has the same sequence number as a
             segment on the ->ooseq queue, we discard the segment that
             contains less data. */

          prev = NULL;
 800af38:	2300      	movs	r3, #0
 800af3a:	62bb      	str	r3, [r7, #40]	@ 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800af42:	e150      	b.n	800b1e6 <tcp_receive+0xf72>
            if (seqno == next->tcphdr->seqno) {
 800af44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af46:	68db      	ldr	r3, [r3, #12]
 800af48:	685a      	ldr	r2, [r3, #4]
 800af4a:	4b41      	ldr	r3, [pc, #260]	@ (800b050 <tcp_receive+0xddc>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	429a      	cmp	r2, r3
 800af50:	d11d      	bne.n	800af8e <tcp_receive+0xd1a>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 800af52:	4b3e      	ldr	r3, [pc, #248]	@ (800b04c <tcp_receive+0xdd8>)
 800af54:	891a      	ldrh	r2, [r3, #8]
 800af56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af58:	891b      	ldrh	r3, [r3, #8]
 800af5a:	429a      	cmp	r2, r3
 800af5c:	f240 8148 	bls.w	800b1f0 <tcp_receive+0xf7c>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                cseg = tcp_seg_copy(&inseg);
 800af60:	483a      	ldr	r0, [pc, #232]	@ (800b04c <tcp_receive+0xdd8>)
 800af62:	f7fd fd47 	bl	80089f4 <tcp_seg_copy>
 800af66:	60f8      	str	r0, [r7, #12]
                if (cseg != NULL) {
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	f000 8142 	beq.w	800b1f4 <tcp_receive+0xf80>
                  if (prev != NULL) {
 800af70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af72:	2b00      	cmp	r3, #0
 800af74:	d003      	beq.n	800af7e <tcp_receive+0xd0a>
                    prev->next = cseg;
 800af76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af78:	68fa      	ldr	r2, [r7, #12]
 800af7a:	601a      	str	r2, [r3, #0]
 800af7c:	e002      	b.n	800af84 <tcp_receive+0xd10>
                  } else {
                    pcb->ooseq = cseg;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	68fa      	ldr	r2, [r7, #12]
 800af82:	671a      	str	r2, [r3, #112]	@ 0x70
                  }
                  tcp_oos_insert_segment(cseg, next);
 800af84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af86:	68f8      	ldr	r0, [r7, #12]
 800af88:	f7ff f8fe 	bl	800a188 <tcp_oos_insert_segment>
                }
                break;
 800af8c:	e132      	b.n	800b1f4 <tcp_receive+0xf80>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 800af8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af90:	2b00      	cmp	r3, #0
 800af92:	d117      	bne.n	800afc4 <tcp_receive+0xd50>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800af94:	4b2e      	ldr	r3, [pc, #184]	@ (800b050 <tcp_receive+0xddc>)
 800af96:	681a      	ldr	r2, [r3, #0]
 800af98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af9a:	68db      	ldr	r3, [r3, #12]
 800af9c:	685b      	ldr	r3, [r3, #4]
 800af9e:	1ad3      	subs	r3, r2, r3
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	da57      	bge.n	800b054 <tcp_receive+0xde0>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  cseg = tcp_seg_copy(&inseg);
 800afa4:	4829      	ldr	r0, [pc, #164]	@ (800b04c <tcp_receive+0xdd8>)
 800afa6:	f7fd fd25 	bl	80089f4 <tcp_seg_copy>
 800afaa:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	f000 8122 	beq.w	800b1f8 <tcp_receive+0xf84>
                    pcb->ooseq = cseg;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	68fa      	ldr	r2, [r7, #12]
 800afb8:	671a      	str	r2, [r3, #112]	@ 0x70
                    tcp_oos_insert_segment(cseg, next);
 800afba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800afbc:	68f8      	ldr	r0, [r7, #12]
 800afbe:	f7ff f8e3 	bl	800a188 <tcp_oos_insert_segment>
                  }
                  break;
 800afc2:	e119      	b.n	800b1f8 <tcp_receive+0xf84>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno+1, next->tcphdr->seqno-1)) {
 800afc4:	4b22      	ldr	r3, [pc, #136]	@ (800b050 <tcp_receive+0xddc>)
 800afc6:	681a      	ldr	r2, [r3, #0]
 800afc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afca:	68db      	ldr	r3, [r3, #12]
 800afcc:	685b      	ldr	r3, [r3, #4]
 800afce:	1ad3      	subs	r3, r2, r3
 800afd0:	3b01      	subs	r3, #1
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	db3e      	blt.n	800b054 <tcp_receive+0xde0>
 800afd6:	4b1e      	ldr	r3, [pc, #120]	@ (800b050 <tcp_receive+0xddc>)
 800afd8:	681a      	ldr	r2, [r3, #0]
 800afda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afdc:	68db      	ldr	r3, [r3, #12]
 800afde:	685b      	ldr	r3, [r3, #4]
 800afe0:	1ad3      	subs	r3, r2, r3
 800afe2:	3301      	adds	r3, #1
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	dc35      	bgt.n	800b054 <tcp_receive+0xde0>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  cseg = tcp_seg_copy(&inseg);
 800afe8:	4818      	ldr	r0, [pc, #96]	@ (800b04c <tcp_receive+0xdd8>)
 800afea:	f7fd fd03 	bl	80089f4 <tcp_seg_copy>
 800afee:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	f000 8102 	beq.w	800b1fc <tcp_receive+0xf88>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800aff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800affa:	68db      	ldr	r3, [r3, #12]
 800affc:	685b      	ldr	r3, [r3, #4]
 800affe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b000:	8912      	ldrh	r2, [r2, #8]
 800b002:	441a      	add	r2, r3
 800b004:	4b12      	ldr	r3, [pc, #72]	@ (800b050 <tcp_receive+0xddc>)
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	1ad3      	subs	r3, r2, r3
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	dd12      	ble.n	800b034 <tcp_receive+0xdc0>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800b00e:	4b10      	ldr	r3, [pc, #64]	@ (800b050 <tcp_receive+0xddc>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	b29a      	uxth	r2, r3
 800b014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b016:	68db      	ldr	r3, [r3, #12]
 800b018:	685b      	ldr	r3, [r3, #4]
 800b01a:	b29b      	uxth	r3, r3
 800b01c:	1ad3      	subs	r3, r2, r3
 800b01e:	b29a      	uxth	r2, r3
 800b020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b022:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 800b024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b026:	685a      	ldr	r2, [r3, #4]
 800b028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b02a:	891b      	ldrh	r3, [r3, #8]
 800b02c:	4619      	mov	r1, r3
 800b02e:	4610      	mov	r0, r2
 800b030:	f7fc f9f4 	bl	800741c <pbuf_realloc>
                    }
                    prev->next = cseg;
 800b034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b036:	68fa      	ldr	r2, [r7, #12]
 800b038:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 800b03a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b03c:	68f8      	ldr	r0, [r7, #12]
 800b03e:	f7ff f8a3 	bl	800a188 <tcp_oos_insert_segment>
                  }
                  break;
 800b042:	e0db      	b.n	800b1fc <tcp_receive+0xf88>
 800b044:	200081e8 	.word	0x200081e8
 800b048:	200081e5 	.word	0x200081e5
 800b04c:	200081b8 	.word	0x200081b8
 800b050:	200081d8 	.word	0x200081d8
                }
              }
              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800b054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	f040 80bf 	bne.w	800b1dc <tcp_receive+0xf68>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800b05e:	4b7c      	ldr	r3, [pc, #496]	@ (800b250 <tcp_receive+0xfdc>)
 800b060:	681a      	ldr	r2, [r3, #0]
 800b062:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b064:	68db      	ldr	r3, [r3, #12]
 800b066:	685b      	ldr	r3, [r3, #4]
 800b068:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	f340 80b6 	ble.w	800b1dc <tcp_receive+0xf68>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800b070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b072:	68db      	ldr	r3, [r3, #12]
 800b074:	899b      	ldrh	r3, [r3, #12]
 800b076:	b29b      	uxth	r3, r3
 800b078:	4618      	mov	r0, r3
 800b07a:	f7fb f970 	bl	800635e <lwip_htons>
 800b07e:	4603      	mov	r3, r0
 800b080:	f003 0301 	and.w	r3, r3, #1
 800b084:	2b00      	cmp	r3, #0
 800b086:	f040 80bb 	bne.w	800b200 <tcp_receive+0xf8c>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 800b08a:	4872      	ldr	r0, [pc, #456]	@ (800b254 <tcp_receive+0xfe0>)
 800b08c:	f7fd fcb2 	bl	80089f4 <tcp_seg_copy>
 800b090:	4602      	mov	r2, r0
 800b092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b094:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 800b096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	f000 80b2 	beq.w	800b204 <tcp_receive+0xf90>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800b0a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0a2:	68db      	ldr	r3, [r3, #12]
 800b0a4:	685b      	ldr	r3, [r3, #4]
 800b0a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b0a8:	8912      	ldrh	r2, [r2, #8]
 800b0aa:	441a      	add	r2, r3
 800b0ac:	4b68      	ldr	r3, [pc, #416]	@ (800b250 <tcp_receive+0xfdc>)
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	1ad3      	subs	r3, r2, r3
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	dd12      	ble.n	800b0dc <tcp_receive+0xe68>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800b0b6:	4b66      	ldr	r3, [pc, #408]	@ (800b250 <tcp_receive+0xfdc>)
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	b29a      	uxth	r2, r3
 800b0bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0be:	68db      	ldr	r3, [r3, #12]
 800b0c0:	685b      	ldr	r3, [r3, #4]
 800b0c2:	b29b      	uxth	r3, r3
 800b0c4:	1ad3      	subs	r3, r2, r3
 800b0c6:	b29a      	uxth	r2, r3
 800b0c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ca:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 800b0cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ce:	685a      	ldr	r2, [r3, #4]
 800b0d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0d2:	891b      	ldrh	r3, [r3, #8]
 800b0d4:	4619      	mov	r1, r3
 800b0d6:	4610      	mov	r0, r2
 800b0d8:	f7fc f9a0 	bl	800741c <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800b0dc:	4b5e      	ldr	r3, [pc, #376]	@ (800b258 <tcp_receive+0xfe4>)
 800b0de:	881b      	ldrh	r3, [r3, #0]
 800b0e0:	461a      	mov	r2, r3
 800b0e2:	4b5b      	ldr	r3, [pc, #364]	@ (800b250 <tcp_receive+0xfdc>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	441a      	add	r2, r3
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0ec:	6879      	ldr	r1, [r7, #4]
 800b0ee:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800b0f0:	440b      	add	r3, r1
 800b0f2:	1ad3      	subs	r3, r2, r3
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	f340 8085 	ble.w	800b204 <tcp_receive+0xf90>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800b0fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	68db      	ldr	r3, [r3, #12]
 800b100:	899b      	ldrh	r3, [r3, #12]
 800b102:	b29b      	uxth	r3, r3
 800b104:	4618      	mov	r0, r3
 800b106:	f7fb f92a 	bl	800635e <lwip_htons>
 800b10a:	4603      	mov	r3, r0
 800b10c:	f003 0301 	and.w	r3, r3, #1
 800b110:	2b00      	cmp	r3, #0
 800b112:	d01e      	beq.n	800b152 <tcp_receive+0xede>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800b114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	68db      	ldr	r3, [r3, #12]
 800b11a:	899b      	ldrh	r3, [r3, #12]
 800b11c:	b29b      	uxth	r3, r3
 800b11e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b122:	b29c      	uxth	r4, r3
 800b124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	68db      	ldr	r3, [r3, #12]
 800b12a:	899b      	ldrh	r3, [r3, #12]
 800b12c:	b29b      	uxth	r3, r3
 800b12e:	4618      	mov	r0, r3
 800b130:	f7fb f915 	bl	800635e <lwip_htons>
 800b134:	4603      	mov	r3, r0
 800b136:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800b13a:	b29b      	uxth	r3, r3
 800b13c:	4618      	mov	r0, r3
 800b13e:	f7fb f90e 	bl	800635e <lwip_htons>
 800b142:	4603      	mov	r3, r0
 800b144:	461a      	mov	r2, r3
 800b146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	68db      	ldr	r3, [r3, #12]
 800b14c:	4322      	orrs	r2, r4
 800b14e:	b292      	uxth	r2, r2
 800b150:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b156:	b29a      	uxth	r2, r3
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b15c:	4413      	add	r3, r2
 800b15e:	b299      	uxth	r1, r3
 800b160:	4b3b      	ldr	r3, [pc, #236]	@ (800b250 <tcp_receive+0xfdc>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	b29a      	uxth	r2, r3
 800b166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	1a8a      	subs	r2, r1, r2
 800b16c:	b292      	uxth	r2, r2
 800b16e:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800b170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	685a      	ldr	r2, [r3, #4]
 800b176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	891b      	ldrh	r3, [r3, #8]
 800b17c:	4619      	mov	r1, r3
 800b17e:	4610      	mov	r0, r2
 800b180:	f7fc f94c 	bl	800741c <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800b184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	891c      	ldrh	r4, [r3, #8]
 800b18a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	68db      	ldr	r3, [r3, #12]
 800b190:	899b      	ldrh	r3, [r3, #12]
 800b192:	b29b      	uxth	r3, r3
 800b194:	4618      	mov	r0, r3
 800b196:	f7fb f8e2 	bl	800635e <lwip_htons>
 800b19a:	4603      	mov	r3, r0
 800b19c:	f003 0303 	and.w	r3, r3, #3
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d001      	beq.n	800b1a8 <tcp_receive+0xf34>
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	e000      	b.n	800b1aa <tcp_receive+0xf36>
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	4423      	add	r3, r4
 800b1ac:	b29a      	uxth	r2, r3
 800b1ae:	4b2a      	ldr	r3, [pc, #168]	@ (800b258 <tcp_receive+0xfe4>)
 800b1b0:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800b1b2:	4b29      	ldr	r3, [pc, #164]	@ (800b258 <tcp_receive+0xfe4>)
 800b1b4:	881b      	ldrh	r3, [r3, #0]
 800b1b6:	461a      	mov	r2, r3
 800b1b8:	4b25      	ldr	r3, [pc, #148]	@ (800b250 <tcp_receive+0xfdc>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	441a      	add	r2, r3
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1c2:	6879      	ldr	r1, [r7, #4]
 800b1c4:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800b1c6:	440b      	add	r3, r1
 800b1c8:	429a      	cmp	r2, r3
 800b1ca:	d01b      	beq.n	800b204 <tcp_receive+0xf90>
 800b1cc:	4b23      	ldr	r3, [pc, #140]	@ (800b25c <tcp_receive+0xfe8>)
 800b1ce:	f240 627a 	movw	r2, #1658	@ 0x67a
 800b1d2:	4923      	ldr	r1, [pc, #140]	@ (800b260 <tcp_receive+0xfec>)
 800b1d4:	4823      	ldr	r0, [pc, #140]	@ (800b264 <tcp_receive+0xff0>)
 800b1d6:	f003 ffd3 	bl	800f180 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 800b1da:	e013      	b.n	800b204 <tcp_receive+0xf90>
              }
            }
            prev = next;
 800b1dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1de:	62bb      	str	r3, [r7, #40]	@ 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800b1e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b1e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	f47f aeab 	bne.w	800af44 <tcp_receive+0xcd0>
      if (pcb->rcv_nxt == seqno) {
 800b1ee:	e00f      	b.n	800b210 <tcp_receive+0xf9c>
                break;
 800b1f0:	bf00      	nop
 800b1f2:	e00d      	b.n	800b210 <tcp_receive+0xf9c>
                break;
 800b1f4:	bf00      	nop
 800b1f6:	e00b      	b.n	800b210 <tcp_receive+0xf9c>
                  break;
 800b1f8:	bf00      	nop
 800b1fa:	e009      	b.n	800b210 <tcp_receive+0xf9c>
                  break;
 800b1fc:	bf00      	nop
 800b1fe:	e007      	b.n	800b210 <tcp_receive+0xf9c>
                  break;
 800b200:	bf00      	nop
 800b202:	e005      	b.n	800b210 <tcp_receive+0xf9c>
                break;
 800b204:	bf00      	nop
      if (pcb->rcv_nxt == seqno) {
 800b206:	e003      	b.n	800b210 <tcp_receive+0xf9c>
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */
#endif /* TCP_QUEUE_OOSEQ */
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 800b208:	6878      	ldr	r0, [r7, #4]
 800b20a:	f000 fb19 	bl	800b840 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800b20e:	e01a      	b.n	800b246 <tcp_receive+0xfd2>
 800b210:	e019      	b.n	800b246 <tcp_receive+0xfd2>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800b212:	4b0f      	ldr	r3, [pc, #60]	@ (800b250 <tcp_receive+0xfdc>)
 800b214:	681a      	ldr	r2, [r3, #0]
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b21a:	1ad3      	subs	r3, r2, r3
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	db0a      	blt.n	800b236 <tcp_receive+0xfc2>
 800b220:	4b0b      	ldr	r3, [pc, #44]	@ (800b250 <tcp_receive+0xfdc>)
 800b222:	681a      	ldr	r2, [r3, #0]
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b228:	6879      	ldr	r1, [r7, #4]
 800b22a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800b22c:	440b      	add	r3, r1
 800b22e:	1ad3      	subs	r3, r2, r3
 800b230:	3301      	adds	r3, #1
 800b232:	2b00      	cmp	r3, #0
 800b234:	dd07      	ble.n	800b246 <tcp_receive+0xfd2>
      tcp_ack_now(pcb);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	7e9b      	ldrb	r3, [r3, #26]
 800b23a:	f043 0302 	orr.w	r3, r3, #2
 800b23e:	b2da      	uxtb	r2, r3
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	769a      	strb	r2, [r3, #26]
    }
  }
}
 800b244:	e7ff      	b.n	800b246 <tcp_receive+0xfd2>
 800b246:	bf00      	nop
 800b248:	3734      	adds	r7, #52	@ 0x34
 800b24a:	46bd      	mov	sp, r7
 800b24c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b24e:	bf00      	nop
 800b250:	200081d8 	.word	0x200081d8
 800b254:	200081b8 	.word	0x200081b8
 800b258:	200081e2 	.word	0x200081e2
 800b25c:	08010bec 	.word	0x08010bec
 800b260:	08010eb8 	.word	0x08010eb8
 800b264:	08010c30 	.word	0x08010c30

0800b268 <tcp_getoptbyte>:

static u8_t
tcp_getoptbyte(void)
{
 800b268:	b480      	push	{r7}
 800b26a:	b083      	sub	sp, #12
 800b26c:	af00      	add	r7, sp, #0
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 800b26e:	4b17      	ldr	r3, [pc, #92]	@ (800b2cc <tcp_getoptbyte+0x64>)
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d005      	beq.n	800b282 <tcp_getoptbyte+0x1a>
 800b276:	4b16      	ldr	r3, [pc, #88]	@ (800b2d0 <tcp_getoptbyte+0x68>)
 800b278:	881a      	ldrh	r2, [r3, #0]
 800b27a:	4b16      	ldr	r3, [pc, #88]	@ (800b2d4 <tcp_getoptbyte+0x6c>)
 800b27c:	881b      	ldrh	r3, [r3, #0]
 800b27e:	429a      	cmp	r2, r3
 800b280:	d20e      	bcs.n	800b2a0 <tcp_getoptbyte+0x38>
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 800b282:	4b15      	ldr	r3, [pc, #84]	@ (800b2d8 <tcp_getoptbyte+0x70>)
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	3314      	adds	r3, #20
 800b288:	603b      	str	r3, [r7, #0]
    return opts[tcp_optidx++];
 800b28a:	4b11      	ldr	r3, [pc, #68]	@ (800b2d0 <tcp_getoptbyte+0x68>)
 800b28c:	881b      	ldrh	r3, [r3, #0]
 800b28e:	1c5a      	adds	r2, r3, #1
 800b290:	b291      	uxth	r1, r2
 800b292:	4a0f      	ldr	r2, [pc, #60]	@ (800b2d0 <tcp_getoptbyte+0x68>)
 800b294:	8011      	strh	r1, [r2, #0]
 800b296:	461a      	mov	r2, r3
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	4413      	add	r3, r2
 800b29c:	781b      	ldrb	r3, [r3, #0]
 800b29e:	e010      	b.n	800b2c2 <tcp_getoptbyte+0x5a>
  } else {
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 800b2a0:	4b0b      	ldr	r3, [pc, #44]	@ (800b2d0 <tcp_getoptbyte+0x68>)
 800b2a2:	881b      	ldrh	r3, [r3, #0]
 800b2a4:	1c5a      	adds	r2, r3, #1
 800b2a6:	b291      	uxth	r1, r2
 800b2a8:	4a09      	ldr	r2, [pc, #36]	@ (800b2d0 <tcp_getoptbyte+0x68>)
 800b2aa:	8011      	strh	r1, [r2, #0]
 800b2ac:	b2da      	uxtb	r2, r3
 800b2ae:	4b09      	ldr	r3, [pc, #36]	@ (800b2d4 <tcp_getoptbyte+0x6c>)
 800b2b0:	881b      	ldrh	r3, [r3, #0]
 800b2b2:	b2db      	uxtb	r3, r3
 800b2b4:	1ad3      	subs	r3, r2, r3
 800b2b6:	71fb      	strb	r3, [r7, #7]
    return tcphdr_opt2[idx];
 800b2b8:	4b04      	ldr	r3, [pc, #16]	@ (800b2cc <tcp_getoptbyte+0x64>)
 800b2ba:	681a      	ldr	r2, [r3, #0]
 800b2bc:	79fb      	ldrb	r3, [r7, #7]
 800b2be:	4413      	add	r3, r2
 800b2c0:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	370c      	adds	r7, #12
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bc80      	pop	{r7}
 800b2ca:	4770      	bx	lr
 800b2cc:	200081d0 	.word	0x200081d0
 800b2d0:	200081d4 	.word	0x200081d4
 800b2d4:	200081ce 	.word	0x200081ce
 800b2d8:	200081c8 	.word	0x200081c8

0800b2dc <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b084      	sub	sp, #16
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 800b2e4:	4b2e      	ldr	r3, [pc, #184]	@ (800b3a0 <tcp_parseopt+0xc4>)
 800b2e6:	881b      	ldrh	r3, [r3, #0]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d056      	beq.n	800b39a <tcp_parseopt+0xbe>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800b2ec:	4b2d      	ldr	r3, [pc, #180]	@ (800b3a4 <tcp_parseopt+0xc8>)
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	801a      	strh	r2, [r3, #0]
 800b2f2:	e046      	b.n	800b382 <tcp_parseopt+0xa6>
      u8_t opt = tcp_getoptbyte();
 800b2f4:	f7ff ffb8 	bl	800b268 <tcp_getoptbyte>
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 800b2fc:	7bfb      	ldrb	r3, [r7, #15]
 800b2fe:	2b02      	cmp	r3, #2
 800b300:	d006      	beq.n	800b310 <tcp_parseopt+0x34>
 800b302:	2b02      	cmp	r3, #2
 800b304:	dc2a      	bgt.n	800b35c <tcp_parseopt+0x80>
 800b306:	2b00      	cmp	r3, #0
 800b308:	d042      	beq.n	800b390 <tcp_parseopt+0xb4>
 800b30a:	2b01      	cmp	r3, #1
 800b30c:	d038      	beq.n	800b380 <tcp_parseopt+0xa4>
 800b30e:	e025      	b.n	800b35c <tcp_parseopt+0x80>
        /* NOP option. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
        break;
      case LWIP_TCP_OPT_MSS:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
        if (tcp_getoptbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800b310:	f7ff ffaa 	bl	800b268 <tcp_getoptbyte>
 800b314:	4603      	mov	r3, r0
 800b316:	2b04      	cmp	r3, #4
 800b318:	d13c      	bne.n	800b394 <tcp_parseopt+0xb8>
 800b31a:	4b22      	ldr	r3, [pc, #136]	@ (800b3a4 <tcp_parseopt+0xc8>)
 800b31c:	881b      	ldrh	r3, [r3, #0]
 800b31e:	3301      	adds	r3, #1
 800b320:	4a1f      	ldr	r2, [pc, #124]	@ (800b3a0 <tcp_parseopt+0xc4>)
 800b322:	8812      	ldrh	r2, [r2, #0]
 800b324:	4293      	cmp	r3, r2
 800b326:	da35      	bge.n	800b394 <tcp_parseopt+0xb8>
          /* Bad length */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
          return;
        }
        /* An MSS option with the right option length. */
        mss = (tcp_getoptbyte() << 8);
 800b328:	f7ff ff9e 	bl	800b268 <tcp_getoptbyte>
 800b32c:	4603      	mov	r3, r0
 800b32e:	021b      	lsls	r3, r3, #8
 800b330:	81bb      	strh	r3, [r7, #12]
        mss |= tcp_getoptbyte();
 800b332:	f7ff ff99 	bl	800b268 <tcp_getoptbyte>
 800b336:	4603      	mov	r3, r0
 800b338:	461a      	mov	r2, r3
 800b33a:	89bb      	ldrh	r3, [r7, #12]
 800b33c:	4313      	orrs	r3, r2
 800b33e:	81bb      	strh	r3, [r7, #12]
        /* Limit the mss to the configured TCP_MSS and prevent division by zero */
        pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800b340:	89bb      	ldrh	r3, [r7, #12]
 800b342:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800b346:	d804      	bhi.n	800b352 <tcp_parseopt+0x76>
 800b348:	89bb      	ldrh	r3, [r7, #12]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d001      	beq.n	800b352 <tcp_parseopt+0x76>
 800b34e:	89ba      	ldrh	r2, [r7, #12]
 800b350:	e001      	b.n	800b356 <tcp_parseopt+0x7a>
 800b352:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	865a      	strh	r2, [r3, #50]	@ 0x32
        break;
 800b35a:	e012      	b.n	800b382 <tcp_parseopt+0xa6>
        tcp_optidx += LWIP_TCP_OPT_LEN_TS - 6;
        break;
#endif
      default:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
        data = tcp_getoptbyte();
 800b35c:	f7ff ff84 	bl	800b268 <tcp_getoptbyte>
 800b360:	4603      	mov	r3, r0
 800b362:	72fb      	strb	r3, [r7, #11]
        if (data < 2) {
 800b364:	7afb      	ldrb	r3, [r7, #11]
 800b366:	2b01      	cmp	r3, #1
 800b368:	d916      	bls.n	800b398 <tcp_parseopt+0xbc>
             and we don't process them further. */
          return;
        }
        /* All other options have a length field, so that we easily
           can skip past them. */
        tcp_optidx += data - 2;
 800b36a:	7afb      	ldrb	r3, [r7, #11]
 800b36c:	b29a      	uxth	r2, r3
 800b36e:	4b0d      	ldr	r3, [pc, #52]	@ (800b3a4 <tcp_parseopt+0xc8>)
 800b370:	881b      	ldrh	r3, [r3, #0]
 800b372:	4413      	add	r3, r2
 800b374:	b29b      	uxth	r3, r3
 800b376:	3b02      	subs	r3, #2
 800b378:	b29a      	uxth	r2, r3
 800b37a:	4b0a      	ldr	r3, [pc, #40]	@ (800b3a4 <tcp_parseopt+0xc8>)
 800b37c:	801a      	strh	r2, [r3, #0]
 800b37e:	e000      	b.n	800b382 <tcp_parseopt+0xa6>
        break;
 800b380:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800b382:	4b08      	ldr	r3, [pc, #32]	@ (800b3a4 <tcp_parseopt+0xc8>)
 800b384:	881a      	ldrh	r2, [r3, #0]
 800b386:	4b06      	ldr	r3, [pc, #24]	@ (800b3a0 <tcp_parseopt+0xc4>)
 800b388:	881b      	ldrh	r3, [r3, #0]
 800b38a:	429a      	cmp	r2, r3
 800b38c:	d3b2      	bcc.n	800b2f4 <tcp_parseopt+0x18>
 800b38e:	e004      	b.n	800b39a <tcp_parseopt+0xbe>
        return;
 800b390:	bf00      	nop
 800b392:	e002      	b.n	800b39a <tcp_parseopt+0xbe>
          return;
 800b394:	bf00      	nop
 800b396:	e000      	b.n	800b39a <tcp_parseopt+0xbe>
          return;
 800b398:	bf00      	nop
      }
    }
  }
}
 800b39a:	3710      	adds	r7, #16
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bd80      	pop	{r7, pc}
 800b3a0:	200081cc 	.word	0x200081cc
 800b3a4:	200081d4 	.word	0x200081d4

0800b3a8 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 800b3a8:	b480      	push	{r7}
 800b3aa:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 800b3ac:	4b05      	ldr	r3, [pc, #20]	@ (800b3c4 <tcp_trigger_input_pcb_close+0x1c>)
 800b3ae:	781b      	ldrb	r3, [r3, #0]
 800b3b0:	f043 0310 	orr.w	r3, r3, #16
 800b3b4:	b2da      	uxtb	r2, r3
 800b3b6:	4b03      	ldr	r3, [pc, #12]	@ (800b3c4 <tcp_trigger_input_pcb_close+0x1c>)
 800b3b8:	701a      	strb	r2, [r3, #0]
}
 800b3ba:	bf00      	nop
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	bc80      	pop	{r7}
 800b3c0:	4770      	bx	lr
 800b3c2:	bf00      	nop
 800b3c4:	200081e5 	.word	0x200081e5

0800b3c8 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                      u32_t seqno_be /* already in network byte order */)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b086      	sub	sp, #24
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	60f8      	str	r0, [r7, #12]
 800b3d0:	607b      	str	r3, [r7, #4]
 800b3d2:	460b      	mov	r3, r1
 800b3d4:	817b      	strh	r3, [r7, #10]
 800b3d6:	4613      	mov	r3, r2
 800b3d8:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800b3da:	897a      	ldrh	r2, [r7, #10]
 800b3dc:	893b      	ldrh	r3, [r7, #8]
 800b3de:	4413      	add	r3, r2
 800b3e0:	b29b      	uxth	r3, r3
 800b3e2:	3314      	adds	r3, #20
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	4619      	mov	r1, r3
 800b3ea:	2001      	movs	r0, #1
 800b3ec:	f7fb fe12 	bl	8007014 <pbuf_alloc>
 800b3f0:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 800b3f2:	697b      	ldr	r3, [r7, #20]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d056      	beq.n	800b4a6 <tcp_output_alloc_header+0xde>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800b3f8:	897b      	ldrh	r3, [r7, #10]
 800b3fa:	3313      	adds	r3, #19
 800b3fc:	697a      	ldr	r2, [r7, #20]
 800b3fe:	8952      	ldrh	r2, [r2, #10]
 800b400:	4293      	cmp	r3, r2
 800b402:	db05      	blt.n	800b410 <tcp_output_alloc_header+0x48>
 800b404:	4b2a      	ldr	r3, [pc, #168]	@ (800b4b0 <tcp_output_alloc_header+0xe8>)
 800b406:	2272      	movs	r2, #114	@ 0x72
 800b408:	492a      	ldr	r1, [pc, #168]	@ (800b4b4 <tcp_output_alloc_header+0xec>)
 800b40a:	482b      	ldr	r0, [pc, #172]	@ (800b4b8 <tcp_output_alloc_header+0xf0>)
 800b40c:	f003 feb8 	bl	800f180 <iprintf>
                 (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 800b410:	697b      	ldr	r3, [r7, #20]
 800b412:	685b      	ldr	r3, [r3, #4]
 800b414:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(pcb->local_port);
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	8adb      	ldrh	r3, [r3, #22]
 800b41a:	4618      	mov	r0, r3
 800b41c:	f7fa ff9f 	bl	800635e <lwip_htons>
 800b420:	4603      	mov	r3, r0
 800b422:	461a      	mov	r2, r3
 800b424:	693b      	ldr	r3, [r7, #16]
 800b426:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	8b1b      	ldrh	r3, [r3, #24]
 800b42c:	4618      	mov	r0, r3
 800b42e:	f7fa ff96 	bl	800635e <lwip_htons>
 800b432:	4603      	mov	r3, r0
 800b434:	461a      	mov	r2, r3
 800b436:	693b      	ldr	r3, [r7, #16]
 800b438:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 800b43a:	693b      	ldr	r3, [r7, #16]
 800b43c:	687a      	ldr	r2, [r7, #4]
 800b43e:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b444:	4618      	mov	r0, r3
 800b446:	f7fa ff97 	bl	8006378 <lwip_htonl>
 800b44a:	4602      	mov	r2, r0
 800b44c:	693b      	ldr	r3, [r7, #16]
 800b44e:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), TCP_ACK);
 800b450:	897b      	ldrh	r3, [r7, #10]
 800b452:	089b      	lsrs	r3, r3, #2
 800b454:	b29b      	uxth	r3, r3
 800b456:	3305      	adds	r3, #5
 800b458:	b29b      	uxth	r3, r3
 800b45a:	031b      	lsls	r3, r3, #12
 800b45c:	b29b      	uxth	r3, r3
 800b45e:	f043 0310 	orr.w	r3, r3, #16
 800b462:	b29b      	uxth	r3, r3
 800b464:	4618      	mov	r0, r3
 800b466:	f7fa ff7a 	bl	800635e <lwip_htons>
 800b46a:	4603      	mov	r3, r0
 800b46c:	461a      	mov	r2, r3
 800b46e:	693b      	ldr	r3, [r7, #16]
 800b470:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b476:	4618      	mov	r0, r3
 800b478:	f7fa ff71 	bl	800635e <lwip_htons>
 800b47c:	4603      	mov	r3, r0
 800b47e:	461a      	mov	r2, r3
 800b480:	693b      	ldr	r3, [r7, #16]
 800b482:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 800b484:	693b      	ldr	r3, [r7, #16]
 800b486:	2200      	movs	r2, #0
 800b488:	741a      	strb	r2, [r3, #16]
 800b48a:	2200      	movs	r2, #0
 800b48c:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 800b48e:	693b      	ldr	r3, [r7, #16]
 800b490:	2200      	movs	r2, #0
 800b492:	749a      	strb	r2, [r3, #18]
 800b494:	2200      	movs	r2, #0
 800b496:	74da      	strb	r2, [r3, #19]

    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b49c:	68fa      	ldr	r2, [r7, #12]
 800b49e:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 800b4a0:	441a      	add	r2, r3
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 800b4a6:	697b      	ldr	r3, [r7, #20]
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3718      	adds	r7, #24
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}
 800b4b0:	08010f74 	.word	0x08010f74
 800b4b4:	08010fa8 	.word	0x08010fa8
 800b4b8:	08010fd8 	.word	0x08010fd8

0800b4bc <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 800b4bc:	b590      	push	{r4, r7, lr}
 800b4be:	b085      	sub	sp, #20
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d02d      	beq.n	800b528 <tcp_send_fin+0x6c>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b4d0:	60fb      	str	r3, [r7, #12]
 800b4d2:	e002      	b.n	800b4da <tcp_send_fin+0x1e>
         last_unsent = last_unsent->next);
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d1f8      	bne.n	800b4d4 <tcp_send_fin+0x18>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	68db      	ldr	r3, [r3, #12]
 800b4e6:	899b      	ldrh	r3, [r3, #12]
 800b4e8:	b29b      	uxth	r3, r3
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	f7fa ff37 	bl	800635e <lwip_htons>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	f003 0307 	and.w	r3, r3, #7
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d116      	bne.n	800b528 <tcp_send_fin+0x6c>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	68db      	ldr	r3, [r3, #12]
 800b4fe:	899b      	ldrh	r3, [r3, #12]
 800b500:	b29c      	uxth	r4, r3
 800b502:	2001      	movs	r0, #1
 800b504:	f7fa ff2b 	bl	800635e <lwip_htons>
 800b508:	4603      	mov	r3, r0
 800b50a:	461a      	mov	r2, r3
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	68db      	ldr	r3, [r3, #12]
 800b510:	4322      	orrs	r2, r4
 800b512:	b292      	uxth	r2, r2
 800b514:	819a      	strh	r2, [r3, #12]
      pcb->flags |= TF_FIN;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	7e9b      	ldrb	r3, [r3, #26]
 800b51a:	f043 0320 	orr.w	r3, r3, #32
 800b51e:	b2da      	uxtb	r2, r3
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	769a      	strb	r2, [r3, #26]
      return ERR_OK;
 800b524:	2300      	movs	r3, #0
 800b526:	e004      	b.n	800b532 <tcp_send_fin+0x76>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800b528:	2101      	movs	r1, #1
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f000 f88c 	bl	800b648 <tcp_enqueue_flags>
 800b530:	4603      	mov	r3, r0
}
 800b532:	4618      	mov	r0, r3
 800b534:	3714      	adds	r7, #20
 800b536:	46bd      	mov	sp, r7
 800b538:	bd90      	pop	{r4, r7, pc}
	...

0800b53c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(struct tcp_pcb *pcb, struct pbuf *p, u8_t flags, u32_t seqno, u8_t optflags)
{
 800b53c:	b590      	push	{r4, r7, lr}
 800b53e:	b087      	sub	sp, #28
 800b540:	af00      	add	r7, sp, #0
 800b542:	60f8      	str	r0, [r7, #12]
 800b544:	60b9      	str	r1, [r7, #8]
 800b546:	603b      	str	r3, [r7, #0]
 800b548:	4613      	mov	r3, r2
 800b54a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800b54c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b550:	009b      	lsls	r3, r3, #2
 800b552:	b2db      	uxtb	r3, r3
 800b554:	f003 0304 	and.w	r3, r3, #4
 800b558:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800b55a:	2003      	movs	r0, #3
 800b55c:	f7fb faa8 	bl	8006ab0 <memp_malloc>
 800b560:	6138      	str	r0, [r7, #16]
 800b562:	693b      	ldr	r3, [r7, #16]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d104      	bne.n	800b572 <tcp_create_segment+0x36>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 800b568:	68b8      	ldr	r0, [r7, #8]
 800b56a:	f7fc f8cb 	bl	8007704 <pbuf_free>
    return NULL;
 800b56e:	2300      	movs	r3, #0
 800b570:	e060      	b.n	800b634 <tcp_create_segment+0xf8>
  }
  seg->flags = optflags;
 800b572:	693b      	ldr	r3, [r7, #16]
 800b574:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800b578:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 800b57a:	693b      	ldr	r3, [r7, #16]
 800b57c:	2200      	movs	r2, #0
 800b57e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 800b580:	693b      	ldr	r3, [r7, #16]
 800b582:	68ba      	ldr	r2, [r7, #8]
 800b584:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800b586:	68bb      	ldr	r3, [r7, #8]
 800b588:	891a      	ldrh	r2, [r3, #8]
 800b58a:	7dfb      	ldrb	r3, [r7, #23]
 800b58c:	b29b      	uxth	r3, r3
 800b58e:	429a      	cmp	r2, r3
 800b590:	d205      	bcs.n	800b59e <tcp_create_segment+0x62>
 800b592:	4b2a      	ldr	r3, [pc, #168]	@ (800b63c <tcp_create_segment+0x100>)
 800b594:	22ba      	movs	r2, #186	@ 0xba
 800b596:	492a      	ldr	r1, [pc, #168]	@ (800b640 <tcp_create_segment+0x104>)
 800b598:	482a      	ldr	r0, [pc, #168]	@ (800b644 <tcp_create_segment+0x108>)
 800b59a:	f003 fdf1 	bl	800f180 <iprintf>
  seg->len = p->tot_len - optlen;
 800b59e:	68bb      	ldr	r3, [r7, #8]
 800b5a0:	891a      	ldrh	r2, [r3, #8]
 800b5a2:	7dfb      	ldrb	r3, [r7, #23]
 800b5a4:	b29b      	uxth	r3, r3
 800b5a6:	1ad3      	subs	r3, r2, r3
 800b5a8:	b29a      	uxth	r2, r3
 800b5aa:	693b      	ldr	r3, [r7, #16]
 800b5ac:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_header(p, TCP_HLEN)) {
 800b5ae:	2114      	movs	r1, #20
 800b5b0:	68b8      	ldr	r0, [r7, #8]
 800b5b2:	f7fc f883 	bl	80076bc <pbuf_header>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d004      	beq.n	800b5c6 <tcp_create_segment+0x8a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 800b5bc:	6938      	ldr	r0, [r7, #16]
 800b5be:	f7fd fa01 	bl	80089c4 <tcp_seg_free>
    return NULL;
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	e036      	b.n	800b634 <tcp_create_segment+0xf8>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800b5c6:	693b      	ldr	r3, [r7, #16]
 800b5c8:	685b      	ldr	r3, [r3, #4]
 800b5ca:	685a      	ldr	r2, [r3, #4]
 800b5cc:	693b      	ldr	r3, [r7, #16]
 800b5ce:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	8ada      	ldrh	r2, [r3, #22]
 800b5d4:	693b      	ldr	r3, [r7, #16]
 800b5d6:	68dc      	ldr	r4, [r3, #12]
 800b5d8:	4610      	mov	r0, r2
 800b5da:	f7fa fec0 	bl	800635e <lwip_htons>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	8b1a      	ldrh	r2, [r3, #24]
 800b5e6:	693b      	ldr	r3, [r7, #16]
 800b5e8:	68dc      	ldr	r4, [r3, #12]
 800b5ea:	4610      	mov	r0, r2
 800b5ec:	f7fa feb7 	bl	800635e <lwip_htons>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800b5f4:	693b      	ldr	r3, [r7, #16]
 800b5f6:	68dc      	ldr	r4, [r3, #12]
 800b5f8:	6838      	ldr	r0, [r7, #0]
 800b5fa:	f7fa febd 	bl	8006378 <lwip_htonl>
 800b5fe:	4603      	mov	r3, r0
 800b600:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 800b602:	7dfb      	ldrb	r3, [r7, #23]
 800b604:	089b      	lsrs	r3, r3, #2
 800b606:	b2db      	uxtb	r3, r3
 800b608:	3305      	adds	r3, #5
 800b60a:	b29b      	uxth	r3, r3
 800b60c:	031b      	lsls	r3, r3, #12
 800b60e:	b29a      	uxth	r2, r3
 800b610:	79fb      	ldrb	r3, [r7, #7]
 800b612:	b29b      	uxth	r3, r3
 800b614:	4313      	orrs	r3, r2
 800b616:	b29a      	uxth	r2, r3
 800b618:	693b      	ldr	r3, [r7, #16]
 800b61a:	68dc      	ldr	r4, [r3, #12]
 800b61c:	4610      	mov	r0, r2
 800b61e:	f7fa fe9e 	bl	800635e <lwip_htons>
 800b622:	4603      	mov	r3, r0
 800b624:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 800b626:	693b      	ldr	r3, [r7, #16]
 800b628:	68db      	ldr	r3, [r3, #12]
 800b62a:	2200      	movs	r2, #0
 800b62c:	749a      	strb	r2, [r3, #18]
 800b62e:	2200      	movs	r2, #0
 800b630:	74da      	strb	r2, [r3, #19]
  return seg;
 800b632:	693b      	ldr	r3, [r7, #16]
}
 800b634:	4618      	mov	r0, r3
 800b636:	371c      	adds	r7, #28
 800b638:	46bd      	mov	sp, r7
 800b63a:	bd90      	pop	{r4, r7, pc}
 800b63c:	08010f74 	.word	0x08010f74
 800b640:	08011000 	.word	0x08011000
 800b644:	08010fd8 	.word	0x08010fd8

0800b648 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	b08a      	sub	sp, #40	@ 0x28
 800b64c:	af02      	add	r7, sp, #8
 800b64e:	6078      	str	r0, [r7, #4]
 800b650:	460b      	mov	r3, r1
 800b652:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 800b654:	2300      	movs	r3, #0
 800b656:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 800b658:	2300      	movs	r3, #0
 800b65a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800b65c:	78fb      	ldrb	r3, [r7, #3]
 800b65e:	f003 0303 	and.w	r3, r3, #3
 800b662:	2b00      	cmp	r3, #0
 800b664:	d106      	bne.n	800b674 <tcp_enqueue_flags+0x2c>
 800b666:	4b6f      	ldr	r3, [pc, #444]	@ (800b824 <tcp_enqueue_flags+0x1dc>)
 800b668:	f240 321a 	movw	r2, #794	@ 0x31a
 800b66c:	496e      	ldr	r1, [pc, #440]	@ (800b828 <tcp_enqueue_flags+0x1e0>)
 800b66e:	486f      	ldr	r0, [pc, #444]	@ (800b82c <tcp_enqueue_flags+0x1e4>)
 800b670:	f003 fd86 	bl	800f180 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);

  /* check for configured max queuelen and possible overflow (FIN flag should always come through!) */
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800b67a:	2b08      	cmp	r3, #8
 800b67c:	d806      	bhi.n	800b68c <tcp_enqueue_flags+0x44>
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800b684:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 800b688:	4293      	cmp	r3, r2
 800b68a:	d90e      	bls.n	800b6aa <tcp_enqueue_flags+0x62>
      ((flags & TCP_FIN) == 0)) {
 800b68c:	78fb      	ldrb	r3, [r7, #3]
 800b68e:	f003 0301 	and.w	r3, r3, #1
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 800b692:	2b00      	cmp	r3, #0
 800b694:	d109      	bne.n	800b6aa <tcp_enqueue_flags+0x62>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_enqueue_flags: too long queue %"U16_F" (max %"U16_F")\n",
                                       pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	7e9b      	ldrb	r3, [r3, #26]
 800b69a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b69e:	b2da      	uxtb	r2, r3
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 800b6a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b6a8:	e0b7      	b.n	800b81a <tcp_enqueue_flags+0x1d2>
  }

  if (flags & TCP_SYN) {
 800b6aa:	78fb      	ldrb	r3, [r7, #3]
 800b6ac:	f003 0302 	and.w	r3, r3, #2
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d001      	beq.n	800b6b8 <tcp_enqueue_flags+0x70>
    optflags = TF_SEG_OPTS_MSS;
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host. */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800b6b8:	7ffb      	ldrb	r3, [r7, #31]
 800b6ba:	009b      	lsls	r3, r3, #2
 800b6bc:	b2db      	uxtb	r3, r3
 800b6be:	f003 0304 	and.w	r3, r3, #4
 800b6c2:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800b6c4:	7dfb      	ldrb	r3, [r7, #23]
 800b6c6:	b29b      	uxth	r3, r3
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	4619      	mov	r1, r3
 800b6cc:	2000      	movs	r0, #0
 800b6ce:	f7fb fca1 	bl	8007014 <pbuf_alloc>
 800b6d2:	6138      	str	r0, [r7, #16]
 800b6d4:	693b      	ldr	r3, [r7, #16]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d109      	bne.n	800b6ee <tcp_enqueue_flags+0xa6>
    pcb->flags |= TF_NAGLEMEMERR;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	7e9b      	ldrb	r3, [r3, #26]
 800b6de:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b6e2:	b2da      	uxtb	r2, r3
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800b6e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b6ec:	e095      	b.n	800b81a <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800b6ee:	693b      	ldr	r3, [r7, #16]
 800b6f0:	895a      	ldrh	r2, [r3, #10]
 800b6f2:	7dfb      	ldrb	r3, [r7, #23]
 800b6f4:	b29b      	uxth	r3, r3
 800b6f6:	429a      	cmp	r2, r3
 800b6f8:	d206      	bcs.n	800b708 <tcp_enqueue_flags+0xc0>
 800b6fa:	4b4a      	ldr	r3, [pc, #296]	@ (800b824 <tcp_enqueue_flags+0x1dc>)
 800b6fc:	f44f 7250 	mov.w	r2, #832	@ 0x340
 800b700:	494b      	ldr	r1, [pc, #300]	@ (800b830 <tcp_enqueue_flags+0x1e8>)
 800b702:	484a      	ldr	r0, [pc, #296]	@ (800b82c <tcp_enqueue_flags+0x1e4>)
 800b704:	f003 fd3c 	bl	800f180 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 800b70c:	78fa      	ldrb	r2, [r7, #3]
 800b70e:	7ffb      	ldrb	r3, [r7, #31]
 800b710:	9300      	str	r3, [sp, #0]
 800b712:	460b      	mov	r3, r1
 800b714:	6939      	ldr	r1, [r7, #16]
 800b716:	6878      	ldr	r0, [r7, #4]
 800b718:	f7ff ff10 	bl	800b53c <tcp_create_segment>
 800b71c:	60f8      	str	r0, [r7, #12]
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d109      	bne.n	800b738 <tcp_enqueue_flags+0xf0>
    pcb->flags |= TF_NAGLEMEMERR;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	7e9b      	ldrb	r3, [r3, #26]
 800b728:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b72c:	b2da      	uxtb	r2, r3
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800b732:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b736:	e070      	b.n	800b81a <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	68db      	ldr	r3, [r3, #12]
 800b73c:	f003 0303 	and.w	r3, r3, #3
 800b740:	2b00      	cmp	r3, #0
 800b742:	d006      	beq.n	800b752 <tcp_enqueue_flags+0x10a>
 800b744:	4b37      	ldr	r3, [pc, #220]	@ (800b824 <tcp_enqueue_flags+0x1dc>)
 800b746:	f240 3249 	movw	r2, #841	@ 0x349
 800b74a:	493a      	ldr	r1, [pc, #232]	@ (800b834 <tcp_enqueue_flags+0x1ec>)
 800b74c:	4837      	ldr	r0, [pc, #220]	@ (800b82c <tcp_enqueue_flags+0x1e4>)
 800b74e:	f003 fd17 	bl	800f180 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	891b      	ldrh	r3, [r3, #8]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d006      	beq.n	800b768 <tcp_enqueue_flags+0x120>
 800b75a:	4b32      	ldr	r3, [pc, #200]	@ (800b824 <tcp_enqueue_flags+0x1dc>)
 800b75c:	f240 324a 	movw	r2, #842	@ 0x34a
 800b760:	4935      	ldr	r1, [pc, #212]	@ (800b838 <tcp_enqueue_flags+0x1f0>)
 800b762:	4832      	ldr	r0, [pc, #200]	@ (800b82c <tcp_enqueue_flags+0x1e4>)
 800b764:	f003 fd0c 	bl	800f180 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d103      	bne.n	800b778 <tcp_enqueue_flags+0x130>
    pcb->unsent = seg;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	68fa      	ldr	r2, [r7, #12]
 800b774:	669a      	str	r2, [r3, #104]	@ 0x68
 800b776:	e00d      	b.n	800b794 <tcp_enqueue_flags+0x14c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b77c:	61bb      	str	r3, [r7, #24]
 800b77e:	e002      	b.n	800b786 <tcp_enqueue_flags+0x13e>
 800b780:	69bb      	ldr	r3, [r7, #24]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	61bb      	str	r3, [r7, #24]
 800b786:	69bb      	ldr	r3, [r7, #24]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d1f8      	bne.n	800b780 <tcp_enqueue_flags+0x138>
    useg->next = seg;
 800b78e:	69bb      	ldr	r3, [r7, #24]
 800b790:	68fa      	ldr	r2, [r7, #12]
 800b792:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2200      	movs	r2, #0
 800b798:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800b79c:	78fb      	ldrb	r3, [r7, #3]
 800b79e:	f003 0302 	and.w	r3, r3, #2
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d104      	bne.n	800b7b0 <tcp_enqueue_flags+0x168>
 800b7a6:	78fb      	ldrb	r3, [r7, #3]
 800b7a8:	f003 0301 	and.w	r3, r3, #1
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d004      	beq.n	800b7ba <tcp_enqueue_flags+0x172>
    pcb->snd_lbb++;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7b4:	1c5a      	adds	r2, r3, #1
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 800b7ba:	78fb      	ldrb	r3, [r7, #3]
 800b7bc:	f003 0301 	and.w	r3, r3, #1
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d006      	beq.n	800b7d2 <tcp_enqueue_flags+0x18a>
    pcb->flags |= TF_FIN;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	7e9b      	ldrb	r3, [r3, #26]
 800b7c8:	f043 0320 	orr.w	r3, r3, #32
 800b7cc:	b2da      	uxtb	r2, r3
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	769a      	strb	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	685b      	ldr	r3, [r3, #4]
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	f7fc f828 	bl	800782c <pbuf_clen>
 800b7dc:	4603      	mov	r3, r0
 800b7de:	461a      	mov	r2, r3
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800b7e6:	4413      	add	r3, r2
 800b7e8:	b29a      	uxth	r2, r3
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d00e      	beq.n	800b818 <tcp_enqueue_flags+0x1d0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d10a      	bne.n	800b818 <tcp_enqueue_flags+0x1d0>
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b806:	2b00      	cmp	r3, #0
 800b808:	d106      	bne.n	800b818 <tcp_enqueue_flags+0x1d0>
 800b80a:	4b06      	ldr	r3, [pc, #24]	@ (800b824 <tcp_enqueue_flags+0x1dc>)
 800b80c:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800b810:	490a      	ldr	r1, [pc, #40]	@ (800b83c <tcp_enqueue_flags+0x1f4>)
 800b812:	4806      	ldr	r0, [pc, #24]	@ (800b82c <tcp_enqueue_flags+0x1e4>)
 800b814:	f003 fcb4 	bl	800f180 <iprintf>
      pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 800b818:	2300      	movs	r3, #0
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3720      	adds	r7, #32
 800b81e:	46bd      	mov	sp, r7
 800b820:	bd80      	pop	{r7, pc}
 800b822:	bf00      	nop
 800b824:	08010f74 	.word	0x08010f74
 800b828:	08011278 	.word	0x08011278
 800b82c:	08010fd8 	.word	0x08010fd8
 800b830:	080112d0 	.word	0x080112d0
 800b834:	0801130c 	.word	0x0801130c
 800b838:	08011324 	.word	0x08011324
 800b83c:	08011350 	.word	0x08011350

0800b840 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 800b840:	b590      	push	{r4, r7, lr}
 800b842:	b08b      	sub	sp, #44	@ 0x2c
 800b844:	af04      	add	r7, sp, #16
 800b846:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = 0;
 800b848:	2300      	movs	r3, #0
 800b84a:	75bb      	strb	r3, [r7, #22]
  if (pcb->flags & TF_TIMESTAMP) {
    optlen = LWIP_TCP_OPT_LENGTH(TF_SEG_OPTS_TS);
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 800b84c:	7dbb      	ldrb	r3, [r7, #22]
 800b84e:	b29c      	uxth	r4, r3
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b854:	4618      	mov	r0, r3
 800b856:	f7fa fd8f 	bl	8006378 <lwip_htonl>
 800b85a:	4603      	mov	r3, r0
 800b85c:	2200      	movs	r2, #0
 800b85e:	4621      	mov	r1, r4
 800b860:	6878      	ldr	r0, [r7, #4]
 800b862:	f7ff fdb1 	bl	800b3c8 <tcp_output_alloc_header>
 800b866:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d109      	bne.n	800b882 <tcp_send_empty_ack+0x42>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	7e9b      	ldrb	r3, [r3, #26]
 800b872:	f043 0303 	orr.w	r3, r3, #3
 800b876:	b2da      	uxtb	r2, r3
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	769a      	strb	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 800b87c:	f06f 0301 	mvn.w	r3, #1
 800b880:	e036      	b.n	800b8f0 <tcp_send_empty_ack+0xb0>
  if (pcb->flags & TF_TIMESTAMP) {
    tcp_build_timestamp_option(pcb, (u32_t *)(tcphdr + 1));
  }
#endif

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	3304      	adds	r3, #4
 800b886:	4618      	mov	r0, r3
 800b888:	f002 fa54 	bl	800dd34 <ip4_route>
 800b88c:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d102      	bne.n	800b89a <tcp_send_empty_ack+0x5a>
    err = ERR_RTE;
 800b894:	23fc      	movs	r3, #252	@ 0xfc
 800b896:	75fb      	strb	r3, [r7, #23]
 800b898:	e012      	b.n	800b8c0 <tcp_send_empty_ack+0x80>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
        &pcb->local_ip, &pcb->remote_ip);
    }
#endif
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip,
 800b89a:	6879      	ldr	r1, [r7, #4]
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	1d18      	adds	r0, r3, #4
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	7a9c      	ldrb	r4, [r3, #10]
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	7a5b      	ldrb	r3, [r3, #9]
 800b8a8:	68fa      	ldr	r2, [r7, #12]
 800b8aa:	9202      	str	r2, [sp, #8]
 800b8ac:	2206      	movs	r2, #6
 800b8ae:	9201      	str	r2, [sp, #4]
 800b8b0:	9300      	str	r3, [sp, #0]
 800b8b2:	4623      	mov	r3, r4
 800b8b4:	4602      	mov	r2, r0
 800b8b6:	6938      	ldr	r0, [r7, #16]
 800b8b8:	f002 fbe4 	bl	800e084 <ip4_output_if>
 800b8bc:	4603      	mov	r3, r0
 800b8be:	75fb      	strb	r3, [r7, #23]
      pcb->ttl, pcb->tos, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 800b8c0:	6938      	ldr	r0, [r7, #16]
 800b8c2:	f7fb ff1f 	bl	8007704 <pbuf_free>

  if (err != ERR_OK) {
 800b8c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d007      	beq.n	800b8de <tcp_send_empty_ack+0x9e>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	7e9b      	ldrb	r3, [r3, #26]
 800b8d2:	f043 0303 	orr.w	r3, r3, #3
 800b8d6:	b2da      	uxtb	r2, r3
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	769a      	strb	r2, [r3, #26]
 800b8dc:	e006      	b.n	800b8ec <tcp_send_empty_ack+0xac>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	7e9b      	ldrb	r3, [r3, #26]
 800b8e2:	f023 0303 	bic.w	r3, r3, #3
 800b8e6:	b2da      	uxtb	r2, r3
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	769a      	strb	r2, [r3, #26]
  }

  return err;
 800b8ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	371c      	adds	r7, #28
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd90      	pop	{r4, r7, pc}

0800b8f8 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 800b8f8:	b5b0      	push	{r4, r5, r7, lr}
 800b8fa:	b08a      	sub	sp, #40	@ 0x28
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	7d1b      	ldrb	r3, [r3, #20]
 800b904:	2b01      	cmp	r3, #1
 800b906:	d106      	bne.n	800b916 <tcp_output+0x1e>
 800b908:	4b99      	ldr	r3, [pc, #612]	@ (800bb70 <tcp_output+0x278>)
 800b90a:	f44f 727b 	mov.w	r2, #1004	@ 0x3ec
 800b90e:	4999      	ldr	r1, [pc, #612]	@ (800bb74 <tcp_output+0x27c>)
 800b910:	4899      	ldr	r0, [pc, #612]	@ (800bb78 <tcp_output+0x280>)
 800b912:	f003 fc35 	bl	800f180 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 800b916:	4b99      	ldr	r3, [pc, #612]	@ (800bb7c <tcp_output+0x284>)
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	687a      	ldr	r2, [r7, #4]
 800b91c:	429a      	cmp	r2, r3
 800b91e:	d101      	bne.n	800b924 <tcp_output+0x2c>
    return ERR_OK;
 800b920:	2300      	movs	r3, #0
 800b922:	e1cb      	b.n	800bcbc <tcp_output+0x3c4>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b930:	4293      	cmp	r3, r2
 800b932:	bf28      	it	cs
 800b934:	4613      	movcs	r3, r2
 800b936:	b29b      	uxth	r3, r3
 800b938:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b93e:	627b      	str	r3, [r7, #36]	@ 0x24
   * because the ->unsent queue is empty or because the window does
   * not allow it), construct an empty ACK segment and send it.
   *
   * If data is to be sent, we will just piggyback the ACK (see below).
   */
  if (pcb->flags & TF_ACK_NOW &&
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	7e9b      	ldrb	r3, [r3, #26]
 800b944:	f003 0302 	and.w	r3, r3, #2
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d017      	beq.n	800b97c <tcp_output+0x84>
 800b94c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d00f      	beq.n	800b972 <tcp_output+0x7a>
     (seg == NULL ||
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
 800b952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b954:	68db      	ldr	r3, [r3, #12]
 800b956:	685b      	ldr	r3, [r3, #4]
 800b958:	4618      	mov	r0, r3
 800b95a:	f7fa fd0d 	bl	8006378 <lwip_htonl>
 800b95e:	4602      	mov	r2, r0
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b964:	1ad3      	subs	r3, r2, r3
 800b966:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b968:	8912      	ldrh	r2, [r2, #8]
 800b96a:	4413      	add	r3, r2
     (seg == NULL ||
 800b96c:	69ba      	ldr	r2, [r7, #24]
 800b96e:	429a      	cmp	r2, r3
 800b970:	d204      	bcs.n	800b97c <tcp_output+0x84>
     return tcp_send_empty_ack(pcb);
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	f7ff ff64 	bl	800b840 <tcp_send_empty_ack>
 800b978:	4603      	mov	r3, r0
 800b97a:	e19f      	b.n	800bcbc <tcp_output+0x3c4>
  }

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b980:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 800b982:	6a3b      	ldr	r3, [r7, #32]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d007      	beq.n	800b998 <tcp_output+0xa0>
    for (; useg->next != NULL; useg = useg->next);
 800b988:	e002      	b.n	800b990 <tcp_output+0x98>
 800b98a:	6a3b      	ldr	r3, [r7, #32]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	623b      	str	r3, [r7, #32]
 800b990:	6a3b      	ldr	r3, [r7, #32]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d1f8      	bne.n	800b98a <tcp_output+0x92>
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	3304      	adds	r3, #4
 800b99c:	4618      	mov	r0, r3
 800b99e:	f002 f9c9 	bl	800dd34 <ip4_route>
 800b9a2:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 800b9a4:	697b      	ldr	r3, [r7, #20]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d102      	bne.n	800b9b0 <tcp_output+0xb8>
    return ERR_RTE;
 800b9aa:	f06f 0303 	mvn.w	r3, #3
 800b9ae:	e185      	b.n	800bcbc <tcp_output+0x3c4>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d003      	beq.n	800b9be <tcp_output+0xc6>
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d111      	bne.n	800b9e2 <tcp_output+0xea>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 800b9be:	697b      	ldr	r3, [r7, #20]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d002      	beq.n	800b9ca <tcp_output+0xd2>
 800b9c4:	697b      	ldr	r3, [r7, #20]
 800b9c6:	3304      	adds	r3, #4
 800b9c8:	e000      	b.n	800b9cc <tcp_output+0xd4>
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 800b9ce:	693b      	ldr	r3, [r7, #16]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d102      	bne.n	800b9da <tcp_output+0xe2>
      return ERR_RTE;
 800b9d4:	f06f 0303 	mvn.w	r3, #3
 800b9d8:	e170      	b.n	800bcbc <tcp_output+0x3c4>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800b9da:	693b      	ldr	r3, [r7, #16]
 800b9dc:	681a      	ldr	r2, [r3, #0]
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	601a      	str	r2, [r3, #0]
   * with part of the unsent segment (which will engage zero-window probing upon
   * reception of the zero window update from the receiver). This ensures the
   * subsequent window update is reliably received. With the goal of being lightweight,
   * we avoid splitting the unsent segment and treat the window as already zero.
   */
  if (seg != NULL &&
 800b9e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	f000 813f 	beq.w	800bc68 <tcp_output+0x370>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 800b9ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ec:	68db      	ldr	r3, [r3, #12]
 800b9ee:	685b      	ldr	r3, [r3, #4]
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	f7fa fcc1 	bl	8006378 <lwip_htonl>
 800b9f6:	4602      	mov	r2, r0
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9fc:	1ad3      	subs	r3, r2, r3
 800b9fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba00:	8912      	ldrh	r2, [r2, #8]
 800ba02:	4413      	add	r3, r2
  if (seg != NULL &&
 800ba04:	69ba      	ldr	r2, [r7, #24]
 800ba06:	429a      	cmp	r2, r3
 800ba08:	f080 812e 	bcs.w	800bc68 <tcp_output+0x370>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 800ba0c:	69bb      	ldr	r3, [r7, #24]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	f000 812a 	beq.w	800bc68 <tcp_output+0x370>
      wnd > 0 && wnd == pcb->snd_wnd && pcb->unacked == NULL) {
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ba1a:	461a      	mov	r2, r3
 800ba1c:	69bb      	ldr	r3, [r7, #24]
 800ba1e:	4293      	cmp	r3, r2
 800ba20:	f040 8122 	bne.w	800bc68 <tcp_output+0x370>
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	f040 811d 	bne.w	800bc68 <tcp_output+0x370>
    /* Start the persist timer */
    if (pcb->persist_backoff == 0) {
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	f893 3095 	ldrb.w	r3, [r3, #149]	@ 0x95
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	f040 812c 	bne.w	800bc92 <tcp_output+0x39a>
      pcb->persist_cnt = 0;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
      pcb->persist_backoff = 1;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2201      	movs	r2, #1
 800ba46:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
    }
    goto output_done;
 800ba4a:	e122      	b.n	800bc92 <tcp_output+0x39a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 800ba4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba4e:	68db      	ldr	r3, [r3, #12]
 800ba50:	899b      	ldrh	r3, [r3, #12]
 800ba52:	b29b      	uxth	r3, r3
 800ba54:	4618      	mov	r0, r3
 800ba56:	f7fa fc82 	bl	800635e <lwip_htons>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	f003 0304 	and.w	r3, r3, #4
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d006      	beq.n	800ba72 <tcp_output+0x17a>
 800ba64:	4b42      	ldr	r3, [pc, #264]	@ (800bb70 <tcp_output+0x278>)
 800ba66:	f240 4245 	movw	r2, #1093	@ 0x445
 800ba6a:	4945      	ldr	r1, [pc, #276]	@ (800bb80 <tcp_output+0x288>)
 800ba6c:	4842      	ldr	r0, [pc, #264]	@ (800bb78 <tcp_output+0x280>)
 800ba6e:	f003 fb87 	bl	800f180 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d01f      	beq.n	800baba <tcp_output+0x1c2>
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	7e9b      	ldrb	r3, [r3, #26]
 800ba7e:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d119      	bne.n	800baba <tcp_output+0x1c2>
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d00b      	beq.n	800baa6 <tcp_output+0x1ae>
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d110      	bne.n	800baba <tcp_output+0x1c2>
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ba9c:	891a      	ldrh	r2, [r3, #8]
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800baa2:	429a      	cmp	r2, r3
 800baa4:	d209      	bcs.n	800baba <tcp_output+0x1c2>
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800baac:	2b00      	cmp	r3, #0
 800baae:	d004      	beq.n	800baba <tcp_output+0x1c2>
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bab6:	2b08      	cmp	r3, #8
 800bab8:	d901      	bls.n	800babe <tcp_output+0x1c6>
 800baba:	2301      	movs	r3, #1
 800babc:	e000      	b.n	800bac0 <tcp_output+0x1c8>
 800babe:	2300      	movs	r3, #0
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d106      	bne.n	800bad2 <tcp_output+0x1da>
      ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	7e9b      	ldrb	r3, [r3, #26]
 800bac8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800bacc:	2b00      	cmp	r3, #0
 800bace:	f000 80e2 	beq.w	800bc96 <tcp_output+0x39e>
                            pcb->lastack,
                            lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	7d1b      	ldrb	r3, [r3, #20]
 800bad6:	2b02      	cmp	r3, #2
 800bad8:	d00d      	beq.n	800baf6 <tcp_output+0x1fe>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800bada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800badc:	68db      	ldr	r3, [r3, #12]
 800bade:	899b      	ldrh	r3, [r3, #12]
 800bae0:	b29c      	uxth	r4, r3
 800bae2:	2010      	movs	r0, #16
 800bae4:	f7fa fc3b 	bl	800635e <lwip_htons>
 800bae8:	4603      	mov	r3, r0
 800baea:	461a      	mov	r2, r3
 800baec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baee:	68db      	ldr	r3, [r3, #12]
 800baf0:	4322      	orrs	r2, r4
 800baf2:	b292      	uxth	r2, r2
 800baf4:	819a      	strh	r2, [r3, #12]
    }

#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    err = tcp_output_segment(seg, pcb, netif);
 800baf6:	697a      	ldr	r2, [r7, #20]
 800baf8:	6879      	ldr	r1, [r7, #4]
 800bafa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bafc:	f000 f8e2 	bl	800bcc4 <tcp_output_segment>
 800bb00:	4603      	mov	r3, r0
 800bb02:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 800bb04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d009      	beq.n	800bb20 <tcp_output+0x228>
      /* segment could not be sent, for whatever reason */
      pcb->flags |= TF_NAGLEMEMERR;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	7e9b      	ldrb	r3, [r3, #26]
 800bb10:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bb14:	b2da      	uxtb	r2, r3
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	769a      	strb	r2, [r3, #26]
      return err;
 800bb1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb1e:	e0cd      	b.n	800bcbc <tcp_output+0x3c4>
    }
    pcb->unsent = seg->next;
 800bb20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb22:	681a      	ldr	r2, [r3, #0]
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	669a      	str	r2, [r3, #104]	@ 0x68
    if (pcb->state != SYN_SENT) {
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	7d1b      	ldrb	r3, [r3, #20]
 800bb2c:	2b02      	cmp	r3, #2
 800bb2e:	d006      	beq.n	800bb3e <tcp_output+0x246>
      pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	7e9b      	ldrb	r3, [r3, #26]
 800bb34:	f023 0303 	bic.w	r3, r3, #3
 800bb38:	b2da      	uxtb	r2, r3
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	769a      	strb	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800bb3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb40:	68db      	ldr	r3, [r3, #12]
 800bb42:	685b      	ldr	r3, [r3, #4]
 800bb44:	4618      	mov	r0, r3
 800bb46:	f7fa fc17 	bl	8006378 <lwip_htonl>
 800bb4a:	4604      	mov	r4, r0
 800bb4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb4e:	891b      	ldrh	r3, [r3, #8]
 800bb50:	461d      	mov	r5, r3
 800bb52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb54:	68db      	ldr	r3, [r3, #12]
 800bb56:	899b      	ldrh	r3, [r3, #12]
 800bb58:	b29b      	uxth	r3, r3
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	f7fa fbff 	bl	800635e <lwip_htons>
 800bb60:	4603      	mov	r3, r0
 800bb62:	f003 0303 	and.w	r3, r3, #3
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d00c      	beq.n	800bb84 <tcp_output+0x28c>
 800bb6a:	2301      	movs	r3, #1
 800bb6c:	e00b      	b.n	800bb86 <tcp_output+0x28e>
 800bb6e:	bf00      	nop
 800bb70:	08010f74 	.word	0x08010f74
 800bb74:	08011378 	.word	0x08011378
 800bb78:	08010fd8 	.word	0x08010fd8
 800bb7c:	200081ec 	.word	0x200081ec
 800bb80:	080113a0 	.word	0x080113a0
 800bb84:	2300      	movs	r3, #0
 800bb86:	442b      	add	r3, r5
 800bb88:	4423      	add	r3, r4
 800bb8a:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bb90:	68bb      	ldr	r3, [r7, #8]
 800bb92:	1ad3      	subs	r3, r2, r3
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	da02      	bge.n	800bb9e <tcp_output+0x2a6>
      pcb->snd_nxt = snd_nxt;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	68ba      	ldr	r2, [r7, #8]
 800bb9c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 800bb9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba0:	891b      	ldrh	r3, [r3, #8]
 800bba2:	461c      	mov	r4, r3
 800bba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba6:	68db      	ldr	r3, [r3, #12]
 800bba8:	899b      	ldrh	r3, [r3, #12]
 800bbaa:	b29b      	uxth	r3, r3
 800bbac:	4618      	mov	r0, r3
 800bbae:	f7fa fbd6 	bl	800635e <lwip_htons>
 800bbb2:	4603      	mov	r3, r0
 800bbb4:	f003 0303 	and.w	r3, r3, #3
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d001      	beq.n	800bbc0 <tcp_output+0x2c8>
 800bbbc:	2301      	movs	r3, #1
 800bbbe:	e000      	b.n	800bbc2 <tcp_output+0x2ca>
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	4423      	add	r3, r4
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d049      	beq.n	800bc5c <tcp_output+0x364>
      seg->next = NULL;
 800bbc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbca:	2200      	movs	r2, #0
 800bbcc:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d105      	bne.n	800bbe2 <tcp_output+0x2ea>
        pcb->unacked = seg;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbda:	66da      	str	r2, [r3, #108]	@ 0x6c
        useg = seg;
 800bbdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbde:	623b      	str	r3, [r7, #32]
 800bbe0:	e03f      	b.n	800bc62 <tcp_output+0x36a>
      /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 800bbe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbe4:	68db      	ldr	r3, [r3, #12]
 800bbe6:	685b      	ldr	r3, [r3, #4]
 800bbe8:	4618      	mov	r0, r3
 800bbea:	f7fa fbc5 	bl	8006378 <lwip_htonl>
 800bbee:	4604      	mov	r4, r0
 800bbf0:	6a3b      	ldr	r3, [r7, #32]
 800bbf2:	68db      	ldr	r3, [r3, #12]
 800bbf4:	685b      	ldr	r3, [r3, #4]
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f7fa fbbe 	bl	8006378 <lwip_htonl>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	1ae3      	subs	r3, r4, r3
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	da24      	bge.n	800bc4e <tcp_output+0x356>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	336c      	adds	r3, #108	@ 0x6c
 800bc08:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800bc0a:	e002      	b.n	800bc12 <tcp_output+0x31a>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
              cur_seg = &((*cur_seg)->next );
 800bc0c:	69fb      	ldr	r3, [r7, #28]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800bc12:	69fb      	ldr	r3, [r7, #28]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d011      	beq.n	800bc3e <tcp_output+0x346>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800bc1a:	69fb      	ldr	r3, [r7, #28]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	68db      	ldr	r3, [r3, #12]
 800bc20:	685b      	ldr	r3, [r3, #4]
 800bc22:	4618      	mov	r0, r3
 800bc24:	f7fa fba8 	bl	8006378 <lwip_htonl>
 800bc28:	4604      	mov	r4, r0
 800bc2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc2c:	68db      	ldr	r3, [r3, #12]
 800bc2e:	685b      	ldr	r3, [r3, #4]
 800bc30:	4618      	mov	r0, r3
 800bc32:	f7fa fba1 	bl	8006378 <lwip_htonl>
 800bc36:	4603      	mov	r3, r0
 800bc38:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	dbe6      	blt.n	800bc0c <tcp_output+0x314>
          }
          seg->next = (*cur_seg);
 800bc3e:	69fb      	ldr	r3, [r7, #28]
 800bc40:	681a      	ldr	r2, [r3, #0]
 800bc42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc44:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 800bc46:	69fb      	ldr	r3, [r7, #28]
 800bc48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc4a:	601a      	str	r2, [r3, #0]
 800bc4c:	e009      	b.n	800bc62 <tcp_output+0x36a>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 800bc4e:	6a3b      	ldr	r3, [r7, #32]
 800bc50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc52:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 800bc54:	6a3b      	ldr	r3, [r7, #32]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	623b      	str	r3, [r7, #32]
 800bc5a:	e002      	b.n	800bc62 <tcp_output+0x36a>
        }
      }
    /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 800bc5c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bc5e:	f7fc feb1 	bl	80089c4 <tcp_seg_free>
    }
    seg = pcb->unsent;
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bc66:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 800bc68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d015      	beq.n	800bc9a <tcp_output+0x3a2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 800bc6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc70:	68db      	ldr	r3, [r3, #12]
 800bc72:	685b      	ldr	r3, [r3, #4]
 800bc74:	4618      	mov	r0, r3
 800bc76:	f7fa fb7f 	bl	8006378 <lwip_htonl>
 800bc7a:	4602      	mov	r2, r0
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc80:	1ad3      	subs	r3, r2, r3
 800bc82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc84:	8912      	ldrh	r2, [r2, #8]
 800bc86:	4413      	add	r3, r2
  while (seg != NULL &&
 800bc88:	69ba      	ldr	r2, [r7, #24]
 800bc8a:	429a      	cmp	r2, r3
 800bc8c:	f4bf aede 	bcs.w	800ba4c <tcp_output+0x154>
  }
output_done:
 800bc90:	e003      	b.n	800bc9a <tcp_output+0x3a2>
    goto output_done;
 800bc92:	bf00      	nop
 800bc94:	e002      	b.n	800bc9c <tcp_output+0x3a4>
      break;
 800bc96:	bf00      	nop
 800bc98:	e000      	b.n	800bc9c <tcp_output+0x3a4>
output_done:
 800bc9a:	bf00      	nop
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d103      	bne.n	800bcac <tcp_output+0x3b4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2200      	movs	r2, #0
 800bca8:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  }
#endif /* TCP_OVERSIZE */

  pcb->flags &= ~TF_NAGLEMEMERR;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	7e9b      	ldrb	r3, [r3, #26]
 800bcb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bcb4:	b2da      	uxtb	r2, r3
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	769a      	strb	r2, [r3, #26]
  return ERR_OK;
 800bcba:	2300      	movs	r3, #0
}
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	3728      	adds	r7, #40	@ 0x28
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	bdb0      	pop	{r4, r5, r7, pc}

0800bcc4 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 800bcc4:	b5b0      	push	{r4, r5, r7, lr}
 800bcc6:	b08c      	sub	sp, #48	@ 0x30
 800bcc8:	af04      	add	r7, sp, #16
 800bcca:	60f8      	str	r0, [r7, #12]
 800bccc:	60b9      	str	r1, [r7, #8]
 800bcce:	607a      	str	r2, [r7, #4]
  err_t err;
  u16_t len;
  u32_t *opts;

  if (seg->p->ref != 1) {
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	685b      	ldr	r3, [r3, #4]
 800bcd4:	89db      	ldrh	r3, [r3, #14]
 800bcd6:	2b01      	cmp	r3, #1
 800bcd8:	d001      	beq.n	800bcde <tcp_output_segment+0x1a>
    /* This can happen if the pbuf of this segment is still referenced by the
       netif driver due to deferred transmission. Since this function modifies
       p->len, we must not continue in this case. */
    return ERR_OK;
 800bcda:	2300      	movs	r3, #0
 800bcdc:	e08a      	b.n	800bdf4 <tcp_output_segment+0x130>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800bcde:	68bb      	ldr	r3, [r7, #8]
 800bce0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	68dc      	ldr	r4, [r3, #12]
 800bce6:	4610      	mov	r0, r2
 800bce8:	f7fa fb46 	bl	8006378 <lwip_htonl>
 800bcec:	4603      	mov	r3, r0
 800bcee:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800bcf0:	68bb      	ldr	r3, [r7, #8]
 800bcf2:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	68dc      	ldr	r4, [r3, #12]
 800bcf8:	4610      	mov	r0, r2
 800bcfa:	f7fa fb30 	bl	800635e <lwip_htons>
 800bcfe:	4603      	mov	r3, r0
 800bd00:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800bd02:	68bb      	ldr	r3, [r7, #8]
 800bd04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd06:	68ba      	ldr	r2, [r7, #8]
 800bd08:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 800bd0a:	441a      	add	r2, r3
 800bd0c:	68bb      	ldr	r3, [r7, #8]
 800bd0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	68db      	ldr	r3, [r3, #12]
 800bd14:	3314      	adds	r3, #20
 800bd16:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	7a9b      	ldrb	r3, [r3, #10]
 800bd1c:	f003 0301 	and.w	r3, r3, #1
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d014      	beq.n	800bd4e <tcp_output_segment+0x8a>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 800bd24:	68bb      	ldr	r3, [r7, #8]
 800bd26:	3304      	adds	r3, #4
 800bd28:	4619      	mov	r1, r3
 800bd2a:	f44f 7006 	mov.w	r0, #536	@ 0x218
 800bd2e:	f7fd f8b1 	bl	8008e94 <tcp_eff_send_mss_impl>
 800bd32:	4603      	mov	r3, r0
 800bd34:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 800bd36:	8b7b      	ldrh	r3, [r7, #26]
 800bd38:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	f7fa fb1b 	bl	8006378 <lwip_htonl>
 800bd42:	4602      	mov	r2, r0
 800bd44:	69fb      	ldr	r3, [r7, #28]
 800bd46:	601a      	str	r2, [r3, #0]
    opts += 1;
 800bd48:	69fb      	ldr	r3, [r7, #28]
 800bd4a:	3304      	adds	r3, #4
 800bd4c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 800bd4e:	68bb      	ldr	r3, [r7, #8]
 800bd50:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	da02      	bge.n	800bd5e <tcp_output_segment+0x9a>
    pcb->rtime = 0;
 800bd58:	68bb      	ldr	r3, [r7, #8]
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 800bd5e:	68bb      	ldr	r3, [r7, #8]
 800bd60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d10c      	bne.n	800bd80 <tcp_output_segment+0xbc>
    pcb->rttest = tcp_ticks;
 800bd66:	4b25      	ldr	r3, [pc, #148]	@ (800bdfc <tcp_output_segment+0x138>)
 800bd68:	681a      	ldr	r2, [r3, #0]
 800bd6a:	68bb      	ldr	r3, [r7, #8]
 800bd6c:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	68db      	ldr	r3, [r3, #12]
 800bd72:	685b      	ldr	r3, [r3, #4]
 800bd74:	4618      	mov	r0, r3
 800bd76:	f7fa faff 	bl	8006378 <lwip_htonl>
 800bd7a:	4602      	mov	r2, r0
 800bd7c:	68bb      	ldr	r3, [r7, #8]
 800bd7e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
          lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
          seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	68da      	ldr	r2, [r3, #12]
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	685b      	ldr	r3, [r3, #4]
 800bd88:	685b      	ldr	r3, [r3, #4]
 800bd8a:	1ad3      	subs	r3, r2, r3
 800bd8c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	685b      	ldr	r3, [r3, #4]
 800bd92:	8959      	ldrh	r1, [r3, #10]
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	685b      	ldr	r3, [r3, #4]
 800bd98:	8b3a      	ldrh	r2, [r7, #24]
 800bd9a:	1a8a      	subs	r2, r1, r2
 800bd9c:	b292      	uxth	r2, r2
 800bd9e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	685b      	ldr	r3, [r3, #4]
 800bda4:	8919      	ldrh	r1, [r3, #8]
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	685b      	ldr	r3, [r3, #4]
 800bdaa:	8b3a      	ldrh	r2, [r7, #24]
 800bdac:	1a8a      	subs	r2, r1, r2
 800bdae:	b292      	uxth	r2, r2
 800bdb0:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	685b      	ldr	r3, [r3, #4]
 800bdb6:	68fa      	ldr	r2, [r7, #12]
 800bdb8:	68d2      	ldr	r2, [r2, #12]
 800bdba:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	68db      	ldr	r3, [r3, #12]
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	741a      	strb	r2, [r3, #16]
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	745a      	strb	r2, [r3, #17]
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	6858      	ldr	r0, [r3, #4]
 800bdcc:	68b9      	ldr	r1, [r7, #8]
 800bdce:	68bb      	ldr	r3, [r7, #8]
 800bdd0:	1d1c      	adds	r4, r3, #4
 800bdd2:	68bb      	ldr	r3, [r7, #8]
 800bdd4:	7a9d      	ldrb	r5, [r3, #10]
 800bdd6:	68bb      	ldr	r3, [r7, #8]
 800bdd8:	7a5b      	ldrb	r3, [r3, #9]
 800bdda:	687a      	ldr	r2, [r7, #4]
 800bddc:	9202      	str	r2, [sp, #8]
 800bdde:	2206      	movs	r2, #6
 800bde0:	9201      	str	r2, [sp, #4]
 800bde2:	9300      	str	r3, [sp, #0]
 800bde4:	462b      	mov	r3, r5
 800bde6:	4622      	mov	r2, r4
 800bde8:	f002 f94c 	bl	800e084 <ip4_output_if>
 800bdec:	4603      	mov	r3, r0
 800bdee:	75fb      	strb	r3, [r7, #23]
    pcb->tos, IP_PROTO_TCP, netif);
  NETIF_SET_HWADDRHINT(netif, NULL);
  return err;
 800bdf0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	3720      	adds	r7, #32
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	bdb0      	pop	{r4, r5, r7, pc}
 800bdfc:	200081a0 	.word	0x200081a0

0800be00 <tcp_rst>:
 */
void
tcp_rst(u32_t seqno, u32_t ackno,
  const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
  u16_t local_port, u16_t remote_port)
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b08c      	sub	sp, #48	@ 0x30
 800be04:	af04      	add	r7, sp, #16
 800be06:	60f8      	str	r0, [r7, #12]
 800be08:	60b9      	str	r1, [r7, #8]
 800be0a:	607a      	str	r2, [r7, #4]
 800be0c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  struct tcp_hdr *tcphdr;
  struct netif *netif;
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 800be0e:	2200      	movs	r2, #0
 800be10:	2114      	movs	r1, #20
 800be12:	2001      	movs	r0, #1
 800be14:	f7fb f8fe 	bl	8007014 <pbuf_alloc>
 800be18:	61f8      	str	r0, [r7, #28]
  if (p == NULL) {
 800be1a:	69fb      	ldr	r3, [r7, #28]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d05b      	beq.n	800bed8 <tcp_rst+0xd8>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800be20:	69fb      	ldr	r3, [r7, #28]
 800be22:	895b      	ldrh	r3, [r3, #10]
 800be24:	2b13      	cmp	r3, #19
 800be26:	d806      	bhi.n	800be36 <tcp_rst+0x36>
 800be28:	4b2d      	ldr	r3, [pc, #180]	@ (800bee0 <tcp_rst+0xe0>)
 800be2a:	f240 524c 	movw	r2, #1356	@ 0x54c
 800be2e:	492d      	ldr	r1, [pc, #180]	@ (800bee4 <tcp_rst+0xe4>)
 800be30:	482d      	ldr	r0, [pc, #180]	@ (800bee8 <tcp_rst+0xe8>)
 800be32:	f003 f9a5 	bl	800f180 <iprintf>
              (p->len >= sizeof(struct tcp_hdr)));

  tcphdr = (struct tcp_hdr *)p->payload;
 800be36:	69fb      	ldr	r3, [r7, #28]
 800be38:	685b      	ldr	r3, [r3, #4]
 800be3a:	61bb      	str	r3, [r7, #24]
  tcphdr->src = lwip_htons(local_port);
 800be3c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800be3e:	4618      	mov	r0, r3
 800be40:	f7fa fa8d 	bl	800635e <lwip_htons>
 800be44:	4603      	mov	r3, r0
 800be46:	461a      	mov	r2, r3
 800be48:	69bb      	ldr	r3, [r7, #24]
 800be4a:	801a      	strh	r2, [r3, #0]
  tcphdr->dest = lwip_htons(remote_port);
 800be4c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800be4e:	4618      	mov	r0, r3
 800be50:	f7fa fa85 	bl	800635e <lwip_htons>
 800be54:	4603      	mov	r3, r0
 800be56:	461a      	mov	r2, r3
 800be58:	69bb      	ldr	r3, [r7, #24]
 800be5a:	805a      	strh	r2, [r3, #2]
  tcphdr->seqno = lwip_htonl(seqno);
 800be5c:	68f8      	ldr	r0, [r7, #12]
 800be5e:	f7fa fa8b 	bl	8006378 <lwip_htonl>
 800be62:	4602      	mov	r2, r0
 800be64:	69bb      	ldr	r3, [r7, #24]
 800be66:	605a      	str	r2, [r3, #4]
  tcphdr->ackno = lwip_htonl(ackno);
 800be68:	68b8      	ldr	r0, [r7, #8]
 800be6a:	f7fa fa85 	bl	8006378 <lwip_htonl>
 800be6e:	4602      	mov	r2, r0
 800be70:	69bb      	ldr	r3, [r7, #24]
 800be72:	609a      	str	r2, [r3, #8]
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 800be74:	f245 0014 	movw	r0, #20500	@ 0x5014
 800be78:	f7fa fa71 	bl	800635e <lwip_htons>
 800be7c:	4603      	mov	r3, r0
 800be7e:	461a      	mov	r2, r3
 800be80:	69bb      	ldr	r3, [r7, #24]
 800be82:	819a      	strh	r2, [r3, #12]
#if LWIP_WND_SCALE
  tcphdr->wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  tcphdr->wnd = PP_HTONS(TCP_WND);
 800be84:	69bb      	ldr	r3, [r7, #24]
 800be86:	2200      	movs	r2, #0
 800be88:	f042 0208 	orr.w	r2, r2, #8
 800be8c:	739a      	strb	r2, [r3, #14]
 800be8e:	2200      	movs	r2, #0
 800be90:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800be94:	73da      	strb	r2, [r3, #15]
#endif
  tcphdr->chksum = 0;
 800be96:	69bb      	ldr	r3, [r7, #24]
 800be98:	2200      	movs	r2, #0
 800be9a:	741a      	strb	r2, [r3, #16]
 800be9c:	2200      	movs	r2, #0
 800be9e:	745a      	strb	r2, [r3, #17]
  tcphdr->urgp = 0;
 800bea0:	69bb      	ldr	r3, [r7, #24]
 800bea2:	2200      	movs	r2, #0
 800bea4:	749a      	strb	r2, [r3, #18]
 800bea6:	2200      	movs	r2, #0
 800bea8:	74da      	strb	r2, [r3, #19]

  TCP_STATS_INC(tcp.xmit);
  MIB2_STATS_INC(mib2.tcpoutrsts);

  netif = ip_route(local_ip, remote_ip);
 800beaa:	6838      	ldr	r0, [r7, #0]
 800beac:	f001 ff42 	bl	800dd34 <ip4_route>
 800beb0:	6178      	str	r0, [r7, #20]
  if (netif != NULL) {
 800beb2:	697b      	ldr	r3, [r7, #20]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d00b      	beq.n	800bed0 <tcp_rst+0xd0>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        local_ip, remote_ip);
    }
#endif
    /* Send output with hardcoded TTL/HL since we have no access to the pcb */
    ip_output_if(p, local_ip, remote_ip, TCP_TTL, 0, IP_PROTO_TCP, netif);
 800beb8:	697b      	ldr	r3, [r7, #20]
 800beba:	9302      	str	r3, [sp, #8]
 800bebc:	2306      	movs	r3, #6
 800bebe:	9301      	str	r3, [sp, #4]
 800bec0:	2300      	movs	r3, #0
 800bec2:	9300      	str	r3, [sp, #0]
 800bec4:	23ff      	movs	r3, #255	@ 0xff
 800bec6:	683a      	ldr	r2, [r7, #0]
 800bec8:	6879      	ldr	r1, [r7, #4]
 800beca:	69f8      	ldr	r0, [r7, #28]
 800becc:	f002 f8da 	bl	800e084 <ip4_output_if>
  }
  pbuf_free(p);
 800bed0:	69f8      	ldr	r0, [r7, #28]
 800bed2:	f7fb fc17 	bl	8007704 <pbuf_free>
 800bed6:	e000      	b.n	800beda <tcp_rst+0xda>
    return;
 800bed8:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 800beda:	3720      	adds	r7, #32
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}
 800bee0:	08010f74 	.word	0x08010f74
 800bee4:	08010fa8 	.word	0x08010fa8
 800bee8:	08010fd8 	.word	0x08010fd8

0800beec <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b084      	sub	sp, #16
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  if (pcb->unacked == NULL) {
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d029      	beq.n	800bf50 <tcp_rexmit_rto+0x64>
    return;
  }

  /* Move all unacked segments to the head of the unsent queue */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next);
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bf00:	60fb      	str	r3, [r7, #12]
 800bf02:	e002      	b.n	800bf0a <tcp_rexmit_rto+0x1e>
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	60fb      	str	r3, [r7, #12]
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d1f8      	bne.n	800bf04 <tcp_rexmit_rto+0x18>
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	669a      	str	r2, [r3, #104]	@ 0x68
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	2200      	movs	r2, #0
 800bf26:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bf2e:	2bff      	cmp	r3, #255	@ 0xff
 800bf30:	d007      	beq.n	800bf42 <tcp_rexmit_rto+0x56>
    ++pcb->nrtx;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bf38:	3301      	adds	r3, #1
 800bf3a:	b2da      	uxtb	r2, r3
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	2200      	movs	r2, #0
 800bf46:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission */
  tcp_output(pcb);
 800bf48:	6878      	ldr	r0, [r7, #4]
 800bf4a:	f7ff fcd5 	bl	800b8f8 <tcp_output>
 800bf4e:	e000      	b.n	800bf52 <tcp_rexmit_rto+0x66>
    return;
 800bf50:	bf00      	nop
}
 800bf52:	3710      	adds	r7, #16
 800bf54:	46bd      	mov	sp, r7
 800bf56:	bd80      	pop	{r7, pc}

0800bf58 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit(struct tcp_pcb *pcb)
{
 800bf58:	b590      	push	{r4, r7, lr}
 800bf5a:	b085      	sub	sp, #20
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  if (pcb->unacked == NULL) {
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d043      	beq.n	800bff0 <tcp_rexmit+0x98>
    return;
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  seg = pcb->unacked;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bf6c:	60bb      	str	r3, [r7, #8]
  pcb->unacked = seg->next;
 800bf6e:	68bb      	ldr	r3, [r7, #8]
 800bf70:	681a      	ldr	r2, [r3, #0]
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	66da      	str	r2, [r3, #108]	@ 0x6c

  cur_seg = &(pcb->unsent);
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	3368      	adds	r3, #104	@ 0x68
 800bf7a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 800bf7c:	e002      	b.n	800bf84 <tcp_rexmit+0x2c>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
      cur_seg = &((*cur_seg)->next );
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d011      	beq.n	800bfb0 <tcp_rexmit+0x58>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	68db      	ldr	r3, [r3, #12]
 800bf92:	685b      	ldr	r3, [r3, #4]
 800bf94:	4618      	mov	r0, r3
 800bf96:	f7fa f9ef 	bl	8006378 <lwip_htonl>
 800bf9a:	4604      	mov	r4, r0
 800bf9c:	68bb      	ldr	r3, [r7, #8]
 800bf9e:	68db      	ldr	r3, [r3, #12]
 800bfa0:	685b      	ldr	r3, [r3, #4]
 800bfa2:	4618      	mov	r0, r3
 800bfa4:	f7fa f9e8 	bl	8006378 <lwip_htonl>
 800bfa8:	4603      	mov	r3, r0
 800bfaa:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	dbe6      	blt.n	800bf7e <tcp_rexmit+0x26>
  }
  seg->next = *cur_seg;
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	681a      	ldr	r2, [r3, #0]
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	68ba      	ldr	r2, [r7, #8]
 800bfbc:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 800bfbe:	68bb      	ldr	r3, [r7, #8]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d103      	bne.n	800bfce <tcp_rexmit+0x76>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	2200      	movs	r2, #0
 800bfca:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bfd4:	2bff      	cmp	r3, #255	@ 0xff
 800bfd6:	d007      	beq.n	800bfe8 <tcp_rexmit+0x90>
    ++pcb->nrtx;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bfde:	3301      	adds	r3, #1
 800bfe0:	b2da      	uxtb	r2, r3
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	2200      	movs	r2, #0
 800bfec:	635a      	str	r2, [r3, #52]	@ 0x34
 800bfee:	e000      	b.n	800bff2 <tcp_rexmit+0x9a>
    return;
 800bff0:	bf00      	nop

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
}
 800bff2:	3714      	adds	r7, #20
 800bff4:	46bd      	mov	sp, r7
 800bff6:	bd90      	pop	{r4, r7, pc}

0800bff8 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b082      	sub	sp, #8
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c004:	2b00      	cmp	r3, #0
 800c006:	d041      	beq.n	800c08c <tcp_rexmit_fast+0x94>
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	7e9b      	ldrb	r3, [r3, #26]
 800c00c:	f003 0304 	and.w	r3, r3, #4
 800c010:	2b00      	cmp	r3, #0
 800c012:	d13b      	bne.n	800c08c <tcp_rexmit_fast+0x94>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    tcp_rexmit(pcb);
 800c014:	6878      	ldr	r0, [r7, #4]
 800c016:	f7ff ff9f 	bl	800bf58 <tcp_rexmit>

    /* Set ssthresh to half of the minimum of the current
     * cwnd and the advertised window */
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800c026:	4293      	cmp	r3, r2
 800c028:	bf28      	it	cs
 800c02a:	4613      	movcs	r3, r2
 800c02c:	b29b      	uxth	r3, r3
 800c02e:	0fda      	lsrs	r2, r3, #31
 800c030:	4413      	add	r3, r2
 800c032:	105b      	asrs	r3, r3, #1
 800c034:	b29a      	uxth	r2, r3
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

    /* The minimum value for ssthresh should be 2 MSS */
    if (pcb->ssthresh < (2U * pcb->mss)) {
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800c042:	461a      	mov	r2, r3
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800c048:	005b      	lsls	r3, r3, #1
 800c04a:	429a      	cmp	r2, r3
 800c04c:	d206      	bcs.n	800c05c <tcp_rexmit_fast+0x64>
      LWIP_DEBUGF(TCP_FR_DEBUG,
                  ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                   " should be min 2 mss %"U16_F"...\n",
                   pcb->ssthresh, (u16_t)(2*pcb->mss)));
      pcb->ssthresh = 2*pcb->mss;
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800c052:	005b      	lsls	r3, r3, #1
 800c054:	b29a      	uxth	r2, r3
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    }

    pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800c066:	4619      	mov	r1, r3
 800c068:	0049      	lsls	r1, r1, #1
 800c06a:	440b      	add	r3, r1
 800c06c:	b29b      	uxth	r3, r3
 800c06e:	4413      	add	r3, r2
 800c070:	b29a      	uxth	r2, r3
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->flags |= TF_INFR;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	7e9b      	ldrb	r3, [r3, #26]
 800c07c:	f043 0304 	orr.w	r3, r3, #4
 800c080:	b2da      	uxtb	r2, r3
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	769a      	strb	r2, [r3, #26]

    /* Reset the retransmission timer to prevent immediate rto retransmissions */
    pcb->rtime = 0;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	2200      	movs	r2, #0
 800c08a:	861a      	strh	r2, [r3, #48]	@ 0x30
  }
}
 800c08c:	bf00      	nop
 800c08e:	3708      	adds	r7, #8
 800c090:	46bd      	mov	sp, r7
 800c092:	bd80      	pop	{r7, pc}

0800c094 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 800c094:	b580      	push	{r7, lr}
 800c096:	b08a      	sub	sp, #40	@ 0x28
 800c098:	af04      	add	r7, sp, #16
 800c09a:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, 0, 0, lwip_htonl(pcb->snd_nxt - 1));
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c0a0:	3b01      	subs	r3, #1
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	f7fa f968 	bl	8006378 <lwip_htonl>
 800c0a8:	4603      	mov	r3, r0
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	2100      	movs	r1, #0
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	f7ff f98a 	bl	800b3c8 <tcp_output_alloc_header>
 800c0b4:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800c0b6:	693b      	ldr	r3, [r7, #16]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d102      	bne.n	800c0c2 <tcp_keepalive+0x2e>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 800c0bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c0c0:	e021      	b.n	800c106 <tcp_keepalive+0x72>
  }
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	3304      	adds	r3, #4
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	f001 fe34 	bl	800dd34 <ip4_route>
 800c0cc:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d102      	bne.n	800c0da <tcp_keepalive+0x46>
    err = ERR_RTE;
 800c0d4:	23fc      	movs	r3, #252	@ 0xfc
 800c0d6:	75fb      	strb	r3, [r7, #23]
 800c0d8:	e010      	b.n	800c0fc <tcp_keepalive+0x68>
#endif /* CHECKSUM_GEN_TCP */
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl, 0, IP_PROTO_TCP, netif);
 800c0da:	6879      	ldr	r1, [r7, #4]
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	1d1a      	adds	r2, r3, #4
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	7a98      	ldrb	r0, [r3, #10]
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	9302      	str	r3, [sp, #8]
 800c0e8:	2306      	movs	r3, #6
 800c0ea:	9301      	str	r3, [sp, #4]
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	9300      	str	r3, [sp, #0]
 800c0f0:	4603      	mov	r3, r0
 800c0f2:	6938      	ldr	r0, [r7, #16]
 800c0f4:	f001 ffc6 	bl	800e084 <ip4_output_if>
 800c0f8:	4603      	mov	r3, r0
 800c0fa:	75fb      	strb	r3, [r7, #23]
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 800c0fc:	6938      	ldr	r0, [r7, #16]
 800c0fe:	f7fb fb01 	bl	8007704 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 800c102:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c106:	4618      	mov	r0, r3
 800c108:	3718      	adds	r7, #24
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}

0800c10e <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 800c10e:	b590      	push	{r4, r7, lr}
 800c110:	b08f      	sub	sp, #60	@ 0x3c
 800c112:	af04      	add	r7, sp, #16
 800c114:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG,
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  seg = pcb->unacked;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c11a:	623b      	str	r3, [r7, #32]

  if (seg == NULL) {
 800c11c:	6a3b      	ldr	r3, [r7, #32]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d102      	bne.n	800c128 <tcp_zero_window_probe+0x1a>
    seg = pcb->unsent;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c126:	623b      	str	r3, [r7, #32]
  }
  if (seg == NULL) {
 800c128:	6a3b      	ldr	r3, [r7, #32]
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d101      	bne.n	800c132 <tcp_zero_window_probe+0x24>
    /* nothing to send, zero window probe not needed */
    return ERR_OK;
 800c12e:	2300      	movs	r3, #0
 800c130:	e085      	b.n	800c23e <tcp_zero_window_probe+0x130>
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800c132:	6a3b      	ldr	r3, [r7, #32]
 800c134:	68db      	ldr	r3, [r3, #12]
 800c136:	899b      	ldrh	r3, [r3, #12]
 800c138:	b29b      	uxth	r3, r3
 800c13a:	4618      	mov	r0, r3
 800c13c:	f7fa f90f 	bl	800635e <lwip_htons>
 800c140:	4603      	mov	r3, r0
 800c142:	f003 0301 	and.w	r3, r3, #1
 800c146:	2b00      	cmp	r3, #0
 800c148:	d005      	beq.n	800c156 <tcp_zero_window_probe+0x48>
 800c14a:	6a3b      	ldr	r3, [r7, #32]
 800c14c:	891b      	ldrh	r3, [r3, #8]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d101      	bne.n	800c156 <tcp_zero_window_probe+0x48>
 800c152:	2301      	movs	r3, #1
 800c154:	e000      	b.n	800c158 <tcp_zero_window_probe+0x4a>
 800c156:	2300      	movs	r3, #0
 800c158:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 800c15a:	7ffb      	ldrb	r3, [r7, #31]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	bf0c      	ite	eq
 800c160:	2301      	moveq	r3, #1
 800c162:	2300      	movne	r3, #0
 800c164:	b2db      	uxtb	r3, r3
 800c166:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 800c168:	6a3b      	ldr	r3, [r7, #32]
 800c16a:	68db      	ldr	r3, [r3, #12]
 800c16c:	685b      	ldr	r3, [r3, #4]
 800c16e:	8bba      	ldrh	r2, [r7, #28]
 800c170:	2100      	movs	r1, #0
 800c172:	6878      	ldr	r0, [r7, #4]
 800c174:	f7ff f928 	bl	800b3c8 <tcp_output_alloc_header>
 800c178:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 800c17a:	69bb      	ldr	r3, [r7, #24]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d102      	bne.n	800c186 <tcp_zero_window_probe+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 800c180:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c184:	e05b      	b.n	800c23e <tcp_zero_window_probe+0x130>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 800c186:	69bb      	ldr	r3, [r7, #24]
 800c188:	685b      	ldr	r3, [r3, #4]
 800c18a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 800c18c:	7ffb      	ldrb	r3, [r7, #31]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d00e      	beq.n	800c1b0 <tcp_zero_window_probe+0xa2>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 800c192:	697b      	ldr	r3, [r7, #20]
 800c194:	899b      	ldrh	r3, [r3, #12]
 800c196:	b29b      	uxth	r3, r3
 800c198:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c19c:	b29c      	uxth	r4, r3
 800c19e:	2011      	movs	r0, #17
 800c1a0:	f7fa f8dd 	bl	800635e <lwip_htons>
 800c1a4:	4603      	mov	r3, r0
 800c1a6:	4323      	orrs	r3, r4
 800c1a8:	b29a      	uxth	r2, r3
 800c1aa:	697b      	ldr	r3, [r7, #20]
 800c1ac:	819a      	strh	r2, [r3, #12]
 800c1ae:	e010      	b.n	800c1d2 <tcp_zero_window_probe+0xc4>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 800c1b0:	69bb      	ldr	r3, [r7, #24]
 800c1b2:	685b      	ldr	r3, [r3, #4]
 800c1b4:	3314      	adds	r3, #20
 800c1b6:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 800c1b8:	6a3b      	ldr	r3, [r7, #32]
 800c1ba:	6858      	ldr	r0, [r3, #4]
 800c1bc:	6a3b      	ldr	r3, [r7, #32]
 800c1be:	685b      	ldr	r3, [r3, #4]
 800c1c0:	891a      	ldrh	r2, [r3, #8]
 800c1c2:	6a3b      	ldr	r3, [r7, #32]
 800c1c4:	891b      	ldrh	r3, [r3, #8]
 800c1c6:	1ad3      	subs	r3, r2, r3
 800c1c8:	b29b      	uxth	r3, r3
 800c1ca:	2201      	movs	r2, #1
 800c1cc:	6939      	ldr	r1, [r7, #16]
 800c1ce:	f7fb fc97 	bl	8007b00 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800c1d2:	6a3b      	ldr	r3, [r7, #32]
 800c1d4:	68db      	ldr	r3, [r3, #12]
 800c1d6:	685b      	ldr	r3, [r3, #4]
 800c1d8:	4618      	mov	r0, r3
 800c1da:	f7fa f8cd 	bl	8006378 <lwip_htonl>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	3301      	adds	r3, #1
 800c1e2:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	1ad3      	subs	r3, r2, r3
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	da02      	bge.n	800c1f6 <tcp_zero_window_probe+0xe8>
    pcb->snd_nxt = snd_nxt;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	68fa      	ldr	r2, [r7, #12]
 800c1f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	3304      	adds	r3, #4
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	f001 fd9a 	bl	800dd34 <ip4_route>
 800c200:	60b8      	str	r0, [r7, #8]
  if (netif == NULL) {
 800c202:	68bb      	ldr	r3, [r7, #8]
 800c204:	2b00      	cmp	r3, #0
 800c206:	d103      	bne.n	800c210 <tcp_zero_window_probe+0x102>
    err = ERR_RTE;
 800c208:	23fc      	movs	r3, #252	@ 0xfc
 800c20a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c20e:	e011      	b.n	800c234 <tcp_zero_window_probe+0x126>
#endif
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800c210:	6879      	ldr	r1, [r7, #4]
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	1d1a      	adds	r2, r3, #4
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	7a98      	ldrb	r0, [r3, #10]
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	9302      	str	r3, [sp, #8]
 800c21e:	2306      	movs	r3, #6
 800c220:	9301      	str	r3, [sp, #4]
 800c222:	2300      	movs	r3, #0
 800c224:	9300      	str	r3, [sp, #0]
 800c226:	4603      	mov	r3, r0
 800c228:	69b8      	ldr	r0, [r7, #24]
 800c22a:	f001 ff2b 	bl	800e084 <ip4_output_if>
 800c22e:	4603      	mov	r3, r0
 800c230:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      0, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }

  pbuf_free(p);
 800c234:	69b8      	ldr	r0, [r7, #24]
 800c236:	f7fb fa65 	bl	8007704 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 800c23a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800c23e:	4618      	mov	r0, r3
 800c240:	372c      	adds	r7, #44	@ 0x2c
 800c242:	46bd      	mov	sp, r7
 800c244:	bd90      	pop	{r4, r7, pc}
	...

0800c248 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b082      	sub	sp, #8
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 800c250:	f7fb fcd6 	bl	8007c00 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800c254:	4b0a      	ldr	r3, [pc, #40]	@ (800c280 <tcpip_tcp_timer+0x38>)
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d103      	bne.n	800c264 <tcpip_tcp_timer+0x1c>
 800c25c:	4b09      	ldr	r3, [pc, #36]	@ (800c284 <tcpip_tcp_timer+0x3c>)
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d005      	beq.n	800c270 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800c264:	2200      	movs	r2, #0
 800c266:	4908      	ldr	r1, [pc, #32]	@ (800c288 <tcpip_tcp_timer+0x40>)
 800c268:	20fa      	movs	r0, #250	@ 0xfa
 800c26a:	f000 f86f 	bl	800c34c <sys_timeout>
 800c26e:	e003      	b.n	800c278 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 800c270:	4b06      	ldr	r3, [pc, #24]	@ (800c28c <tcpip_tcp_timer+0x44>)
 800c272:	2200      	movs	r2, #0
 800c274:	601a      	str	r2, [r3, #0]
  }
}
 800c276:	bf00      	nop
 800c278:	bf00      	nop
 800c27a:	3708      	adds	r7, #8
 800c27c:	46bd      	mov	sp, r7
 800c27e:	bd80      	pop	{r7, pc}
 800c280:	200081ac 	.word	0x200081ac
 800c284:	200081b0 	.word	0x200081b0
 800c288:	0800c249 	.word	0x0800c249
 800c28c:	200081f8 	.word	0x200081f8

0800c290 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 800c290:	b580      	push	{r7, lr}
 800c292:	af00      	add	r7, sp, #0
  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800c294:	4b0a      	ldr	r3, [pc, #40]	@ (800c2c0 <tcp_timer_needed+0x30>)
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d10f      	bne.n	800c2bc <tcp_timer_needed+0x2c>
 800c29c:	4b09      	ldr	r3, [pc, #36]	@ (800c2c4 <tcp_timer_needed+0x34>)
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d103      	bne.n	800c2ac <tcp_timer_needed+0x1c>
 800c2a4:	4b08      	ldr	r3, [pc, #32]	@ (800c2c8 <tcp_timer_needed+0x38>)
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d007      	beq.n	800c2bc <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 800c2ac:	4b04      	ldr	r3, [pc, #16]	@ (800c2c0 <tcp_timer_needed+0x30>)
 800c2ae:	2201      	movs	r2, #1
 800c2b0:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	4905      	ldr	r1, [pc, #20]	@ (800c2cc <tcp_timer_needed+0x3c>)
 800c2b6:	20fa      	movs	r0, #250	@ 0xfa
 800c2b8:	f000 f848 	bl	800c34c <sys_timeout>
  }
}
 800c2bc:	bf00      	nop
 800c2be:	bd80      	pop	{r7, pc}
 800c2c0:	200081f8 	.word	0x200081f8
 800c2c4:	200081ac 	.word	0x200081ac
 800c2c8:	200081b0 	.word	0x200081b0
 800c2cc:	0800c249 	.word	0x0800c249

0800c2d0 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b084      	sub	sp, #16
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	685b      	ldr	r3, [r3, #4]
 800c2e0:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	687a      	ldr	r2, [r7, #4]
 800c2e8:	4903      	ldr	r1, [pc, #12]	@ (800c2f8 <cyclic_timer+0x28>)
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	f000 f82e 	bl	800c34c <sys_timeout>
}
 800c2f0:	bf00      	nop
 800c2f2:	3710      	adds	r7, #16
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	bd80      	pop	{r7, pc}
 800c2f8:	0800c2d1 	.word	0x0800c2d1

0800c2fc <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b082      	sub	sp, #8
 800c300:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800c302:	2301      	movs	r3, #1
 800c304:	607b      	str	r3, [r7, #4]
 800c306:	e00e      	b.n	800c326 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 800c308:	4a0d      	ldr	r2, [pc, #52]	@ (800c340 <sys_timeouts_init+0x44>)
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	00db      	lsls	r3, r3, #3
 800c314:	4a0a      	ldr	r2, [pc, #40]	@ (800c340 <sys_timeouts_init+0x44>)
 800c316:	4413      	add	r3, r2
 800c318:	461a      	mov	r2, r3
 800c31a:	490a      	ldr	r1, [pc, #40]	@ (800c344 <sys_timeouts_init+0x48>)
 800c31c:	f000 f816 	bl	800c34c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	3301      	adds	r3, #1
 800c324:	607b      	str	r3, [r7, #4]
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	2b02      	cmp	r3, #2
 800c32a:	d9ed      	bls.n	800c308 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 800c32c:	f7f9 ff46 	bl	80061bc <sys_now>
 800c330:	4603      	mov	r3, r0
 800c332:	4a05      	ldr	r2, [pc, #20]	@ (800c348 <sys_timeouts_init+0x4c>)
 800c334:	6013      	str	r3, [r2, #0]
}
 800c336:	bf00      	nop
 800c338:	3708      	adds	r7, #8
 800c33a:	46bd      	mov	sp, r7
 800c33c:	bd80      	pop	{r7, pc}
 800c33e:	bf00      	nop
 800c340:	08011c5c 	.word	0x08011c5c
 800c344:	0800c2d1 	.word	0x0800c2d1
 800c348:	200081f4 	.word	0x200081f4

0800c34c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b088      	sub	sp, #32
 800c350:	af00      	add	r7, sp, #0
 800c352:	60f8      	str	r0, [r7, #12]
 800c354:	60b9      	str	r1, [r7, #8]
 800c356:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800c358:	2006      	movs	r0, #6
 800c35a:	f7fa fba9 	bl	8006ab0 <memp_malloc>
 800c35e:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 800c360:	697b      	ldr	r3, [r7, #20]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d10a      	bne.n	800c37c <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800c366:	697b      	ldr	r3, [r7, #20]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	f040 8084 	bne.w	800c476 <sys_timeout+0x12a>
 800c36e:	4b44      	ldr	r3, [pc, #272]	@ (800c480 <sys_timeout+0x134>)
 800c370:	22d4      	movs	r2, #212	@ 0xd4
 800c372:	4944      	ldr	r1, [pc, #272]	@ (800c484 <sys_timeout+0x138>)
 800c374:	4844      	ldr	r0, [pc, #272]	@ (800c488 <sys_timeout+0x13c>)
 800c376:	f002 ff03 	bl	800f180 <iprintf>
    return;
 800c37a:	e07c      	b.n	800c476 <sys_timeout+0x12a>
  }

  now = sys_now();
 800c37c:	f7f9 ff1e 	bl	80061bc <sys_now>
 800c380:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 800c382:	4b42      	ldr	r3, [pc, #264]	@ (800c48c <sys_timeout+0x140>)
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d105      	bne.n	800c396 <sys_timeout+0x4a>
    diff = 0;
 800c38a:	2300      	movs	r3, #0
 800c38c:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 800c38e:	4a40      	ldr	r2, [pc, #256]	@ (800c490 <sys_timeout+0x144>)
 800c390:	693b      	ldr	r3, [r7, #16]
 800c392:	6013      	str	r3, [r2, #0]
 800c394:	e004      	b.n	800c3a0 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 800c396:	4b3e      	ldr	r3, [pc, #248]	@ (800c490 <sys_timeout+0x144>)
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	693a      	ldr	r2, [r7, #16]
 800c39c:	1ad3      	subs	r3, r2, r3
 800c39e:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 800c3a0:	697b      	ldr	r3, [r7, #20]
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800c3a6:	697b      	ldr	r3, [r7, #20]
 800c3a8:	68ba      	ldr	r2, [r7, #8]
 800c3aa:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800c3ac:	697b      	ldr	r3, [r7, #20]
 800c3ae:	687a      	ldr	r2, [r7, #4]
 800c3b0:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 800c3b2:	68fa      	ldr	r2, [r7, #12]
 800c3b4:	69bb      	ldr	r3, [r7, #24]
 800c3b6:	441a      	add	r2, r3
 800c3b8:	697b      	ldr	r3, [r7, #20]
 800c3ba:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800c3bc:	4b33      	ldr	r3, [pc, #204]	@ (800c48c <sys_timeout+0x140>)
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d103      	bne.n	800c3cc <sys_timeout+0x80>
    next_timeout = timeout;
 800c3c4:	4a31      	ldr	r2, [pc, #196]	@ (800c48c <sys_timeout+0x140>)
 800c3c6:	697b      	ldr	r3, [r7, #20]
 800c3c8:	6013      	str	r3, [r2, #0]
    return;
 800c3ca:	e055      	b.n	800c478 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 800c3cc:	4b2f      	ldr	r3, [pc, #188]	@ (800c48c <sys_timeout+0x140>)
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	685b      	ldr	r3, [r3, #4]
 800c3d2:	68fa      	ldr	r2, [r7, #12]
 800c3d4:	429a      	cmp	r2, r3
 800c3d6:	d20f      	bcs.n	800c3f8 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 800c3d8:	4b2c      	ldr	r3, [pc, #176]	@ (800c48c <sys_timeout+0x140>)
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	6859      	ldr	r1, [r3, #4]
 800c3de:	4b2b      	ldr	r3, [pc, #172]	@ (800c48c <sys_timeout+0x140>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	68fa      	ldr	r2, [r7, #12]
 800c3e4:	1a8a      	subs	r2, r1, r2
 800c3e6:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 800c3e8:	4b28      	ldr	r3, [pc, #160]	@ (800c48c <sys_timeout+0x140>)
 800c3ea:	681a      	ldr	r2, [r3, #0]
 800c3ec:	697b      	ldr	r3, [r7, #20]
 800c3ee:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800c3f0:	4a26      	ldr	r2, [pc, #152]	@ (800c48c <sys_timeout+0x140>)
 800c3f2:	697b      	ldr	r3, [r7, #20]
 800c3f4:	6013      	str	r3, [r2, #0]
 800c3f6:	e03f      	b.n	800c478 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800c3f8:	4b24      	ldr	r3, [pc, #144]	@ (800c48c <sys_timeout+0x140>)
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	61fb      	str	r3, [r7, #28]
 800c3fe:	e036      	b.n	800c46e <sys_timeout+0x122>
      timeout->time -= t->time;
 800c400:	697b      	ldr	r3, [r7, #20]
 800c402:	685a      	ldr	r2, [r3, #4]
 800c404:	69fb      	ldr	r3, [r7, #28]
 800c406:	685b      	ldr	r3, [r3, #4]
 800c408:	1ad2      	subs	r2, r2, r3
 800c40a:	697b      	ldr	r3, [r7, #20]
 800c40c:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 800c40e:	69fb      	ldr	r3, [r7, #28]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d006      	beq.n	800c424 <sys_timeout+0xd8>
 800c416:	69fb      	ldr	r3, [r7, #28]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	685a      	ldr	r2, [r3, #4]
 800c41c:	697b      	ldr	r3, [r7, #20]
 800c41e:	685b      	ldr	r3, [r3, #4]
 800c420:	429a      	cmp	r2, r3
 800c422:	d921      	bls.n	800c468 <sys_timeout+0x11c>
        if (t->next != NULL) {
 800c424:	69fb      	ldr	r3, [r7, #28]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d009      	beq.n	800c440 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 800c42c:	69fb      	ldr	r3, [r7, #28]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	6859      	ldr	r1, [r3, #4]
 800c432:	697b      	ldr	r3, [r7, #20]
 800c434:	685a      	ldr	r2, [r3, #4]
 800c436:	69fb      	ldr	r3, [r7, #28]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	1a8a      	subs	r2, r1, r2
 800c43c:	605a      	str	r2, [r3, #4]
 800c43e:	e00b      	b.n	800c458 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 800c440:	697b      	ldr	r3, [r7, #20]
 800c442:	685b      	ldr	r3, [r3, #4]
 800c444:	68fa      	ldr	r2, [r7, #12]
 800c446:	429a      	cmp	r2, r3
 800c448:	d206      	bcs.n	800c458 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 800c44a:	4b10      	ldr	r3, [pc, #64]	@ (800c48c <sys_timeout+0x140>)
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	685a      	ldr	r2, [r3, #4]
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	441a      	add	r2, r3
 800c454:	697b      	ldr	r3, [r7, #20]
 800c456:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 800c458:	69fb      	ldr	r3, [r7, #28]
 800c45a:	681a      	ldr	r2, [r3, #0]
 800c45c:	697b      	ldr	r3, [r7, #20]
 800c45e:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800c460:	69fb      	ldr	r3, [r7, #28]
 800c462:	697a      	ldr	r2, [r7, #20]
 800c464:	601a      	str	r2, [r3, #0]
        break;
 800c466:	e007      	b.n	800c478 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 800c468:	69fb      	ldr	r3, [r7, #28]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	61fb      	str	r3, [r7, #28]
 800c46e:	69fb      	ldr	r3, [r7, #28]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d1c5      	bne.n	800c400 <sys_timeout+0xb4>
 800c474:	e000      	b.n	800c478 <sys_timeout+0x12c>
    return;
 800c476:	bf00      	nop
      }
    }
  }
}
 800c478:	3720      	adds	r7, #32
 800c47a:	46bd      	mov	sp, r7
 800c47c:	bd80      	pop	{r7, pc}
 800c47e:	bf00      	nop
 800c480:	080113b8 	.word	0x080113b8
 800c484:	080113ec 	.word	0x080113ec
 800c488:	0801142c 	.word	0x0801142c
 800c48c:	200081f0 	.word	0x200081f0
 800c490:	200081f4 	.word	0x200081f4

0800c494 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b086      	sub	sp, #24
 800c498:	af00      	add	r7, sp, #0
  if (next_timeout) {
 800c49a:	4b24      	ldr	r3, [pc, #144]	@ (800c52c <sys_check_timeouts+0x98>)
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d040      	beq.n	800c524 <sys_check_timeouts+0x90>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 800c4a2:	f7f9 fe8b 	bl	80061bc <sys_now>
 800c4a6:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 800c4a8:	4b21      	ldr	r3, [pc, #132]	@ (800c530 <sys_check_timeouts+0x9c>)
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	68fa      	ldr	r2, [r7, #12]
 800c4ae:	1ad3      	subs	r3, r2, r3
 800c4b0:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
 800c4b2:	4b20      	ldr	r3, [pc, #128]	@ (800c534 <sys_check_timeouts+0xa0>)
 800c4b4:	781b      	ldrb	r3, [r3, #0]
 800c4b6:	b2db      	uxtb	r3, r3
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d001      	beq.n	800c4c0 <sys_check_timeouts+0x2c>
 800c4bc:	f7fa fd7a 	bl	8006fb4 <pbuf_free_ooseq>
      had_one = 0;
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 800c4c4:	4b19      	ldr	r3, [pc, #100]	@ (800c52c <sys_check_timeouts+0x98>)
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 800c4ca:	68bb      	ldr	r3, [r7, #8]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d026      	beq.n	800c51e <sys_check_timeouts+0x8a>
 800c4d0:	68bb      	ldr	r3, [r7, #8]
 800c4d2:	685b      	ldr	r3, [r3, #4]
 800c4d4:	697a      	ldr	r2, [r7, #20]
 800c4d6:	429a      	cmp	r2, r3
 800c4d8:	d321      	bcc.n	800c51e <sys_check_timeouts+0x8a>
        /* timeout has expired */
        had_one = 1;
 800c4da:	2301      	movs	r3, #1
 800c4dc:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 800c4de:	68bb      	ldr	r3, [r7, #8]
 800c4e0:	685a      	ldr	r2, [r3, #4]
 800c4e2:	4b13      	ldr	r3, [pc, #76]	@ (800c530 <sys_check_timeouts+0x9c>)
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	4413      	add	r3, r2
 800c4e8:	4a11      	ldr	r2, [pc, #68]	@ (800c530 <sys_check_timeouts+0x9c>)
 800c4ea:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 800c4ec:	68bb      	ldr	r3, [r7, #8]
 800c4ee:	685b      	ldr	r3, [r3, #4]
 800c4f0:	697a      	ldr	r2, [r7, #20]
 800c4f2:	1ad3      	subs	r3, r2, r3
 800c4f4:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 800c4f6:	68bb      	ldr	r3, [r7, #8]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	4a0c      	ldr	r2, [pc, #48]	@ (800c52c <sys_check_timeouts+0x98>)
 800c4fc:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 800c4fe:	68bb      	ldr	r3, [r7, #8]
 800c500:	689b      	ldr	r3, [r3, #8]
 800c502:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 800c504:	68bb      	ldr	r3, [r7, #8]
 800c506:	68db      	ldr	r3, [r3, #12]
 800c508:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800c50a:	68b9      	ldr	r1, [r7, #8]
 800c50c:	2006      	movs	r0, #6
 800c50e:	f7fa fb1b 	bl	8006b48 <memp_free>
        if (handler != NULL) {
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d002      	beq.n	800c51e <sys_check_timeouts+0x8a>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
#endif /* !NO_SYS */
          handler(arg);
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	6838      	ldr	r0, [r7, #0]
 800c51c:	4798      	blx	r3
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 800c51e:	7cfb      	ldrb	r3, [r7, #19]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d1c6      	bne.n	800c4b2 <sys_check_timeouts+0x1e>
  }
}
 800c524:	bf00      	nop
 800c526:	3718      	adds	r7, #24
 800c528:	46bd      	mov	sp, r7
 800c52a:	bd80      	pop	{r7, pc}
 800c52c:	200081f0 	.word	0x200081f0
 800c530:	200081f4 	.word	0x200081f4
 800c534:	2000819d 	.word	0x2000819d

0800c538 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800c538:	b480      	push	{r7}
 800c53a:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 800c53c:	bf00      	nop
 800c53e:	46bd      	mov	sp, r7
 800c540:	bc80      	pop	{r7}
 800c542:	4770      	bx	lr

0800c544 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 800c544:	b480      	push	{r7}
 800c546:	b083      	sub	sp, #12
 800c548:	af00      	add	r7, sp, #0
  u16_t n = 0;
 800c54a:	2300      	movs	r3, #0
 800c54c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 800c54e:	4b17      	ldr	r3, [pc, #92]	@ (800c5ac <udp_new_port+0x68>)
 800c550:	881b      	ldrh	r3, [r3, #0]
 800c552:	1c5a      	adds	r2, r3, #1
 800c554:	b291      	uxth	r1, r2
 800c556:	4a15      	ldr	r2, [pc, #84]	@ (800c5ac <udp_new_port+0x68>)
 800c558:	8011      	strh	r1, [r2, #0]
 800c55a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c55e:	4293      	cmp	r3, r2
 800c560:	d103      	bne.n	800c56a <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 800c562:	4b12      	ldr	r3, [pc, #72]	@ (800c5ac <udp_new_port+0x68>)
 800c564:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800c568:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c56a:	4b11      	ldr	r3, [pc, #68]	@ (800c5b0 <udp_new_port+0x6c>)
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	603b      	str	r3, [r7, #0]
 800c570:	e011      	b.n	800c596 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 800c572:	683b      	ldr	r3, [r7, #0]
 800c574:	8a5a      	ldrh	r2, [r3, #18]
 800c576:	4b0d      	ldr	r3, [pc, #52]	@ (800c5ac <udp_new_port+0x68>)
 800c578:	881b      	ldrh	r3, [r3, #0]
 800c57a:	429a      	cmp	r2, r3
 800c57c:	d108      	bne.n	800c590 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 800c57e:	88fb      	ldrh	r3, [r7, #6]
 800c580:	3301      	adds	r3, #1
 800c582:	80fb      	strh	r3, [r7, #6]
 800c584:	88fb      	ldrh	r3, [r7, #6]
 800c586:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c58a:	d3e0      	bcc.n	800c54e <udp_new_port+0xa>
        return 0;
 800c58c:	2300      	movs	r3, #0
 800c58e:	e007      	b.n	800c5a0 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c590:	683b      	ldr	r3, [r7, #0]
 800c592:	68db      	ldr	r3, [r3, #12]
 800c594:	603b      	str	r3, [r7, #0]
 800c596:	683b      	ldr	r3, [r7, #0]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d1ea      	bne.n	800c572 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 800c59c:	4b03      	ldr	r3, [pc, #12]	@ (800c5ac <udp_new_port+0x68>)
 800c59e:	881b      	ldrh	r3, [r3, #0]
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	370c      	adds	r7, #12
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	bc80      	pop	{r7}
 800c5a8:	4770      	bx	lr
 800c5aa:	bf00      	nop
 800c5ac:	20000010 	.word	0x20000010
 800c5b0:	200081fc 	.word	0x200081fc

0800c5b4 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	b085      	sub	sp, #20
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	60f8      	str	r0, [r7, #12]
 800c5bc:	60b9      	str	r1, [r7, #8]
 800c5be:	4613      	mov	r3, r2
 800c5c0:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 800c5c2:	79fb      	ldrb	r3, [r7, #7]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d018      	beq.n	800c5fa <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d013      	beq.n	800c5f6 <udp_input_local_match+0x42>
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d00f      	beq.n	800c5f6 <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800c5d6:	4b13      	ldr	r3, [pc, #76]	@ (800c624 <udp_input_local_match+0x70>)
 800c5d8:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c5da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c5de:	d00a      	beq.n	800c5f6 <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	681a      	ldr	r2, [r3, #0]
 800c5e4:	4b0f      	ldr	r3, [pc, #60]	@ (800c624 <udp_input_local_match+0x70>)
 800c5e6:	695b      	ldr	r3, [r3, #20]
 800c5e8:	405a      	eors	r2, r3
 800c5ea:	68bb      	ldr	r3, [r7, #8]
 800c5ec:	3308      	adds	r3, #8
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d110      	bne.n	800c618 <udp_input_local_match+0x64>
          return 1;
 800c5f6:	2301      	movs	r3, #1
 800c5f8:	e00f      	b.n	800c61a <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d009      	beq.n	800c614 <udp_input_local_match+0x60>
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d005      	beq.n	800c614 <udp_input_local_match+0x60>
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	681a      	ldr	r2, [r3, #0]
 800c60c:	4b05      	ldr	r3, [pc, #20]	@ (800c624 <udp_input_local_match+0x70>)
 800c60e:	695b      	ldr	r3, [r3, #20]
 800c610:	429a      	cmp	r2, r3
 800c612:	d101      	bne.n	800c618 <udp_input_local_match+0x64>
      return 1;
 800c614:	2301      	movs	r3, #1
 800c616:	e000      	b.n	800c61a <udp_input_local_match+0x66>
    }
  }

  return 0;
 800c618:	2300      	movs	r3, #0
}
 800c61a:	4618      	mov	r0, r3
 800c61c:	3714      	adds	r7, #20
 800c61e:	46bd      	mov	sp, r7
 800c620:	bc80      	pop	{r7}
 800c622:	4770      	bx	lr
 800c624:	20004c44 	.word	0x20004c44

0800c628 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800c628:	b590      	push	{r4, r7, lr}
 800c62a:	b08d      	sub	sp, #52	@ 0x34
 800c62c:	af02      	add	r7, sp, #8
 800c62e:	6078      	str	r0, [r7, #4]
 800c630:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800c632:	2300      	movs	r3, #0
 800c634:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	895b      	ldrh	r3, [r3, #10]
 800c63a:	2b07      	cmp	r3, #7
 800c63c:	d803      	bhi.n	800c646 <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800c63e:	6878      	ldr	r0, [r7, #4]
 800c640:	f7fb f860 	bl	8007704 <pbuf_free>
    goto end;
 800c644:	e0c6      	b.n	800c7d4 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	685b      	ldr	r3, [r3, #4]
 800c64a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800c64c:	4b63      	ldr	r3, [pc, #396]	@ (800c7dc <udp_input+0x1b4>)
 800c64e:	695b      	ldr	r3, [r3, #20]
 800c650:	4a62      	ldr	r2, [pc, #392]	@ (800c7dc <udp_input+0x1b4>)
 800c652:	6812      	ldr	r2, [r2, #0]
 800c654:	4611      	mov	r1, r2
 800c656:	4618      	mov	r0, r3
 800c658:	f001 fde6 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800c65c:	4603      	mov	r3, r0
 800c65e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800c660:	697b      	ldr	r3, [r7, #20]
 800c662:	881b      	ldrh	r3, [r3, #0]
 800c664:	b29b      	uxth	r3, r3
 800c666:	4618      	mov	r0, r3
 800c668:	f7f9 fe79 	bl	800635e <lwip_htons>
 800c66c:	4603      	mov	r3, r0
 800c66e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 800c670:	697b      	ldr	r3, [r7, #20]
 800c672:	885b      	ldrh	r3, [r3, #2]
 800c674:	b29b      	uxth	r3, r3
 800c676:	4618      	mov	r0, r3
 800c678:	f7f9 fe71 	bl	800635e <lwip_htons>
 800c67c:	4603      	mov	r3, r0
 800c67e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 800c680:	2300      	movs	r3, #0
 800c682:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 800c684:	2300      	movs	r3, #0
 800c686:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 800c688:	2300      	movs	r3, #0
 800c68a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c68c:	4b54      	ldr	r3, [pc, #336]	@ (800c7e0 <udp_input+0x1b8>)
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	627b      	str	r3, [r7, #36]	@ 0x24
 800c692:	e03b      	b.n	800c70c <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800c694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c696:	8a5b      	ldrh	r3, [r3, #18]
 800c698:	89fa      	ldrh	r2, [r7, #14]
 800c69a:	429a      	cmp	r2, r3
 800c69c:	d131      	bne.n	800c702 <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 800c69e:	7cfb      	ldrb	r3, [r7, #19]
 800c6a0:	461a      	mov	r2, r3
 800c6a2:	6839      	ldr	r1, [r7, #0]
 800c6a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c6a6:	f7ff ff85 	bl	800c5b4 <udp_input_local_match>
 800c6aa:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d028      	beq.n	800c702 <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 800c6b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6b2:	7c1b      	ldrb	r3, [r3, #16]
 800c6b4:	f003 0304 	and.w	r3, r3, #4
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d104      	bne.n	800c6c6 <udp_input+0x9e>
 800c6bc:	69fb      	ldr	r3, [r7, #28]
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d101      	bne.n	800c6c6 <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 800c6c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6c4:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800c6c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6c8:	8a9b      	ldrh	r3, [r3, #20]
 800c6ca:	8a3a      	ldrh	r2, [r7, #16]
 800c6cc:	429a      	cmp	r2, r3
 800c6ce:	d118      	bne.n	800c702 <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800c6d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6d2:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d005      	beq.n	800c6e4 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800c6d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6da:	685a      	ldr	r2, [r3, #4]
 800c6dc:	4b3f      	ldr	r3, [pc, #252]	@ (800c7dc <udp_input+0x1b4>)
 800c6de:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 800c6e0:	429a      	cmp	r2, r3
 800c6e2:	d10e      	bne.n	800c702 <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 800c6e4:	6a3b      	ldr	r3, [r7, #32]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d014      	beq.n	800c714 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800c6ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ec:	68da      	ldr	r2, [r3, #12]
 800c6ee:	6a3b      	ldr	r3, [r7, #32]
 800c6f0:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 800c6f2:	4b3b      	ldr	r3, [pc, #236]	@ (800c7e0 <udp_input+0x1b8>)
 800c6f4:	681a      	ldr	r2, [r3, #0]
 800c6f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6f8:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 800c6fa:	4a39      	ldr	r2, [pc, #228]	@ (800c7e0 <udp_input+0x1b8>)
 800c6fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6fe:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 800c700:	e008      	b.n	800c714 <udp_input+0xec>
      }
    }

    prev = pcb;
 800c702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c704:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c708:	68db      	ldr	r3, [r3, #12]
 800c70a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c70c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d1c0      	bne.n	800c694 <udp_input+0x6c>
 800c712:	e000      	b.n	800c716 <udp_input+0xee>
        break;
 800c714:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 800c716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d101      	bne.n	800c720 <udp_input+0xf8>
    pcb = uncon_pcb;
 800c71c:	69fb      	ldr	r3, [r7, #28]
 800c71e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 800c720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c722:	2b00      	cmp	r3, #0
 800c724:	d002      	beq.n	800c72c <udp_input+0x104>
    for_us = 1;
 800c726:	2301      	movs	r3, #1
 800c728:	76fb      	strb	r3, [r7, #27]
 800c72a:	e00a      	b.n	800c742 <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 800c72c:	683b      	ldr	r3, [r7, #0]
 800c72e:	3304      	adds	r3, #4
 800c730:	681a      	ldr	r2, [r3, #0]
 800c732:	4b2a      	ldr	r3, [pc, #168]	@ (800c7dc <udp_input+0x1b4>)
 800c734:	695b      	ldr	r3, [r3, #20]
 800c736:	429a      	cmp	r2, r3
 800c738:	bf0c      	ite	eq
 800c73a:	2301      	moveq	r3, #1
 800c73c:	2300      	movne	r3, #0
 800c73e:	b2db      	uxtb	r3, r3
 800c740:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 800c742:	7efb      	ldrb	r3, [r7, #27]
 800c744:	2b00      	cmp	r3, #0
 800c746:	d042      	beq.n	800c7ce <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 800c748:	f06f 0107 	mvn.w	r1, #7
 800c74c:	6878      	ldr	r0, [r7, #4]
 800c74e:	f7fa ffb5 	bl	80076bc <pbuf_header>
 800c752:	4603      	mov	r3, r0
 800c754:	2b00      	cmp	r3, #0
 800c756:	d00a      	beq.n	800c76e <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 800c758:	4b22      	ldr	r3, [pc, #136]	@ (800c7e4 <udp_input+0x1bc>)
 800c75a:	f240 1255 	movw	r2, #341	@ 0x155
 800c75e:	4922      	ldr	r1, [pc, #136]	@ (800c7e8 <udp_input+0x1c0>)
 800c760:	4822      	ldr	r0, [pc, #136]	@ (800c7ec <udp_input+0x1c4>)
 800c762:	f002 fd0d 	bl	800f180 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800c766:	6878      	ldr	r0, [r7, #4]
 800c768:	f7fa ffcc 	bl	8007704 <pbuf_free>
      goto end;
 800c76c:	e032      	b.n	800c7d4 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 800c76e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c770:	2b00      	cmp	r3, #0
 800c772:	d012      	beq.n	800c79a <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800c774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c776:	699b      	ldr	r3, [r3, #24]
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d00a      	beq.n	800c792 <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800c77c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c77e:	699c      	ldr	r4, [r3, #24]
 800c780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c782:	69d8      	ldr	r0, [r3, #28]
 800c784:	8a3b      	ldrh	r3, [r7, #16]
 800c786:	9300      	str	r3, [sp, #0]
 800c788:	4b19      	ldr	r3, [pc, #100]	@ (800c7f0 <udp_input+0x1c8>)
 800c78a:	687a      	ldr	r2, [r7, #4]
 800c78c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c78e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 800c790:	e021      	b.n	800c7d6 <udp_input+0x1ae>
        pbuf_free(p);
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	f7fa ffb6 	bl	8007704 <pbuf_free>
        goto end;
 800c798:	e01c      	b.n	800c7d4 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800c79a:	7cfb      	ldrb	r3, [r7, #19]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d112      	bne.n	800c7c6 <udp_input+0x19e>
 800c7a0:	4b0e      	ldr	r3, [pc, #56]	@ (800c7dc <udp_input+0x1b4>)
 800c7a2:	695b      	ldr	r3, [r3, #20]
 800c7a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c7a8:	2be0      	cmp	r3, #224	@ 0xe0
 800c7aa:	d00c      	beq.n	800c7c6 <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800c7ac:	4b0b      	ldr	r3, [pc, #44]	@ (800c7dc <udp_input+0x1b4>)
 800c7ae:	899b      	ldrh	r3, [r3, #12]
 800c7b0:	3308      	adds	r3, #8
 800c7b2:	b29b      	uxth	r3, r3
 800c7b4:	b21b      	sxth	r3, r3
 800c7b6:	4619      	mov	r1, r3
 800c7b8:	6878      	ldr	r0, [r7, #4]
 800c7ba:	f7fa ff91 	bl	80076e0 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800c7be:	2103      	movs	r1, #3
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	f001 fa2f 	bl	800dc24 <icmp_dest_unreach>
      pbuf_free(p);
 800c7c6:	6878      	ldr	r0, [r7, #4]
 800c7c8:	f7fa ff9c 	bl	8007704 <pbuf_free>
  return;
 800c7cc:	e003      	b.n	800c7d6 <udp_input+0x1ae>
    pbuf_free(p);
 800c7ce:	6878      	ldr	r0, [r7, #4]
 800c7d0:	f7fa ff98 	bl	8007704 <pbuf_free>
  return;
 800c7d4:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800c7d6:	372c      	adds	r7, #44	@ 0x2c
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	bd90      	pop	{r4, r7, pc}
 800c7dc:	20004c44 	.word	0x20004c44
 800c7e0:	200081fc 	.word	0x200081fc
 800c7e4:	08011454 	.word	0x08011454
 800c7e8:	08011484 	.word	0x08011484
 800c7ec:	08011498 	.word	0x08011498
 800c7f0:	20004c54 	.word	0x20004c54

0800c7f4 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port)
{
 800c7f4:	b580      	push	{r7, lr}
 800c7f6:	b088      	sub	sp, #32
 800c7f8:	af02      	add	r7, sp, #8
 800c7fa:	60f8      	str	r0, [r7, #12]
 800c7fc:	60b9      	str	r1, [r7, #8]
 800c7fe:	607a      	str	r2, [r7, #4]
 800c800:	807b      	strh	r3, [r7, #2]
udp_sendto_chksum(struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *dst_ip,
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;
  const ip_addr_t *dst_ip_route = dst_ip;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	617b      	str	r3, [r7, #20]

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d002      	beq.n	800c812 <udp_sendto+0x1e>
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d102      	bne.n	800c818 <udp_sendto+0x24>
    return ERR_VAL;
 800c812:	f06f 0305 	mvn.w	r3, #5
 800c816:	e013      	b.n	800c840 <udp_sendto+0x4c>
  /* find the outgoing network interface for this packet */
  if(IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    /* Don't call ip_route() with IP_ANY_TYPE */
    netif = ip_route(IP46_ADDR_ANY(IP_GET_TYPE(dst_ip_route)), dst_ip_route);
  } else {
    netif = ip_route(&pcb->local_ip, dst_ip_route);
 800c818:	6978      	ldr	r0, [r7, #20]
 800c81a:	f001 fa8b 	bl	800dd34 <ip4_route>
 800c81e:	6138      	str	r0, [r7, #16]
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 800c820:	693b      	ldr	r3, [r7, #16]
 800c822:	2b00      	cmp	r3, #0
 800c824:	d102      	bne.n	800c82c <udp_sendto+0x38>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 800c826:	f06f 0303 	mvn.w	r3, #3
 800c82a:	e009      	b.n	800c840 <udp_sendto+0x4c>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 800c82c:	887a      	ldrh	r2, [r7, #2]
 800c82e:	693b      	ldr	r3, [r7, #16]
 800c830:	9300      	str	r3, [sp, #0]
 800c832:	4613      	mov	r3, r2
 800c834:	687a      	ldr	r2, [r7, #4]
 800c836:	68b9      	ldr	r1, [r7, #8]
 800c838:	68f8      	ldr	r0, [r7, #12]
 800c83a:	f000 f805 	bl	800c848 <udp_sendto_if>
 800c83e:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800c840:	4618      	mov	r0, r3
 800c842:	3718      	adds	r7, #24
 800c844:	46bd      	mov	sp, r7
 800c846:	bd80      	pop	{r7, pc}

0800c848 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 800c848:	b580      	push	{r7, lr}
 800c84a:	b088      	sub	sp, #32
 800c84c:	af02      	add	r7, sp, #8
 800c84e:	60f8      	str	r0, [r7, #12]
 800c850:	60b9      	str	r1, [r7, #8]
 800c852:	607a      	str	r2, [r7, #4]
 800c854:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d002      	beq.n	800c862 <udp_sendto_if+0x1a>
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d102      	bne.n	800c868 <udp_sendto_if+0x20>
    return ERR_VAL;
 800c862:	f06f 0305 	mvn.w	r3, #5
 800c866:	e028      	b.n	800c8ba <udp_sendto_if+0x72>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d009      	beq.n	800c882 <udp_sendto_if+0x3a>
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	2b00      	cmp	r3, #0
 800c874:	d005      	beq.n	800c882 <udp_sendto_if+0x3a>
      ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c87e:	2be0      	cmp	r3, #224	@ 0xe0
 800c880:	d103      	bne.n	800c88a <udp_sendto_if+0x42>
    /* if the local_ip is any or multicast
     * use the outgoing network interface IP address as source address */
    src_ip = netif_ip_addr4(netif);
 800c882:	6a3b      	ldr	r3, [r7, #32]
 800c884:	3304      	adds	r3, #4
 800c886:	617b      	str	r3, [r7, #20]
 800c888:	e00b      	b.n	800c8a2 <udp_sendto_if+0x5a>
  } else {
    /* check if UDP PCB local IP address is correct
     * this could be an old address if netif->ip_addr has changed */
    if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	681a      	ldr	r2, [r3, #0]
 800c88e:	6a3b      	ldr	r3, [r7, #32]
 800c890:	3304      	adds	r3, #4
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	429a      	cmp	r2, r3
 800c896:	d002      	beq.n	800c89e <udp_sendto_if+0x56>
      /* local_ip doesn't match, drop the packet */
      return ERR_RTE;
 800c898:	f06f 0303 	mvn.w	r3, #3
 800c89c:	e00d      	b.n	800c8ba <udp_sendto_if+0x72>
    }
    /* use UDP PCB local IP address as source address */
    src_ip = &pcb->local_ip;
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	617b      	str	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 800c8a2:	887a      	ldrh	r2, [r7, #2]
 800c8a4:	697b      	ldr	r3, [r7, #20]
 800c8a6:	9301      	str	r3, [sp, #4]
 800c8a8:	6a3b      	ldr	r3, [r7, #32]
 800c8aa:	9300      	str	r3, [sp, #0]
 800c8ac:	4613      	mov	r3, r2
 800c8ae:	687a      	ldr	r2, [r7, #4]
 800c8b0:	68b9      	ldr	r1, [r7, #8]
 800c8b2:	68f8      	ldr	r0, [r7, #12]
 800c8b4:	f000 f806 	bl	800c8c4 <udp_sendto_if_src>
 800c8b8:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	3718      	adds	r7, #24
 800c8be:	46bd      	mov	sp, r7
 800c8c0:	bd80      	pop	{r7, pc}
	...

0800c8c4 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 800c8c4:	b580      	push	{r7, lr}
 800c8c6:	b08c      	sub	sp, #48	@ 0x30
 800c8c8:	af04      	add	r7, sp, #16
 800c8ca:	60f8      	str	r0, [r7, #12]
 800c8cc:	60b9      	str	r1, [r7, #8]
 800c8ce:	607a      	str	r2, [r7, #4]
 800c8d0:	807b      	strh	r3, [r7, #2]
  err_t err;
  struct pbuf *q; /* q will be sent down the stack */
  u8_t ip_proto;
  u8_t ttl;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, src_ip) ||
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d002      	beq.n	800c8de <udp_sendto_if_src+0x1a>
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d102      	bne.n	800c8e4 <udp_sendto_if_src+0x20>
      !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
    return ERR_VAL;
 800c8de:	f06f 0305 	mvn.w	r3, #5
 800c8e2:	e07e      	b.n	800c9e2 <udp_sendto_if_src+0x11e>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	8a5b      	ldrh	r3, [r3, #18]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d10f      	bne.n	800c90c <udp_sendto_if_src+0x48>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800c8ec:	68f9      	ldr	r1, [r7, #12]
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	8a5b      	ldrh	r3, [r3, #18]
 800c8f2:	461a      	mov	r2, r3
 800c8f4:	68f8      	ldr	r0, [r7, #12]
 800c8f6:	f000 f87f 	bl	800c9f8 <udp_bind>
 800c8fa:	4603      	mov	r3, r0
 800c8fc:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 800c8fe:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d002      	beq.n	800c90c <udp_sendto_if_src+0x48>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 800c906:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c90a:	e06a      	b.n	800c9e2 <udp_sendto_if_src+0x11e>
    }
  }

  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_header(p, UDP_HLEN)) {
 800c90c:	2108      	movs	r1, #8
 800c90e:	68b8      	ldr	r0, [r7, #8]
 800c910:	f7fa fed4 	bl	80076bc <pbuf_header>
 800c914:	4603      	mov	r3, r0
 800c916:	2b00      	cmp	r3, #0
 800c918:	d014      	beq.n	800c944 <udp_sendto_if_src+0x80>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 800c91a:	2200      	movs	r2, #0
 800c91c:	2108      	movs	r1, #8
 800c91e:	2001      	movs	r0, #1
 800c920:	f7fa fb78 	bl	8007014 <pbuf_alloc>
 800c924:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 800c926:	69fb      	ldr	r3, [r7, #28]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d102      	bne.n	800c932 <udp_sendto_if_src+0x6e>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 800c92c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c930:	e057      	b.n	800c9e2 <udp_sendto_if_src+0x11e>
    }
    if (p->tot_len != 0) {
 800c932:	68bb      	ldr	r3, [r7, #8]
 800c934:	891b      	ldrh	r3, [r3, #8]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d006      	beq.n	800c948 <udp_sendto_if_src+0x84>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 800c93a:	68b9      	ldr	r1, [r7, #8]
 800c93c:	69f8      	ldr	r0, [r7, #28]
 800c93e:	f7fb f803 	bl	8007948 <pbuf_chain>
 800c942:	e001      	b.n	800c948 <udp_sendto_if_src+0x84>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 800c944:	68bb      	ldr	r3, [r7, #8]
 800c946:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 800c948:	69fb      	ldr	r3, [r7, #28]
 800c94a:	895b      	ldrh	r3, [r3, #10]
 800c94c:	2b07      	cmp	r3, #7
 800c94e:	d806      	bhi.n	800c95e <udp_sendto_if_src+0x9a>
 800c950:	4b26      	ldr	r3, [pc, #152]	@ (800c9ec <udp_sendto_if_src+0x128>)
 800c952:	f240 22db 	movw	r2, #731	@ 0x2db
 800c956:	4926      	ldr	r1, [pc, #152]	@ (800c9f0 <udp_sendto_if_src+0x12c>)
 800c958:	4826      	ldr	r0, [pc, #152]	@ (800c9f4 <udp_sendto_if_src+0x130>)
 800c95a:	f002 fc11 	bl	800f180 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 800c95e:	69fb      	ldr	r3, [r7, #28]
 800c960:	685b      	ldr	r3, [r3, #4]
 800c962:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	8a5b      	ldrh	r3, [r3, #18]
 800c968:	4618      	mov	r0, r3
 800c96a:	f7f9 fcf8 	bl	800635e <lwip_htons>
 800c96e:	4603      	mov	r3, r0
 800c970:	461a      	mov	r2, r3
 800c972:	697b      	ldr	r3, [r7, #20]
 800c974:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 800c976:	887b      	ldrh	r3, [r7, #2]
 800c978:	4618      	mov	r0, r3
 800c97a:	f7f9 fcf0 	bl	800635e <lwip_htons>
 800c97e:	4603      	mov	r3, r0
 800c980:	461a      	mov	r2, r3
 800c982:	697b      	ldr	r3, [r7, #20]
 800c984:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 800c986:	697b      	ldr	r3, [r7, #20]
 800c988:	2200      	movs	r2, #0
 800c98a:	719a      	strb	r2, [r3, #6]
 800c98c:	2200      	movs	r2, #0
 800c98e:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 800c990:	69fb      	ldr	r3, [r7, #28]
 800c992:	891b      	ldrh	r3, [r3, #8]
 800c994:	4618      	mov	r0, r3
 800c996:	f7f9 fce2 	bl	800635e <lwip_htons>
 800c99a:	4603      	mov	r3, r0
 800c99c:	461a      	mov	r2, r3
 800c99e:	697b      	ldr	r3, [r7, #20]
 800c9a0:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 800c9a2:	2311      	movs	r3, #17
 800c9a4:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	7a9b      	ldrb	r3, [r3, #10]
 800c9aa:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	7a5b      	ldrb	r3, [r3, #9]
 800c9b0:	7cb9      	ldrb	r1, [r7, #18]
 800c9b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9b4:	9202      	str	r2, [sp, #8]
 800c9b6:	7cfa      	ldrb	r2, [r7, #19]
 800c9b8:	9201      	str	r2, [sp, #4]
 800c9ba:	9300      	str	r3, [sp, #0]
 800c9bc:	460b      	mov	r3, r1
 800c9be:	687a      	ldr	r2, [r7, #4]
 800c9c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c9c2:	69f8      	ldr	r0, [r7, #28]
 800c9c4:	f001 fb88 	bl	800e0d8 <ip4_output_if_src>
 800c9c8:	4603      	mov	r3, r0
 800c9ca:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 800c9cc:	69fa      	ldr	r2, [r7, #28]
 800c9ce:	68bb      	ldr	r3, [r7, #8]
 800c9d0:	429a      	cmp	r2, r3
 800c9d2:	d004      	beq.n	800c9de <udp_sendto_if_src+0x11a>
    /* free the header pbuf */
    pbuf_free(q);
 800c9d4:	69f8      	ldr	r0, [r7, #28]
 800c9d6:	f7fa fe95 	bl	8007704 <pbuf_free>
    q = NULL;
 800c9da:	2300      	movs	r3, #0
 800c9dc:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 800c9de:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 800c9e2:	4618      	mov	r0, r3
 800c9e4:	3720      	adds	r7, #32
 800c9e6:	46bd      	mov	sp, r7
 800c9e8:	bd80      	pop	{r7, pc}
 800c9ea:	bf00      	nop
 800c9ec:	08011454 	.word	0x08011454
 800c9f0:	080114c0 	.word	0x080114c0
 800c9f4:	08011498 	.word	0x08011498

0800c9f8 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800c9f8:	b580      	push	{r7, lr}
 800c9fa:	b086      	sub	sp, #24
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	60f8      	str	r0, [r7, #12]
 800ca00:	60b9      	str	r1, [r7, #8]
 800ca02:	4613      	mov	r3, r2
 800ca04:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d101      	bne.n	800ca10 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 800ca0c:	4b30      	ldr	r3, [pc, #192]	@ (800cad0 <udp_bind+0xd8>)
 800ca0e:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d002      	beq.n	800ca1c <udp_bind+0x24>
 800ca16:	68bb      	ldr	r3, [r7, #8]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d102      	bne.n	800ca22 <udp_bind+0x2a>
    return ERR_VAL;
 800ca1c:	f06f 0305 	mvn.w	r3, #5
 800ca20:	e052      	b.n	800cac8 <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 800ca22:	2300      	movs	r3, #0
 800ca24:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800ca26:	4b2b      	ldr	r3, [pc, #172]	@ (800cad4 <udp_bind+0xdc>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	617b      	str	r3, [r7, #20]
 800ca2c:	e009      	b.n	800ca42 <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 800ca2e:	68fa      	ldr	r2, [r7, #12]
 800ca30:	697b      	ldr	r3, [r7, #20]
 800ca32:	429a      	cmp	r2, r3
 800ca34:	d102      	bne.n	800ca3c <udp_bind+0x44>
      rebind = 1;
 800ca36:	2301      	movs	r3, #1
 800ca38:	74fb      	strb	r3, [r7, #19]
      break;
 800ca3a:	e005      	b.n	800ca48 <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800ca3c:	697b      	ldr	r3, [r7, #20]
 800ca3e:	68db      	ldr	r3, [r3, #12]
 800ca40:	617b      	str	r3, [r7, #20]
 800ca42:	697b      	ldr	r3, [r7, #20]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d1f2      	bne.n	800ca2e <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 800ca48:	88fb      	ldrh	r3, [r7, #6]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d109      	bne.n	800ca62 <udp_bind+0x6a>
    port = udp_new_port();
 800ca4e:	f7ff fd79 	bl	800c544 <udp_new_port>
 800ca52:	4603      	mov	r3, r0
 800ca54:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800ca56:	88fb      	ldrh	r3, [r7, #6]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d11e      	bne.n	800ca9a <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 800ca5c:	f06f 0307 	mvn.w	r3, #7
 800ca60:	e032      	b.n	800cac8 <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800ca62:	4b1c      	ldr	r3, [pc, #112]	@ (800cad4 <udp_bind+0xdc>)
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	617b      	str	r3, [r7, #20]
 800ca68:	e014      	b.n	800ca94 <udp_bind+0x9c>
      if (pcb != ipcb) {
 800ca6a:	68fa      	ldr	r2, [r7, #12]
 800ca6c:	697b      	ldr	r3, [r7, #20]
 800ca6e:	429a      	cmp	r2, r3
 800ca70:	d00d      	beq.n	800ca8e <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 800ca72:	697b      	ldr	r3, [r7, #20]
 800ca74:	8a5b      	ldrh	r3, [r3, #18]
 800ca76:	88fa      	ldrh	r2, [r7, #6]
 800ca78:	429a      	cmp	r2, r3
 800ca7a:	d108      	bne.n	800ca8e <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 800ca7c:	697b      	ldr	r3, [r7, #20]
 800ca7e:	681a      	ldr	r2, [r3, #0]
 800ca80:	68bb      	ldr	r3, [r7, #8]
 800ca82:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 800ca84:	429a      	cmp	r2, r3
 800ca86:	d102      	bne.n	800ca8e <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 800ca88:	f06f 0307 	mvn.w	r3, #7
 800ca8c:	e01c      	b.n	800cac8 <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800ca8e:	697b      	ldr	r3, [r7, #20]
 800ca90:	68db      	ldr	r3, [r3, #12]
 800ca92:	617b      	str	r3, [r7, #20]
 800ca94:	697b      	ldr	r3, [r7, #20]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d1e7      	bne.n	800ca6a <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 800ca9a:	68bb      	ldr	r3, [r7, #8]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d002      	beq.n	800caa6 <udp_bind+0xae>
 800caa0:	68bb      	ldr	r3, [r7, #8]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	e000      	b.n	800caa8 <udp_bind+0xb0>
 800caa6:	2300      	movs	r3, #0
 800caa8:	68fa      	ldr	r2, [r7, #12]
 800caaa:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	88fa      	ldrh	r2, [r7, #6]
 800cab0:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 800cab2:	7cfb      	ldrb	r3, [r7, #19]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d106      	bne.n	800cac6 <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 800cab8:	4b06      	ldr	r3, [pc, #24]	@ (800cad4 <udp_bind+0xdc>)
 800caba:	681a      	ldr	r2, [r3, #0]
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 800cac0:	4a04      	ldr	r2, [pc, #16]	@ (800cad4 <udp_bind+0xdc>)
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 800cac6:	2300      	movs	r3, #0
}
 800cac8:	4618      	mov	r0, r3
 800caca:	3718      	adds	r7, #24
 800cacc:	46bd      	mov	sp, r7
 800cace:	bd80      	pop	{r7, pc}
 800cad0:	08011c74 	.word	0x08011c74
 800cad4:	200081fc 	.word	0x200081fc

0800cad8 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 800cad8:	b480      	push	{r7}
 800cada:	b085      	sub	sp, #20
 800cadc:	af00      	add	r7, sp, #0
 800cade:	60f8      	str	r0, [r7, #12]
 800cae0:	60b9      	str	r1, [r7, #8]
 800cae2:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	68ba      	ldr	r2, [r7, #8]
 800cae8:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	687a      	ldr	r2, [r7, #4]
 800caee:	61da      	str	r2, [r3, #28]
}
 800caf0:	bf00      	nop
 800caf2:	3714      	adds	r7, #20
 800caf4:	46bd      	mov	sp, r7
 800caf6:	bc80      	pop	{r7}
 800caf8:	4770      	bx	lr
	...

0800cafc <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b084      	sub	sp, #16
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 800cb04:	4b15      	ldr	r3, [pc, #84]	@ (800cb5c <udp_remove+0x60>)
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	687a      	ldr	r2, [r7, #4]
 800cb0a:	429a      	cmp	r2, r3
 800cb0c:	d105      	bne.n	800cb1a <udp_remove+0x1e>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 800cb0e:	4b13      	ldr	r3, [pc, #76]	@ (800cb5c <udp_remove+0x60>)
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	68db      	ldr	r3, [r3, #12]
 800cb14:	4a11      	ldr	r2, [pc, #68]	@ (800cb5c <udp_remove+0x60>)
 800cb16:	6013      	str	r3, [r2, #0]
 800cb18:	e017      	b.n	800cb4a <udp_remove+0x4e>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 800cb1a:	4b10      	ldr	r3, [pc, #64]	@ (800cb5c <udp_remove+0x60>)
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	60fb      	str	r3, [r7, #12]
 800cb20:	e010      	b.n	800cb44 <udp_remove+0x48>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	68db      	ldr	r3, [r3, #12]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d009      	beq.n	800cb3e <udp_remove+0x42>
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	68db      	ldr	r3, [r3, #12]
 800cb2e:	687a      	ldr	r2, [r7, #4]
 800cb30:	429a      	cmp	r2, r3
 800cb32:	d104      	bne.n	800cb3e <udp_remove+0x42>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	68da      	ldr	r2, [r3, #12]
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	60da      	str	r2, [r3, #12]
        break;
 800cb3c:	e005      	b.n	800cb4a <udp_remove+0x4e>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	68db      	ldr	r3, [r3, #12]
 800cb42:	60fb      	str	r3, [r7, #12]
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d1eb      	bne.n	800cb22 <udp_remove+0x26>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 800cb4a:	6879      	ldr	r1, [r7, #4]
 800cb4c:	2000      	movs	r0, #0
 800cb4e:	f7f9 fffb 	bl	8006b48 <memp_free>
}
 800cb52:	bf00      	nop
 800cb54:	3710      	adds	r7, #16
 800cb56:	46bd      	mov	sp, r7
 800cb58:	bd80      	pop	{r7, pc}
 800cb5a:	bf00      	nop
 800cb5c:	200081fc 	.word	0x200081fc

0800cb60 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 800cb60:	b580      	push	{r7, lr}
 800cb62:	b082      	sub	sp, #8
 800cb64:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 800cb66:	2000      	movs	r0, #0
 800cb68:	f7f9 ffa2 	bl	8006ab0 <memp_malloc>
 800cb6c:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d007      	beq.n	800cb84 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 800cb74:	2220      	movs	r2, #32
 800cb76:	2100      	movs	r1, #0
 800cb78:	6878      	ldr	r0, [r7, #4]
 800cb7a:	f002 fb66 	bl	800f24a <memset>
    pcb->ttl = UDP_TTL;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	22ff      	movs	r2, #255	@ 0xff
 800cb82:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 800cb84:	687b      	ldr	r3, [r7, #4]
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	3708      	adds	r7, #8
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}
	...

0800cb90 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 800cb90:	b480      	push	{r7}
 800cb92:	b085      	sub	sp, #20
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
 800cb98:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d01e      	beq.n	800cbde <udp_netif_ip_addr_changed+0x4e>
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d01a      	beq.n	800cbde <udp_netif_ip_addr_changed+0x4e>
 800cba8:	683b      	ldr	r3, [r7, #0]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d017      	beq.n	800cbde <udp_netif_ip_addr_changed+0x4e>
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d013      	beq.n	800cbde <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800cbb6:	4b0c      	ldr	r3, [pc, #48]	@ (800cbe8 <udp_netif_ip_addr_changed+0x58>)
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	60fb      	str	r3, [r7, #12]
 800cbbc:	e00c      	b.n	800cbd8 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	681a      	ldr	r2, [r3, #0]
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	429a      	cmp	r2, r3
 800cbc8:	d103      	bne.n	800cbd2 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800cbca:	683b      	ldr	r3, [r7, #0]
 800cbcc:	681a      	ldr	r2, [r3, #0]
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	68db      	ldr	r3, [r3, #12]
 800cbd6:	60fb      	str	r3, [r7, #12]
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d1ef      	bne.n	800cbbe <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 800cbde:	bf00      	nop
 800cbe0:	3714      	adds	r7, #20
 800cbe2:	46bd      	mov	sp, r7
 800cbe4:	bc80      	pop	{r7}
 800cbe6:	4770      	bx	lr
 800cbe8:	200081fc 	.word	0x200081fc

0800cbec <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800cbec:	b580      	push	{r7, lr}
 800cbee:	b082      	sub	sp, #8
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800cbf4:	4915      	ldr	r1, [pc, #84]	@ (800cc4c <etharp_free_entry+0x60>)
 800cbf6:	687a      	ldr	r2, [r7, #4]
 800cbf8:	4613      	mov	r3, r2
 800cbfa:	005b      	lsls	r3, r3, #1
 800cbfc:	4413      	add	r3, r2
 800cbfe:	00db      	lsls	r3, r3, #3
 800cc00:	440b      	add	r3, r1
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d013      	beq.n	800cc30 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800cc08:	4910      	ldr	r1, [pc, #64]	@ (800cc4c <etharp_free_entry+0x60>)
 800cc0a:	687a      	ldr	r2, [r7, #4]
 800cc0c:	4613      	mov	r3, r2
 800cc0e:	005b      	lsls	r3, r3, #1
 800cc10:	4413      	add	r3, r2
 800cc12:	00db      	lsls	r3, r3, #3
 800cc14:	440b      	add	r3, r1
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f7fa fd73 	bl	8007704 <pbuf_free>
    arp_table[i].q = NULL;
 800cc1e:	490b      	ldr	r1, [pc, #44]	@ (800cc4c <etharp_free_entry+0x60>)
 800cc20:	687a      	ldr	r2, [r7, #4]
 800cc22:	4613      	mov	r3, r2
 800cc24:	005b      	lsls	r3, r3, #1
 800cc26:	4413      	add	r3, r2
 800cc28:	00db      	lsls	r3, r3, #3
 800cc2a:	440b      	add	r3, r1
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800cc30:	4906      	ldr	r1, [pc, #24]	@ (800cc4c <etharp_free_entry+0x60>)
 800cc32:	687a      	ldr	r2, [r7, #4]
 800cc34:	4613      	mov	r3, r2
 800cc36:	005b      	lsls	r3, r3, #1
 800cc38:	4413      	add	r3, r2
 800cc3a:	00db      	lsls	r3, r3, #3
 800cc3c:	440b      	add	r3, r1
 800cc3e:	3314      	adds	r3, #20
 800cc40:	2200      	movs	r2, #0
 800cc42:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800cc44:	bf00      	nop
 800cc46:	3708      	adds	r7, #8
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	bd80      	pop	{r7, pc}
 800cc4c:	20008200 	.word	0x20008200

0800cc50 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800cc50:	b580      	push	{r7, lr}
 800cc52:	b082      	sub	sp, #8
 800cc54:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800cc56:	2300      	movs	r3, #0
 800cc58:	71fb      	strb	r3, [r7, #7]
 800cc5a:	e096      	b.n	800cd8a <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800cc5c:	79fa      	ldrb	r2, [r7, #7]
 800cc5e:	494f      	ldr	r1, [pc, #316]	@ (800cd9c <etharp_tmr+0x14c>)
 800cc60:	4613      	mov	r3, r2
 800cc62:	005b      	lsls	r3, r3, #1
 800cc64:	4413      	add	r3, r2
 800cc66:	00db      	lsls	r3, r3, #3
 800cc68:	440b      	add	r3, r1
 800cc6a:	3314      	adds	r3, #20
 800cc6c:	781b      	ldrb	r3, [r3, #0]
 800cc6e:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 800cc70:	79bb      	ldrb	r3, [r7, #6]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	f000 8086 	beq.w	800cd84 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 800cc78:	79fa      	ldrb	r2, [r7, #7]
 800cc7a:	4948      	ldr	r1, [pc, #288]	@ (800cd9c <etharp_tmr+0x14c>)
 800cc7c:	4613      	mov	r3, r2
 800cc7e:	005b      	lsls	r3, r3, #1
 800cc80:	4413      	add	r3, r2
 800cc82:	00db      	lsls	r3, r3, #3
 800cc84:	440b      	add	r3, r1
 800cc86:	3312      	adds	r3, #18
 800cc88:	881b      	ldrh	r3, [r3, #0]
 800cc8a:	3301      	adds	r3, #1
 800cc8c:	b298      	uxth	r0, r3
 800cc8e:	4943      	ldr	r1, [pc, #268]	@ (800cd9c <etharp_tmr+0x14c>)
 800cc90:	4613      	mov	r3, r2
 800cc92:	005b      	lsls	r3, r3, #1
 800cc94:	4413      	add	r3, r2
 800cc96:	00db      	lsls	r3, r3, #3
 800cc98:	440b      	add	r3, r1
 800cc9a:	3312      	adds	r3, #18
 800cc9c:	4602      	mov	r2, r0
 800cc9e:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800cca0:	79fa      	ldrb	r2, [r7, #7]
 800cca2:	493e      	ldr	r1, [pc, #248]	@ (800cd9c <etharp_tmr+0x14c>)
 800cca4:	4613      	mov	r3, r2
 800cca6:	005b      	lsls	r3, r3, #1
 800cca8:	4413      	add	r3, r2
 800ccaa:	00db      	lsls	r3, r3, #3
 800ccac:	440b      	add	r3, r1
 800ccae:	3312      	adds	r3, #18
 800ccb0:	881b      	ldrh	r3, [r3, #0]
 800ccb2:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800ccb6:	d215      	bcs.n	800cce4 <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800ccb8:	79fa      	ldrb	r2, [r7, #7]
 800ccba:	4938      	ldr	r1, [pc, #224]	@ (800cd9c <etharp_tmr+0x14c>)
 800ccbc:	4613      	mov	r3, r2
 800ccbe:	005b      	lsls	r3, r3, #1
 800ccc0:	4413      	add	r3, r2
 800ccc2:	00db      	lsls	r3, r3, #3
 800ccc4:	440b      	add	r3, r1
 800ccc6:	3314      	adds	r3, #20
 800ccc8:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800ccca:	2b01      	cmp	r3, #1
 800cccc:	d10f      	bne.n	800ccee <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800ccce:	79fa      	ldrb	r2, [r7, #7]
 800ccd0:	4932      	ldr	r1, [pc, #200]	@ (800cd9c <etharp_tmr+0x14c>)
 800ccd2:	4613      	mov	r3, r2
 800ccd4:	005b      	lsls	r3, r3, #1
 800ccd6:	4413      	add	r3, r2
 800ccd8:	00db      	lsls	r3, r3, #3
 800ccda:	440b      	add	r3, r1
 800ccdc:	3312      	adds	r3, #18
 800ccde:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800cce0:	2b04      	cmp	r3, #4
 800cce2:	d904      	bls.n	800ccee <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800cce4:	79fb      	ldrb	r3, [r7, #7]
 800cce6:	4618      	mov	r0, r3
 800cce8:	f7ff ff80 	bl	800cbec <etharp_free_entry>
 800ccec:	e04a      	b.n	800cd84 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800ccee:	79fa      	ldrb	r2, [r7, #7]
 800ccf0:	492a      	ldr	r1, [pc, #168]	@ (800cd9c <etharp_tmr+0x14c>)
 800ccf2:	4613      	mov	r3, r2
 800ccf4:	005b      	lsls	r3, r3, #1
 800ccf6:	4413      	add	r3, r2
 800ccf8:	00db      	lsls	r3, r3, #3
 800ccfa:	440b      	add	r3, r1
 800ccfc:	3314      	adds	r3, #20
 800ccfe:	781b      	ldrb	r3, [r3, #0]
 800cd00:	2b03      	cmp	r3, #3
 800cd02:	d10a      	bne.n	800cd1a <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800cd04:	79fa      	ldrb	r2, [r7, #7]
 800cd06:	4925      	ldr	r1, [pc, #148]	@ (800cd9c <etharp_tmr+0x14c>)
 800cd08:	4613      	mov	r3, r2
 800cd0a:	005b      	lsls	r3, r3, #1
 800cd0c:	4413      	add	r3, r2
 800cd0e:	00db      	lsls	r3, r3, #3
 800cd10:	440b      	add	r3, r1
 800cd12:	3314      	adds	r3, #20
 800cd14:	2204      	movs	r2, #4
 800cd16:	701a      	strb	r2, [r3, #0]
 800cd18:	e034      	b.n	800cd84 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800cd1a:	79fa      	ldrb	r2, [r7, #7]
 800cd1c:	491f      	ldr	r1, [pc, #124]	@ (800cd9c <etharp_tmr+0x14c>)
 800cd1e:	4613      	mov	r3, r2
 800cd20:	005b      	lsls	r3, r3, #1
 800cd22:	4413      	add	r3, r2
 800cd24:	00db      	lsls	r3, r3, #3
 800cd26:	440b      	add	r3, r1
 800cd28:	3314      	adds	r3, #20
 800cd2a:	781b      	ldrb	r3, [r3, #0]
 800cd2c:	2b04      	cmp	r3, #4
 800cd2e:	d10a      	bne.n	800cd46 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800cd30:	79fa      	ldrb	r2, [r7, #7]
 800cd32:	491a      	ldr	r1, [pc, #104]	@ (800cd9c <etharp_tmr+0x14c>)
 800cd34:	4613      	mov	r3, r2
 800cd36:	005b      	lsls	r3, r3, #1
 800cd38:	4413      	add	r3, r2
 800cd3a:	00db      	lsls	r3, r3, #3
 800cd3c:	440b      	add	r3, r1
 800cd3e:	3314      	adds	r3, #20
 800cd40:	2202      	movs	r2, #2
 800cd42:	701a      	strb	r2, [r3, #0]
 800cd44:	e01e      	b.n	800cd84 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800cd46:	79fa      	ldrb	r2, [r7, #7]
 800cd48:	4914      	ldr	r1, [pc, #80]	@ (800cd9c <etharp_tmr+0x14c>)
 800cd4a:	4613      	mov	r3, r2
 800cd4c:	005b      	lsls	r3, r3, #1
 800cd4e:	4413      	add	r3, r2
 800cd50:	00db      	lsls	r3, r3, #3
 800cd52:	440b      	add	r3, r1
 800cd54:	3314      	adds	r3, #20
 800cd56:	781b      	ldrb	r3, [r3, #0]
 800cd58:	2b01      	cmp	r3, #1
 800cd5a:	d113      	bne.n	800cd84 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800cd5c:	79fa      	ldrb	r2, [r7, #7]
 800cd5e:	490f      	ldr	r1, [pc, #60]	@ (800cd9c <etharp_tmr+0x14c>)
 800cd60:	4613      	mov	r3, r2
 800cd62:	005b      	lsls	r3, r3, #1
 800cd64:	4413      	add	r3, r2
 800cd66:	00db      	lsls	r3, r3, #3
 800cd68:	440b      	add	r3, r1
 800cd6a:	3308      	adds	r3, #8
 800cd6c:	6818      	ldr	r0, [r3, #0]
 800cd6e:	79fa      	ldrb	r2, [r7, #7]
 800cd70:	4613      	mov	r3, r2
 800cd72:	005b      	lsls	r3, r3, #1
 800cd74:	4413      	add	r3, r2
 800cd76:	00db      	lsls	r3, r3, #3
 800cd78:	4a08      	ldr	r2, [pc, #32]	@ (800cd9c <etharp_tmr+0x14c>)
 800cd7a:	4413      	add	r3, r2
 800cd7c:	3304      	adds	r3, #4
 800cd7e:	4619      	mov	r1, r3
 800cd80:	f000 fe38 	bl	800d9f4 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800cd84:	79fb      	ldrb	r3, [r7, #7]
 800cd86:	3301      	adds	r3, #1
 800cd88:	71fb      	strb	r3, [r7, #7]
 800cd8a:	79fb      	ldrb	r3, [r7, #7]
 800cd8c:	2b09      	cmp	r3, #9
 800cd8e:	f67f af65 	bls.w	800cc5c <etharp_tmr+0xc>
      }
    }
  }
}
 800cd92:	bf00      	nop
 800cd94:	bf00      	nop
 800cd96:	3708      	adds	r7, #8
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	bd80      	pop	{r7, pc}
 800cd9c:	20008200 	.word	0x20008200

0800cda0 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b088      	sub	sp, #32
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	60f8      	str	r0, [r7, #12]
 800cda8:	460b      	mov	r3, r1
 800cdaa:	607a      	str	r2, [r7, #4]
 800cdac:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800cdae:	230a      	movs	r3, #10
 800cdb0:	77fb      	strb	r3, [r7, #31]
 800cdb2:	230a      	movs	r3, #10
 800cdb4:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 800cdb6:	230a      	movs	r3, #10
 800cdb8:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 800cdba:	2300      	movs	r3, #0
 800cdbc:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 800cdbe:	230a      	movs	r3, #10
 800cdc0:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	833b      	strh	r3, [r7, #24]
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	82fb      	strh	r3, [r7, #22]
 800cdca:	2300      	movs	r3, #0
 800cdcc:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800cdce:	2300      	movs	r3, #0
 800cdd0:	773b      	strb	r3, [r7, #28]
 800cdd2:	e093      	b.n	800cefc <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 800cdd4:	7f3a      	ldrb	r2, [r7, #28]
 800cdd6:	4990      	ldr	r1, [pc, #576]	@ (800d018 <etharp_find_entry+0x278>)
 800cdd8:	4613      	mov	r3, r2
 800cdda:	005b      	lsls	r3, r3, #1
 800cddc:	4413      	add	r3, r2
 800cdde:	00db      	lsls	r3, r3, #3
 800cde0:	440b      	add	r3, r1
 800cde2:	3314      	adds	r3, #20
 800cde4:	781b      	ldrb	r3, [r3, #0]
 800cde6:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800cde8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800cdec:	2b0a      	cmp	r3, #10
 800cdee:	d105      	bne.n	800cdfc <etharp_find_entry+0x5c>
 800cdf0:	7cfb      	ldrb	r3, [r7, #19]
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d102      	bne.n	800cdfc <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 800cdf6:	7f3b      	ldrb	r3, [r7, #28]
 800cdf8:	777b      	strb	r3, [r7, #29]
 800cdfa:	e07c      	b.n	800cef6 <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 800cdfc:	7cfb      	ldrb	r3, [r7, #19]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d079      	beq.n	800cef6 <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800ce02:	7cfb      	ldrb	r3, [r7, #19]
 800ce04:	2b01      	cmp	r3, #1
 800ce06:	d009      	beq.n	800ce1c <etharp_find_entry+0x7c>
 800ce08:	7cfb      	ldrb	r3, [r7, #19]
 800ce0a:	2b01      	cmp	r3, #1
 800ce0c:	d806      	bhi.n	800ce1c <etharp_find_entry+0x7c>
 800ce0e:	4b83      	ldr	r3, [pc, #524]	@ (800d01c <etharp_find_entry+0x27c>)
 800ce10:	f240 1225 	movw	r2, #293	@ 0x125
 800ce14:	4982      	ldr	r1, [pc, #520]	@ (800d020 <etharp_find_entry+0x280>)
 800ce16:	4883      	ldr	r0, [pc, #524]	@ (800d024 <etharp_find_entry+0x284>)
 800ce18:	f002 f9b2 	bl	800f180 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d00f      	beq.n	800ce42 <etharp_find_entry+0xa2>
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	6819      	ldr	r1, [r3, #0]
 800ce26:	7f3a      	ldrb	r2, [r7, #28]
 800ce28:	487b      	ldr	r0, [pc, #492]	@ (800d018 <etharp_find_entry+0x278>)
 800ce2a:	4613      	mov	r3, r2
 800ce2c:	005b      	lsls	r3, r3, #1
 800ce2e:	4413      	add	r3, r2
 800ce30:	00db      	lsls	r3, r3, #3
 800ce32:	4403      	add	r3, r0
 800ce34:	3304      	adds	r3, #4
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	4299      	cmp	r1, r3
 800ce3a:	d102      	bne.n	800ce42 <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 800ce3c:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800ce40:	e0e5      	b.n	800d00e <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800ce42:	7cfb      	ldrb	r3, [r7, #19]
 800ce44:	2b01      	cmp	r3, #1
 800ce46:	d13b      	bne.n	800cec0 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800ce48:	7f3a      	ldrb	r2, [r7, #28]
 800ce4a:	4973      	ldr	r1, [pc, #460]	@ (800d018 <etharp_find_entry+0x278>)
 800ce4c:	4613      	mov	r3, r2
 800ce4e:	005b      	lsls	r3, r3, #1
 800ce50:	4413      	add	r3, r2
 800ce52:	00db      	lsls	r3, r3, #3
 800ce54:	440b      	add	r3, r1
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d018      	beq.n	800ce8e <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 800ce5c:	7f3a      	ldrb	r2, [r7, #28]
 800ce5e:	496e      	ldr	r1, [pc, #440]	@ (800d018 <etharp_find_entry+0x278>)
 800ce60:	4613      	mov	r3, r2
 800ce62:	005b      	lsls	r3, r3, #1
 800ce64:	4413      	add	r3, r2
 800ce66:	00db      	lsls	r3, r3, #3
 800ce68:	440b      	add	r3, r1
 800ce6a:	3312      	adds	r3, #18
 800ce6c:	881b      	ldrh	r3, [r3, #0]
 800ce6e:	8b3a      	ldrh	r2, [r7, #24]
 800ce70:	429a      	cmp	r2, r3
 800ce72:	d840      	bhi.n	800cef6 <etharp_find_entry+0x156>
            old_queue = i;
 800ce74:	7f3b      	ldrb	r3, [r7, #28]
 800ce76:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 800ce78:	7f3a      	ldrb	r2, [r7, #28]
 800ce7a:	4967      	ldr	r1, [pc, #412]	@ (800d018 <etharp_find_entry+0x278>)
 800ce7c:	4613      	mov	r3, r2
 800ce7e:	005b      	lsls	r3, r3, #1
 800ce80:	4413      	add	r3, r2
 800ce82:	00db      	lsls	r3, r3, #3
 800ce84:	440b      	add	r3, r1
 800ce86:	3312      	adds	r3, #18
 800ce88:	881b      	ldrh	r3, [r3, #0]
 800ce8a:	833b      	strh	r3, [r7, #24]
 800ce8c:	e033      	b.n	800cef6 <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800ce8e:	7f3a      	ldrb	r2, [r7, #28]
 800ce90:	4961      	ldr	r1, [pc, #388]	@ (800d018 <etharp_find_entry+0x278>)
 800ce92:	4613      	mov	r3, r2
 800ce94:	005b      	lsls	r3, r3, #1
 800ce96:	4413      	add	r3, r2
 800ce98:	00db      	lsls	r3, r3, #3
 800ce9a:	440b      	add	r3, r1
 800ce9c:	3312      	adds	r3, #18
 800ce9e:	881b      	ldrh	r3, [r3, #0]
 800cea0:	8afa      	ldrh	r2, [r7, #22]
 800cea2:	429a      	cmp	r2, r3
 800cea4:	d827      	bhi.n	800cef6 <etharp_find_entry+0x156>
            old_pending = i;
 800cea6:	7f3b      	ldrb	r3, [r7, #28]
 800cea8:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 800ceaa:	7f3a      	ldrb	r2, [r7, #28]
 800ceac:	495a      	ldr	r1, [pc, #360]	@ (800d018 <etharp_find_entry+0x278>)
 800ceae:	4613      	mov	r3, r2
 800ceb0:	005b      	lsls	r3, r3, #1
 800ceb2:	4413      	add	r3, r2
 800ceb4:	00db      	lsls	r3, r3, #3
 800ceb6:	440b      	add	r3, r1
 800ceb8:	3312      	adds	r3, #18
 800ceba:	881b      	ldrh	r3, [r3, #0]
 800cebc:	82fb      	strh	r3, [r7, #22]
 800cebe:	e01a      	b.n	800cef6 <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800cec0:	7cfb      	ldrb	r3, [r7, #19]
 800cec2:	2b01      	cmp	r3, #1
 800cec4:	d917      	bls.n	800cef6 <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800cec6:	7f3a      	ldrb	r2, [r7, #28]
 800cec8:	4953      	ldr	r1, [pc, #332]	@ (800d018 <etharp_find_entry+0x278>)
 800ceca:	4613      	mov	r3, r2
 800cecc:	005b      	lsls	r3, r3, #1
 800cece:	4413      	add	r3, r2
 800ced0:	00db      	lsls	r3, r3, #3
 800ced2:	440b      	add	r3, r1
 800ced4:	3312      	adds	r3, #18
 800ced6:	881b      	ldrh	r3, [r3, #0]
 800ced8:	8aba      	ldrh	r2, [r7, #20]
 800ceda:	429a      	cmp	r2, r3
 800cedc:	d80b      	bhi.n	800cef6 <etharp_find_entry+0x156>
            old_stable = i;
 800cede:	7f3b      	ldrb	r3, [r7, #28]
 800cee0:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 800cee2:	7f3a      	ldrb	r2, [r7, #28]
 800cee4:	494c      	ldr	r1, [pc, #304]	@ (800d018 <etharp_find_entry+0x278>)
 800cee6:	4613      	mov	r3, r2
 800cee8:	005b      	lsls	r3, r3, #1
 800ceea:	4413      	add	r3, r2
 800ceec:	00db      	lsls	r3, r3, #3
 800ceee:	440b      	add	r3, r1
 800cef0:	3312      	adds	r3, #18
 800cef2:	881b      	ldrh	r3, [r3, #0]
 800cef4:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800cef6:	7f3b      	ldrb	r3, [r7, #28]
 800cef8:	3301      	adds	r3, #1
 800cefa:	773b      	strb	r3, [r7, #28]
 800cefc:	7f3b      	ldrb	r3, [r7, #28]
 800cefe:	2b09      	cmp	r3, #9
 800cf00:	f67f af68 	bls.w	800cdd4 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800cf04:	7afb      	ldrb	r3, [r7, #11]
 800cf06:	f003 0302 	and.w	r3, r3, #2
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d108      	bne.n	800cf20 <etharp_find_entry+0x180>
 800cf0e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800cf12:	2b0a      	cmp	r3, #10
 800cf14:	d107      	bne.n	800cf26 <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800cf16:	7afb      	ldrb	r3, [r7, #11]
 800cf18:	f003 0301 	and.w	r3, r3, #1
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d102      	bne.n	800cf26 <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 800cf20:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cf24:	e073      	b.n	800d00e <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800cf26:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800cf2a:	2b09      	cmp	r3, #9
 800cf2c:	dc02      	bgt.n	800cf34 <etharp_find_entry+0x194>
    i = empty;
 800cf2e:	7f7b      	ldrb	r3, [r7, #29]
 800cf30:	773b      	strb	r3, [r7, #28]
 800cf32:	e036      	b.n	800cfa2 <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800cf34:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800cf38:	2b09      	cmp	r3, #9
 800cf3a:	dc13      	bgt.n	800cf64 <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 800cf3c:	7fbb      	ldrb	r3, [r7, #30]
 800cf3e:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800cf40:	7f3a      	ldrb	r2, [r7, #28]
 800cf42:	4935      	ldr	r1, [pc, #212]	@ (800d018 <etharp_find_entry+0x278>)
 800cf44:	4613      	mov	r3, r2
 800cf46:	005b      	lsls	r3, r3, #1
 800cf48:	4413      	add	r3, r2
 800cf4a:	00db      	lsls	r3, r3, #3
 800cf4c:	440b      	add	r3, r1
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d018      	beq.n	800cf86 <etharp_find_entry+0x1e6>
 800cf54:	4b31      	ldr	r3, [pc, #196]	@ (800d01c <etharp_find_entry+0x27c>)
 800cf56:	f240 126f 	movw	r2, #367	@ 0x16f
 800cf5a:	4933      	ldr	r1, [pc, #204]	@ (800d028 <etharp_find_entry+0x288>)
 800cf5c:	4831      	ldr	r0, [pc, #196]	@ (800d024 <etharp_find_entry+0x284>)
 800cf5e:	f002 f90f 	bl	800f180 <iprintf>
 800cf62:	e010      	b.n	800cf86 <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800cf64:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cf68:	2b09      	cmp	r3, #9
 800cf6a:	dc02      	bgt.n	800cf72 <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 800cf6c:	7ffb      	ldrb	r3, [r7, #31]
 800cf6e:	773b      	strb	r3, [r7, #28]
 800cf70:	e009      	b.n	800cf86 <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800cf72:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800cf76:	2b09      	cmp	r3, #9
 800cf78:	dc02      	bgt.n	800cf80 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800cf7a:	7efb      	ldrb	r3, [r7, #27]
 800cf7c:	773b      	strb	r3, [r7, #28]
 800cf7e:	e002      	b.n	800cf86 <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 800cf80:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cf84:	e043      	b.n	800d00e <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800cf86:	7f3b      	ldrb	r3, [r7, #28]
 800cf88:	2b09      	cmp	r3, #9
 800cf8a:	d906      	bls.n	800cf9a <etharp_find_entry+0x1fa>
 800cf8c:	4b23      	ldr	r3, [pc, #140]	@ (800d01c <etharp_find_entry+0x27c>)
 800cf8e:	f240 1281 	movw	r2, #385	@ 0x181
 800cf92:	4926      	ldr	r1, [pc, #152]	@ (800d02c <etharp_find_entry+0x28c>)
 800cf94:	4823      	ldr	r0, [pc, #140]	@ (800d024 <etharp_find_entry+0x284>)
 800cf96:	f002 f8f3 	bl	800f180 <iprintf>
    etharp_free_entry(i);
 800cf9a:	7f3b      	ldrb	r3, [r7, #28]
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	f7ff fe25 	bl	800cbec <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800cfa2:	7f3b      	ldrb	r3, [r7, #28]
 800cfa4:	2b09      	cmp	r3, #9
 800cfa6:	d906      	bls.n	800cfb6 <etharp_find_entry+0x216>
 800cfa8:	4b1c      	ldr	r3, [pc, #112]	@ (800d01c <etharp_find_entry+0x27c>)
 800cfaa:	f240 1285 	movw	r2, #389	@ 0x185
 800cfae:	491f      	ldr	r1, [pc, #124]	@ (800d02c <etharp_find_entry+0x28c>)
 800cfb0:	481c      	ldr	r0, [pc, #112]	@ (800d024 <etharp_find_entry+0x284>)
 800cfb2:	f002 f8e5 	bl	800f180 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800cfb6:	7f3a      	ldrb	r2, [r7, #28]
 800cfb8:	4917      	ldr	r1, [pc, #92]	@ (800d018 <etharp_find_entry+0x278>)
 800cfba:	4613      	mov	r3, r2
 800cfbc:	005b      	lsls	r3, r3, #1
 800cfbe:	4413      	add	r3, r2
 800cfc0:	00db      	lsls	r3, r3, #3
 800cfc2:	440b      	add	r3, r1
 800cfc4:	3314      	adds	r3, #20
 800cfc6:	781b      	ldrb	r3, [r3, #0]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d006      	beq.n	800cfda <etharp_find_entry+0x23a>
 800cfcc:	4b13      	ldr	r3, [pc, #76]	@ (800d01c <etharp_find_entry+0x27c>)
 800cfce:	f44f 72c3 	mov.w	r2, #390	@ 0x186
 800cfd2:	4917      	ldr	r1, [pc, #92]	@ (800d030 <etharp_find_entry+0x290>)
 800cfd4:	4813      	ldr	r0, [pc, #76]	@ (800d024 <etharp_find_entry+0x284>)
 800cfd6:	f002 f8d3 	bl	800f180 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d00a      	beq.n	800cff6 <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800cfe0:	7f3a      	ldrb	r2, [r7, #28]
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	6819      	ldr	r1, [r3, #0]
 800cfe6:	480c      	ldr	r0, [pc, #48]	@ (800d018 <etharp_find_entry+0x278>)
 800cfe8:	4613      	mov	r3, r2
 800cfea:	005b      	lsls	r3, r3, #1
 800cfec:	4413      	add	r3, r2
 800cfee:	00db      	lsls	r3, r3, #3
 800cff0:	4403      	add	r3, r0
 800cff2:	3304      	adds	r3, #4
 800cff4:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800cff6:	7f3a      	ldrb	r2, [r7, #28]
 800cff8:	4907      	ldr	r1, [pc, #28]	@ (800d018 <etharp_find_entry+0x278>)
 800cffa:	4613      	mov	r3, r2
 800cffc:	005b      	lsls	r3, r3, #1
 800cffe:	4413      	add	r3, r2
 800d000:	00db      	lsls	r3, r3, #3
 800d002:	440b      	add	r3, r1
 800d004:	3312      	adds	r3, #18
 800d006:	2200      	movs	r2, #0
 800d008:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 800d00a:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 800d00e:	4618      	mov	r0, r3
 800d010:	3720      	adds	r7, #32
 800d012:	46bd      	mov	sp, r7
 800d014:	bd80      	pop	{r7, pc}
 800d016:	bf00      	nop
 800d018:	20008200 	.word	0x20008200
 800d01c:	080114f0 	.word	0x080114f0
 800d020:	08011528 	.word	0x08011528
 800d024:	08011568 	.word	0x08011568
 800d028:	08011590 	.word	0x08011590
 800d02c:	080115a8 	.word	0x080115a8
 800d030:	080115bc 	.word	0x080115bc

0800d034 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800d034:	b580      	push	{r7, lr}
 800d036:	b088      	sub	sp, #32
 800d038:	af02      	add	r7, sp, #8
 800d03a:	60f8      	str	r0, [r7, #12]
 800d03c:	60b9      	str	r1, [r7, #8]
 800d03e:	607a      	str	r2, [r7, #4]
 800d040:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d048:	2b06      	cmp	r3, #6
 800d04a:	d006      	beq.n	800d05a <etharp_update_arp_entry+0x26>
 800d04c:	4b48      	ldr	r3, [pc, #288]	@ (800d170 <etharp_update_arp_entry+0x13c>)
 800d04e:	f240 12ab 	movw	r2, #427	@ 0x1ab
 800d052:	4948      	ldr	r1, [pc, #288]	@ (800d174 <etharp_update_arp_entry+0x140>)
 800d054:	4848      	ldr	r0, [pc, #288]	@ (800d178 <etharp_update_arp_entry+0x144>)
 800d056:	f002 f893 	bl	800f180 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800d05a:	68bb      	ldr	r3, [r7, #8]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d012      	beq.n	800d086 <etharp_update_arp_entry+0x52>
 800d060:	68bb      	ldr	r3, [r7, #8]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d00e      	beq.n	800d086 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d068:	68bb      	ldr	r3, [r7, #8]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	68f9      	ldr	r1, [r7, #12]
 800d06e:	4618      	mov	r0, r3
 800d070:	f001 f8da 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800d074:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800d076:	2b00      	cmp	r3, #0
 800d078:	d105      	bne.n	800d086 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800d07a:	68bb      	ldr	r3, [r7, #8]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d082:	2be0      	cmp	r3, #224	@ 0xe0
 800d084:	d102      	bne.n	800d08c <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800d086:	f06f 030f 	mvn.w	r3, #15
 800d08a:	e06c      	b.n	800d166 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800d08c:	78fb      	ldrb	r3, [r7, #3]
 800d08e:	68fa      	ldr	r2, [r7, #12]
 800d090:	4619      	mov	r1, r3
 800d092:	68b8      	ldr	r0, [r7, #8]
 800d094:	f7ff fe84 	bl	800cda0 <etharp_find_entry>
 800d098:	4603      	mov	r3, r0
 800d09a:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 800d09c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	da02      	bge.n	800d0aa <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800d0a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d0a8:	e05d      	b.n	800d166 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800d0aa:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d0ae:	4933      	ldr	r1, [pc, #204]	@ (800d17c <etharp_update_arp_entry+0x148>)
 800d0b0:	4613      	mov	r3, r2
 800d0b2:	005b      	lsls	r3, r3, #1
 800d0b4:	4413      	add	r3, r2
 800d0b6:	00db      	lsls	r3, r3, #3
 800d0b8:	440b      	add	r3, r1
 800d0ba:	3314      	adds	r3, #20
 800d0bc:	2202      	movs	r2, #2
 800d0be:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800d0c0:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d0c4:	492d      	ldr	r1, [pc, #180]	@ (800d17c <etharp_update_arp_entry+0x148>)
 800d0c6:	4613      	mov	r3, r2
 800d0c8:	005b      	lsls	r3, r3, #1
 800d0ca:	4413      	add	r3, r2
 800d0cc:	00db      	lsls	r3, r3, #3
 800d0ce:	440b      	add	r3, r1
 800d0d0:	3308      	adds	r3, #8
 800d0d2:	68fa      	ldr	r2, [r7, #12]
 800d0d4:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 800d0d6:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d0da:	4613      	mov	r3, r2
 800d0dc:	005b      	lsls	r3, r3, #1
 800d0de:	4413      	add	r3, r2
 800d0e0:	00db      	lsls	r3, r3, #3
 800d0e2:	3308      	adds	r3, #8
 800d0e4:	4a25      	ldr	r2, [pc, #148]	@ (800d17c <etharp_update_arp_entry+0x148>)
 800d0e6:	4413      	add	r3, r2
 800d0e8:	3304      	adds	r3, #4
 800d0ea:	2206      	movs	r2, #6
 800d0ec:	6879      	ldr	r1, [r7, #4]
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	f002 f921 	bl	800f336 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800d0f4:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d0f8:	4920      	ldr	r1, [pc, #128]	@ (800d17c <etharp_update_arp_entry+0x148>)
 800d0fa:	4613      	mov	r3, r2
 800d0fc:	005b      	lsls	r3, r3, #1
 800d0fe:	4413      	add	r3, r2
 800d100:	00db      	lsls	r3, r3, #3
 800d102:	440b      	add	r3, r1
 800d104:	3312      	adds	r3, #18
 800d106:	2200      	movs	r2, #0
 800d108:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800d10a:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d10e:	491b      	ldr	r1, [pc, #108]	@ (800d17c <etharp_update_arp_entry+0x148>)
 800d110:	4613      	mov	r3, r2
 800d112:	005b      	lsls	r3, r3, #1
 800d114:	4413      	add	r3, r2
 800d116:	00db      	lsls	r3, r3, #3
 800d118:	440b      	add	r3, r1
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d021      	beq.n	800d164 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800d120:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d124:	4915      	ldr	r1, [pc, #84]	@ (800d17c <etharp_update_arp_entry+0x148>)
 800d126:	4613      	mov	r3, r2
 800d128:	005b      	lsls	r3, r3, #1
 800d12a:	4413      	add	r3, r2
 800d12c:	00db      	lsls	r3, r3, #3
 800d12e:	440b      	add	r3, r1
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800d134:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d138:	4910      	ldr	r1, [pc, #64]	@ (800d17c <etharp_update_arp_entry+0x148>)
 800d13a:	4613      	mov	r3, r2
 800d13c:	005b      	lsls	r3, r3, #1
 800d13e:	4413      	add	r3, r2
 800d140:	00db      	lsls	r3, r3, #3
 800d142:	440b      	add	r3, r1
 800d144:	2200      	movs	r2, #0
 800d146:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	f103 0229 	add.w	r2, r3, #41	@ 0x29
 800d14e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d152:	9300      	str	r3, [sp, #0]
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	6939      	ldr	r1, [r7, #16]
 800d158:	68f8      	ldr	r0, [r7, #12]
 800d15a:	f001 ff07 	bl	800ef6c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800d15e:	6938      	ldr	r0, [r7, #16]
 800d160:	f7fa fad0 	bl	8007704 <pbuf_free>
  }
  return ERR_OK;
 800d164:	2300      	movs	r3, #0
}
 800d166:	4618      	mov	r0, r3
 800d168:	3718      	adds	r7, #24
 800d16a:	46bd      	mov	sp, r7
 800d16c:	bd80      	pop	{r7, pc}
 800d16e:	bf00      	nop
 800d170:	080114f0 	.word	0x080114f0
 800d174:	080115e8 	.word	0x080115e8
 800d178:	08011568 	.word	0x08011568
 800d17c:	20008200 	.word	0x20008200

0800d180 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800d180:	b580      	push	{r7, lr}
 800d182:	b084      	sub	sp, #16
 800d184:	af00      	add	r7, sp, #0
 800d186:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d188:	2300      	movs	r3, #0
 800d18a:	73fb      	strb	r3, [r7, #15]
 800d18c:	e01f      	b.n	800d1ce <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 800d18e:	7bfa      	ldrb	r2, [r7, #15]
 800d190:	4913      	ldr	r1, [pc, #76]	@ (800d1e0 <etharp_cleanup_netif+0x60>)
 800d192:	4613      	mov	r3, r2
 800d194:	005b      	lsls	r3, r3, #1
 800d196:	4413      	add	r3, r2
 800d198:	00db      	lsls	r3, r3, #3
 800d19a:	440b      	add	r3, r1
 800d19c:	3314      	adds	r3, #20
 800d19e:	781b      	ldrb	r3, [r3, #0]
 800d1a0:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800d1a2:	7bbb      	ldrb	r3, [r7, #14]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d00f      	beq.n	800d1c8 <etharp_cleanup_netif+0x48>
 800d1a8:	7bfa      	ldrb	r2, [r7, #15]
 800d1aa:	490d      	ldr	r1, [pc, #52]	@ (800d1e0 <etharp_cleanup_netif+0x60>)
 800d1ac:	4613      	mov	r3, r2
 800d1ae:	005b      	lsls	r3, r3, #1
 800d1b0:	4413      	add	r3, r2
 800d1b2:	00db      	lsls	r3, r3, #3
 800d1b4:	440b      	add	r3, r1
 800d1b6:	3308      	adds	r3, #8
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	687a      	ldr	r2, [r7, #4]
 800d1bc:	429a      	cmp	r2, r3
 800d1be:	d103      	bne.n	800d1c8 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 800d1c0:	7bfb      	ldrb	r3, [r7, #15]
 800d1c2:	4618      	mov	r0, r3
 800d1c4:	f7ff fd12 	bl	800cbec <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d1c8:	7bfb      	ldrb	r3, [r7, #15]
 800d1ca:	3301      	adds	r3, #1
 800d1cc:	73fb      	strb	r3, [r7, #15]
 800d1ce:	7bfb      	ldrb	r3, [r7, #15]
 800d1d0:	2b09      	cmp	r3, #9
 800d1d2:	d9dc      	bls.n	800d18e <etharp_cleanup_netif+0xe>
    }
  }
}
 800d1d4:	bf00      	nop
 800d1d6:	bf00      	nop
 800d1d8:	3710      	adds	r7, #16
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	bd80      	pop	{r7, pc}
 800d1de:	bf00      	nop
 800d1e0:	20008200 	.word	0x20008200

0800d1e4 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800d1e4:	b5b0      	push	{r4, r5, r7, lr}
 800d1e6:	b08a      	sub	sp, #40	@ 0x28
 800d1e8:	af04      	add	r7, sp, #16
 800d1ea:	6078      	str	r0, [r7, #4]
 800d1ec:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800d1ee:	683b      	ldr	r3, [r7, #0]
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d107      	bne.n	800d204 <etharp_input+0x20>
 800d1f4:	4b3d      	ldr	r3, [pc, #244]	@ (800d2ec <etharp_input+0x108>)
 800d1f6:	f44f 7222 	mov.w	r2, #648	@ 0x288
 800d1fa:	493d      	ldr	r1, [pc, #244]	@ (800d2f0 <etharp_input+0x10c>)
 800d1fc:	483d      	ldr	r0, [pc, #244]	@ (800d2f4 <etharp_input+0x110>)
 800d1fe:	f001 ffbf 	bl	800f180 <iprintf>
 800d202:	e06f      	b.n	800d2e4 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	685b      	ldr	r3, [r3, #4]
 800d208:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800d20a:	693b      	ldr	r3, [r7, #16]
 800d20c:	881b      	ldrh	r3, [r3, #0]
 800d20e:	b29b      	uxth	r3, r3
 800d210:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d214:	d10c      	bne.n	800d230 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800d216:	693b      	ldr	r3, [r7, #16]
 800d218:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800d21a:	2b06      	cmp	r3, #6
 800d21c:	d108      	bne.n	800d230 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800d21e:	693b      	ldr	r3, [r7, #16]
 800d220:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800d222:	2b04      	cmp	r3, #4
 800d224:	d104      	bne.n	800d230 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800d226:	693b      	ldr	r3, [r7, #16]
 800d228:	885b      	ldrh	r3, [r3, #2]
 800d22a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800d22c:	2b08      	cmp	r3, #8
 800d22e:	d003      	beq.n	800d238 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800d230:	6878      	ldr	r0, [r7, #4]
 800d232:	f7fa fa67 	bl	8007704 <pbuf_free>
    return;
 800d236:	e055      	b.n	800d2e4 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 800d238:	693b      	ldr	r3, [r7, #16]
 800d23a:	330e      	adds	r3, #14
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 800d240:	693b      	ldr	r3, [r7, #16]
 800d242:	3318      	adds	r3, #24
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	3304      	adds	r3, #4
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d102      	bne.n	800d258 <etharp_input+0x74>
    for_us = 0;
 800d252:	2300      	movs	r3, #0
 800d254:	75fb      	strb	r3, [r7, #23]
 800d256:	e009      	b.n	800d26c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800d258:	68ba      	ldr	r2, [r7, #8]
 800d25a:	683b      	ldr	r3, [r7, #0]
 800d25c:	3304      	adds	r3, #4
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	429a      	cmp	r2, r3
 800d262:	bf0c      	ite	eq
 800d264:	2301      	moveq	r3, #1
 800d266:	2300      	movne	r3, #0
 800d268:	b2db      	uxtb	r3, r3
 800d26a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800d26c:	693b      	ldr	r3, [r7, #16]
 800d26e:	f103 0208 	add.w	r2, r3, #8
 800d272:	7dfb      	ldrb	r3, [r7, #23]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d001      	beq.n	800d27c <etharp_input+0x98>
 800d278:	2301      	movs	r3, #1
 800d27a:	e000      	b.n	800d27e <etharp_input+0x9a>
 800d27c:	2302      	movs	r3, #2
 800d27e:	f107 010c 	add.w	r1, r7, #12
 800d282:	6838      	ldr	r0, [r7, #0]
 800d284:	f7ff fed6 	bl	800d034 <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800d288:	693b      	ldr	r3, [r7, #16]
 800d28a:	88db      	ldrh	r3, [r3, #6]
 800d28c:	b29b      	uxth	r3, r3
 800d28e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d292:	d003      	beq.n	800d29c <etharp_input+0xb8>
 800d294:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d298:	d01e      	beq.n	800d2d8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 800d29a:	e020      	b.n	800d2de <etharp_input+0xfa>
    if (for_us) {
 800d29c:	7dfb      	ldrb	r3, [r7, #23]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d01c      	beq.n	800d2dc <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	f103 0029 	add.w	r0, r3, #41	@ 0x29
 800d2a8:	693b      	ldr	r3, [r7, #16]
 800d2aa:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	f103 0529 	add.w	r5, r3, #41	@ 0x29
 800d2b4:	683b      	ldr	r3, [r7, #0]
 800d2b6:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 800d2b8:	693a      	ldr	r2, [r7, #16]
 800d2ba:	3208      	adds	r2, #8
      etharp_raw(netif,
 800d2bc:	2102      	movs	r1, #2
 800d2be:	9103      	str	r1, [sp, #12]
 800d2c0:	f107 010c 	add.w	r1, r7, #12
 800d2c4:	9102      	str	r1, [sp, #8]
 800d2c6:	9201      	str	r2, [sp, #4]
 800d2c8:	9300      	str	r3, [sp, #0]
 800d2ca:	462b      	mov	r3, r5
 800d2cc:	4622      	mov	r2, r4
 800d2ce:	4601      	mov	r1, r0
 800d2d0:	6838      	ldr	r0, [r7, #0]
 800d2d2:	f000 fae1 	bl	800d898 <etharp_raw>
    break;
 800d2d6:	e001      	b.n	800d2dc <etharp_input+0xf8>
    break;
 800d2d8:	bf00      	nop
 800d2da:	e000      	b.n	800d2de <etharp_input+0xfa>
    break;
 800d2dc:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800d2de:	6878      	ldr	r0, [r7, #4]
 800d2e0:	f7fa fa10 	bl	8007704 <pbuf_free>
}
 800d2e4:	3718      	adds	r7, #24
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	bdb0      	pop	{r4, r5, r7, pc}
 800d2ea:	bf00      	nop
 800d2ec:	080114f0 	.word	0x080114f0
 800d2f0:	08011640 	.word	0x08011640
 800d2f4:	08011568 	.word	0x08011568

0800d2f8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	b086      	sub	sp, #24
 800d2fc:	af02      	add	r7, sp, #8
 800d2fe:	60f8      	str	r0, [r7, #12]
 800d300:	60b9      	str	r1, [r7, #8]
 800d302:	4613      	mov	r3, r2
 800d304:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800d306:	79fa      	ldrb	r2, [r7, #7]
 800d308:	4944      	ldr	r1, [pc, #272]	@ (800d41c <etharp_output_to_arp_index+0x124>)
 800d30a:	4613      	mov	r3, r2
 800d30c:	005b      	lsls	r3, r3, #1
 800d30e:	4413      	add	r3, r2
 800d310:	00db      	lsls	r3, r3, #3
 800d312:	440b      	add	r3, r1
 800d314:	3314      	adds	r3, #20
 800d316:	781b      	ldrb	r3, [r3, #0]
 800d318:	2b01      	cmp	r3, #1
 800d31a:	d806      	bhi.n	800d32a <etharp_output_to_arp_index+0x32>
 800d31c:	4b40      	ldr	r3, [pc, #256]	@ (800d420 <etharp_output_to_arp_index+0x128>)
 800d31e:	f44f 723b 	mov.w	r2, #748	@ 0x2ec
 800d322:	4940      	ldr	r1, [pc, #256]	@ (800d424 <etharp_output_to_arp_index+0x12c>)
 800d324:	4840      	ldr	r0, [pc, #256]	@ (800d428 <etharp_output_to_arp_index+0x130>)
 800d326:	f001 ff2b 	bl	800f180 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800d32a:	79fa      	ldrb	r2, [r7, #7]
 800d32c:	493b      	ldr	r1, [pc, #236]	@ (800d41c <etharp_output_to_arp_index+0x124>)
 800d32e:	4613      	mov	r3, r2
 800d330:	005b      	lsls	r3, r3, #1
 800d332:	4413      	add	r3, r2
 800d334:	00db      	lsls	r3, r3, #3
 800d336:	440b      	add	r3, r1
 800d338:	3314      	adds	r3, #20
 800d33a:	781b      	ldrb	r3, [r3, #0]
 800d33c:	2b02      	cmp	r3, #2
 800d33e:	d153      	bne.n	800d3e8 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800d340:	79fa      	ldrb	r2, [r7, #7]
 800d342:	4936      	ldr	r1, [pc, #216]	@ (800d41c <etharp_output_to_arp_index+0x124>)
 800d344:	4613      	mov	r3, r2
 800d346:	005b      	lsls	r3, r3, #1
 800d348:	4413      	add	r3, r2
 800d34a:	00db      	lsls	r3, r3, #3
 800d34c:	440b      	add	r3, r1
 800d34e:	3312      	adds	r3, #18
 800d350:	881b      	ldrh	r3, [r3, #0]
 800d352:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 800d356:	d919      	bls.n	800d38c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800d358:	79fa      	ldrb	r2, [r7, #7]
 800d35a:	4613      	mov	r3, r2
 800d35c:	005b      	lsls	r3, r3, #1
 800d35e:	4413      	add	r3, r2
 800d360:	00db      	lsls	r3, r3, #3
 800d362:	4a2e      	ldr	r2, [pc, #184]	@ (800d41c <etharp_output_to_arp_index+0x124>)
 800d364:	4413      	add	r3, r2
 800d366:	3304      	adds	r3, #4
 800d368:	4619      	mov	r1, r3
 800d36a:	68f8      	ldr	r0, [r7, #12]
 800d36c:	f000 fb42 	bl	800d9f4 <etharp_request>
 800d370:	4603      	mov	r3, r0
 800d372:	2b00      	cmp	r3, #0
 800d374:	d138      	bne.n	800d3e8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800d376:	79fa      	ldrb	r2, [r7, #7]
 800d378:	4928      	ldr	r1, [pc, #160]	@ (800d41c <etharp_output_to_arp_index+0x124>)
 800d37a:	4613      	mov	r3, r2
 800d37c:	005b      	lsls	r3, r3, #1
 800d37e:	4413      	add	r3, r2
 800d380:	00db      	lsls	r3, r3, #3
 800d382:	440b      	add	r3, r1
 800d384:	3314      	adds	r3, #20
 800d386:	2203      	movs	r2, #3
 800d388:	701a      	strb	r2, [r3, #0]
 800d38a:	e02d      	b.n	800d3e8 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800d38c:	79fa      	ldrb	r2, [r7, #7]
 800d38e:	4923      	ldr	r1, [pc, #140]	@ (800d41c <etharp_output_to_arp_index+0x124>)
 800d390:	4613      	mov	r3, r2
 800d392:	005b      	lsls	r3, r3, #1
 800d394:	4413      	add	r3, r2
 800d396:	00db      	lsls	r3, r3, #3
 800d398:	440b      	add	r3, r1
 800d39a:	3312      	adds	r3, #18
 800d39c:	881b      	ldrh	r3, [r3, #0]
 800d39e:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800d3a2:	d321      	bcc.n	800d3e8 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800d3a4:	79fa      	ldrb	r2, [r7, #7]
 800d3a6:	4613      	mov	r3, r2
 800d3a8:	005b      	lsls	r3, r3, #1
 800d3aa:	4413      	add	r3, r2
 800d3ac:	00db      	lsls	r3, r3, #3
 800d3ae:	4a1b      	ldr	r2, [pc, #108]	@ (800d41c <etharp_output_to_arp_index+0x124>)
 800d3b0:	4413      	add	r3, r2
 800d3b2:	1d19      	adds	r1, r3, #4
 800d3b4:	79fa      	ldrb	r2, [r7, #7]
 800d3b6:	4613      	mov	r3, r2
 800d3b8:	005b      	lsls	r3, r3, #1
 800d3ba:	4413      	add	r3, r2
 800d3bc:	00db      	lsls	r3, r3, #3
 800d3be:	3308      	adds	r3, #8
 800d3c0:	4a16      	ldr	r2, [pc, #88]	@ (800d41c <etharp_output_to_arp_index+0x124>)
 800d3c2:	4413      	add	r3, r2
 800d3c4:	3304      	adds	r3, #4
 800d3c6:	461a      	mov	r2, r3
 800d3c8:	68f8      	ldr	r0, [r7, #12]
 800d3ca:	f000 faf1 	bl	800d9b0 <etharp_request_dst>
 800d3ce:	4603      	mov	r3, r0
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d109      	bne.n	800d3e8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800d3d4:	79fa      	ldrb	r2, [r7, #7]
 800d3d6:	4911      	ldr	r1, [pc, #68]	@ (800d41c <etharp_output_to_arp_index+0x124>)
 800d3d8:	4613      	mov	r3, r2
 800d3da:	005b      	lsls	r3, r3, #1
 800d3dc:	4413      	add	r3, r2
 800d3de:	00db      	lsls	r3, r3, #3
 800d3e0:	440b      	add	r3, r1
 800d3e2:	3314      	adds	r3, #20
 800d3e4:	2203      	movs	r2, #3
 800d3e6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	f103 0129 	add.w	r1, r3, #41	@ 0x29
 800d3ee:	79fa      	ldrb	r2, [r7, #7]
 800d3f0:	4613      	mov	r3, r2
 800d3f2:	005b      	lsls	r3, r3, #1
 800d3f4:	4413      	add	r3, r2
 800d3f6:	00db      	lsls	r3, r3, #3
 800d3f8:	3308      	adds	r3, #8
 800d3fa:	4a08      	ldr	r2, [pc, #32]	@ (800d41c <etharp_output_to_arp_index+0x124>)
 800d3fc:	4413      	add	r3, r2
 800d3fe:	3304      	adds	r3, #4
 800d400:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d404:	9200      	str	r2, [sp, #0]
 800d406:	460a      	mov	r2, r1
 800d408:	68b9      	ldr	r1, [r7, #8]
 800d40a:	68f8      	ldr	r0, [r7, #12]
 800d40c:	f001 fdae 	bl	800ef6c <ethernet_output>
 800d410:	4603      	mov	r3, r0
}
 800d412:	4618      	mov	r0, r3
 800d414:	3710      	adds	r7, #16
 800d416:	46bd      	mov	sp, r7
 800d418:	bd80      	pop	{r7, pc}
 800d41a:	bf00      	nop
 800d41c:	20008200 	.word	0x20008200
 800d420:	080114f0 	.word	0x080114f0
 800d424:	08011660 	.word	0x08011660
 800d428:	08011568 	.word	0x08011568

0800d42c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800d42c:	b580      	push	{r7, lr}
 800d42e:	b08a      	sub	sp, #40	@ 0x28
 800d430:	af02      	add	r7, sp, #8
 800d432:	60f8      	str	r0, [r7, #12]
 800d434:	60b9      	str	r1, [r7, #8]
 800d436:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d106      	bne.n	800d450 <etharp_output+0x24>
 800d442:	4b69      	ldr	r3, [pc, #420]	@ (800d5e8 <etharp_output+0x1bc>)
 800d444:	f240 321b 	movw	r2, #795	@ 0x31b
 800d448:	4968      	ldr	r1, [pc, #416]	@ (800d5ec <etharp_output+0x1c0>)
 800d44a:	4869      	ldr	r0, [pc, #420]	@ (800d5f0 <etharp_output+0x1c4>)
 800d44c:	f001 fe98 	bl	800f180 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800d450:	68bb      	ldr	r3, [r7, #8]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d106      	bne.n	800d464 <etharp_output+0x38>
 800d456:	4b64      	ldr	r3, [pc, #400]	@ (800d5e8 <etharp_output+0x1bc>)
 800d458:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800d45c:	4965      	ldr	r1, [pc, #404]	@ (800d5f4 <etharp_output+0x1c8>)
 800d45e:	4864      	ldr	r0, [pc, #400]	@ (800d5f0 <etharp_output+0x1c4>)
 800d460:	f001 fe8e 	bl	800f180 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d106      	bne.n	800d478 <etharp_output+0x4c>
 800d46a:	4b5f      	ldr	r3, [pc, #380]	@ (800d5e8 <etharp_output+0x1bc>)
 800d46c:	f240 321d 	movw	r2, #797	@ 0x31d
 800d470:	4961      	ldr	r1, [pc, #388]	@ (800d5f8 <etharp_output+0x1cc>)
 800d472:	485f      	ldr	r0, [pc, #380]	@ (800d5f0 <etharp_output+0x1c4>)
 800d474:	f001 fe84 	bl	800f180 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	68f9      	ldr	r1, [r7, #12]
 800d47e:	4618      	mov	r0, r3
 800d480:	f000 fed2 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800d484:	4603      	mov	r3, r0
 800d486:	2b00      	cmp	r3, #0
 800d488:	d002      	beq.n	800d490 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800d48a:	4b5c      	ldr	r3, [pc, #368]	@ (800d5fc <etharp_output+0x1d0>)
 800d48c:	61fb      	str	r3, [r7, #28]
 800d48e:	e09b      	b.n	800d5c8 <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d498:	2be0      	cmp	r3, #224	@ 0xe0
 800d49a:	d118      	bne.n	800d4ce <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800d49c:	2301      	movs	r3, #1
 800d49e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800d4a4:	235e      	movs	r3, #94	@ 0x5e
 800d4a6:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	3301      	adds	r3, #1
 800d4ac:	781b      	ldrb	r3, [r3, #0]
 800d4ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d4b2:	b2db      	uxtb	r3, r3
 800d4b4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	3302      	adds	r3, #2
 800d4ba:	781b      	ldrb	r3, [r3, #0]
 800d4bc:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	3303      	adds	r3, #3
 800d4c2:	781b      	ldrb	r3, [r3, #0]
 800d4c4:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800d4c6:	f107 0310 	add.w	r3, r7, #16
 800d4ca:	61fb      	str	r3, [r7, #28]
 800d4cc:	e07c      	b.n	800d5c8 <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681a      	ldr	r2, [r3, #0]
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	3304      	adds	r3, #4
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	405a      	eors	r2, r3
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	3308      	adds	r3, #8
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	4013      	ands	r3, r2
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d012      	beq.n	800d50c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800d4ec:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 800d4f0:	4293      	cmp	r3, r2
 800d4f2:	d00b      	beq.n	800d50c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	330c      	adds	r3, #12
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d003      	beq.n	800d506 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	330c      	adds	r3, #12
 800d502:	61bb      	str	r3, [r7, #24]
 800d504:	e002      	b.n	800d50c <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800d506:	f06f 0303 	mvn.w	r3, #3
 800d50a:	e069      	b.n	800d5e0 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800d50c:	4b3c      	ldr	r3, [pc, #240]	@ (800d600 <etharp_output+0x1d4>)
 800d50e:	781b      	ldrb	r3, [r3, #0]
 800d510:	4619      	mov	r1, r3
 800d512:	4a3c      	ldr	r2, [pc, #240]	@ (800d604 <etharp_output+0x1d8>)
 800d514:	460b      	mov	r3, r1
 800d516:	005b      	lsls	r3, r3, #1
 800d518:	440b      	add	r3, r1
 800d51a:	00db      	lsls	r3, r3, #3
 800d51c:	4413      	add	r3, r2
 800d51e:	3314      	adds	r3, #20
 800d520:	781b      	ldrb	r3, [r3, #0]
 800d522:	2b01      	cmp	r3, #1
 800d524:	d917      	bls.n	800d556 <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800d526:	69bb      	ldr	r3, [r7, #24]
 800d528:	681a      	ldr	r2, [r3, #0]
 800d52a:	4b35      	ldr	r3, [pc, #212]	@ (800d600 <etharp_output+0x1d4>)
 800d52c:	781b      	ldrb	r3, [r3, #0]
 800d52e:	4618      	mov	r0, r3
 800d530:	4934      	ldr	r1, [pc, #208]	@ (800d604 <etharp_output+0x1d8>)
 800d532:	4603      	mov	r3, r0
 800d534:	005b      	lsls	r3, r3, #1
 800d536:	4403      	add	r3, r0
 800d538:	00db      	lsls	r3, r3, #3
 800d53a:	440b      	add	r3, r1
 800d53c:	3304      	adds	r3, #4
 800d53e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800d540:	429a      	cmp	r2, r3
 800d542:	d108      	bne.n	800d556 <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800d544:	4b2e      	ldr	r3, [pc, #184]	@ (800d600 <etharp_output+0x1d4>)
 800d546:	781b      	ldrb	r3, [r3, #0]
 800d548:	461a      	mov	r2, r3
 800d54a:	68b9      	ldr	r1, [r7, #8]
 800d54c:	68f8      	ldr	r0, [r7, #12]
 800d54e:	f7ff fed3 	bl	800d2f8 <etharp_output_to_arp_index>
 800d552:	4603      	mov	r3, r0
 800d554:	e044      	b.n	800d5e0 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800d556:	2300      	movs	r3, #0
 800d558:	75fb      	strb	r3, [r7, #23]
 800d55a:	e02a      	b.n	800d5b2 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800d55c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d560:	4928      	ldr	r1, [pc, #160]	@ (800d604 <etharp_output+0x1d8>)
 800d562:	4613      	mov	r3, r2
 800d564:	005b      	lsls	r3, r3, #1
 800d566:	4413      	add	r3, r2
 800d568:	00db      	lsls	r3, r3, #3
 800d56a:	440b      	add	r3, r1
 800d56c:	3314      	adds	r3, #20
 800d56e:	781b      	ldrb	r3, [r3, #0]
 800d570:	2b01      	cmp	r3, #1
 800d572:	d918      	bls.n	800d5a6 <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800d574:	69bb      	ldr	r3, [r7, #24]
 800d576:	6819      	ldr	r1, [r3, #0]
 800d578:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800d57c:	4821      	ldr	r0, [pc, #132]	@ (800d604 <etharp_output+0x1d8>)
 800d57e:	4613      	mov	r3, r2
 800d580:	005b      	lsls	r3, r3, #1
 800d582:	4413      	add	r3, r2
 800d584:	00db      	lsls	r3, r3, #3
 800d586:	4403      	add	r3, r0
 800d588:	3304      	adds	r3, #4
 800d58a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800d58c:	4299      	cmp	r1, r3
 800d58e:	d10a      	bne.n	800d5a6 <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 800d590:	7dfa      	ldrb	r2, [r7, #23]
 800d592:	4b1b      	ldr	r3, [pc, #108]	@ (800d600 <etharp_output+0x1d4>)
 800d594:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800d596:	7dfb      	ldrb	r3, [r7, #23]
 800d598:	461a      	mov	r2, r3
 800d59a:	68b9      	ldr	r1, [r7, #8]
 800d59c:	68f8      	ldr	r0, [r7, #12]
 800d59e:	f7ff feab 	bl	800d2f8 <etharp_output_to_arp_index>
 800d5a2:	4603      	mov	r3, r0
 800d5a4:	e01c      	b.n	800d5e0 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800d5a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d5aa:	b2db      	uxtb	r3, r3
 800d5ac:	3301      	adds	r3, #1
 800d5ae:	b2db      	uxtb	r3, r3
 800d5b0:	75fb      	strb	r3, [r7, #23]
 800d5b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d5b6:	2b09      	cmp	r3, #9
 800d5b8:	ddd0      	ble.n	800d55c <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800d5ba:	68ba      	ldr	r2, [r7, #8]
 800d5bc:	69b9      	ldr	r1, [r7, #24]
 800d5be:	68f8      	ldr	r0, [r7, #12]
 800d5c0:	f000 f822 	bl	800d608 <etharp_query>
 800d5c4:	4603      	mov	r3, r0
 800d5c6:	e00b      	b.n	800d5e0 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	f103 0229 	add.w	r2, r3, #41	@ 0x29
 800d5ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d5d2:	9300      	str	r3, [sp, #0]
 800d5d4:	69fb      	ldr	r3, [r7, #28]
 800d5d6:	68b9      	ldr	r1, [r7, #8]
 800d5d8:	68f8      	ldr	r0, [r7, #12]
 800d5da:	f001 fcc7 	bl	800ef6c <ethernet_output>
 800d5de:	4603      	mov	r3, r0
}
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	3720      	adds	r7, #32
 800d5e4:	46bd      	mov	sp, r7
 800d5e6:	bd80      	pop	{r7, pc}
 800d5e8:	080114f0 	.word	0x080114f0
 800d5ec:	08011640 	.word	0x08011640
 800d5f0:	08011568 	.word	0x08011568
 800d5f4:	08011690 	.word	0x08011690
 800d5f8:	08011630 	.word	0x08011630
 800d5fc:	08011c78 	.word	0x08011c78
 800d600:	200082f0 	.word	0x200082f0
 800d604:	20008200 	.word	0x20008200

0800d608 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800d608:	b580      	push	{r7, lr}
 800d60a:	b08c      	sub	sp, #48	@ 0x30
 800d60c:	af02      	add	r7, sp, #8
 800d60e:	60f8      	str	r0, [r7, #12]
 800d610:	60b9      	str	r1, [r7, #8]
 800d612:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	3329      	adds	r3, #41	@ 0x29
 800d618:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800d61a:	23ff      	movs	r3, #255	@ 0xff
 800d61c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 800d620:	2300      	movs	r3, #0
 800d622:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800d624:	68bb      	ldr	r3, [r7, #8]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	68f9      	ldr	r1, [r7, #12]
 800d62a:	4618      	mov	r0, r3
 800d62c:	f000 fdfc 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800d630:	4603      	mov	r3, r0
 800d632:	2b00      	cmp	r3, #0
 800d634:	d10c      	bne.n	800d650 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800d636:	68bb      	ldr	r3, [r7, #8]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800d63e:	2be0      	cmp	r3, #224	@ 0xe0
 800d640:	d006      	beq.n	800d650 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800d642:	68bb      	ldr	r3, [r7, #8]
 800d644:	2b00      	cmp	r3, #0
 800d646:	d003      	beq.n	800d650 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800d648:	68bb      	ldr	r3, [r7, #8]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d102      	bne.n	800d656 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800d650:	f06f 030f 	mvn.w	r3, #15
 800d654:	e10e      	b.n	800d874 <etharp_query+0x26c>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800d656:	68fa      	ldr	r2, [r7, #12]
 800d658:	2101      	movs	r1, #1
 800d65a:	68b8      	ldr	r0, [r7, #8]
 800d65c:	f7ff fba0 	bl	800cda0 <etharp_find_entry>
 800d660:	4603      	mov	r3, r0
 800d662:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 800d664:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	da02      	bge.n	800d672 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 800d66c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d670:	e100      	b.n	800d874 <etharp_query+0x26c>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800d672:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d676:	4981      	ldr	r1, [pc, #516]	@ (800d87c <etharp_query+0x274>)
 800d678:	4613      	mov	r3, r2
 800d67a:	005b      	lsls	r3, r3, #1
 800d67c:	4413      	add	r3, r2
 800d67e:	00db      	lsls	r3, r3, #3
 800d680:	440b      	add	r3, r1
 800d682:	3314      	adds	r3, #20
 800d684:	781b      	ldrb	r3, [r3, #0]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d117      	bne.n	800d6ba <etharp_query+0xb2>
    is_new_entry = 1;
 800d68a:	2301      	movs	r3, #1
 800d68c:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800d68e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d692:	497a      	ldr	r1, [pc, #488]	@ (800d87c <etharp_query+0x274>)
 800d694:	4613      	mov	r3, r2
 800d696:	005b      	lsls	r3, r3, #1
 800d698:	4413      	add	r3, r2
 800d69a:	00db      	lsls	r3, r3, #3
 800d69c:	440b      	add	r3, r1
 800d69e:	3314      	adds	r3, #20
 800d6a0:	2201      	movs	r2, #1
 800d6a2:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800d6a4:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d6a8:	4974      	ldr	r1, [pc, #464]	@ (800d87c <etharp_query+0x274>)
 800d6aa:	4613      	mov	r3, r2
 800d6ac:	005b      	lsls	r3, r3, #1
 800d6ae:	4413      	add	r3, r2
 800d6b0:	00db      	lsls	r3, r3, #3
 800d6b2:	440b      	add	r3, r1
 800d6b4:	3308      	adds	r3, #8
 800d6b6:	68fa      	ldr	r2, [r7, #12]
 800d6b8:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800d6ba:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d6be:	496f      	ldr	r1, [pc, #444]	@ (800d87c <etharp_query+0x274>)
 800d6c0:	4613      	mov	r3, r2
 800d6c2:	005b      	lsls	r3, r3, #1
 800d6c4:	4413      	add	r3, r2
 800d6c6:	00db      	lsls	r3, r3, #3
 800d6c8:	440b      	add	r3, r1
 800d6ca:	3314      	adds	r3, #20
 800d6cc:	781b      	ldrb	r3, [r3, #0]
 800d6ce:	2b01      	cmp	r3, #1
 800d6d0:	d012      	beq.n	800d6f8 <etharp_query+0xf0>
 800d6d2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d6d6:	4969      	ldr	r1, [pc, #420]	@ (800d87c <etharp_query+0x274>)
 800d6d8:	4613      	mov	r3, r2
 800d6da:	005b      	lsls	r3, r3, #1
 800d6dc:	4413      	add	r3, r2
 800d6de:	00db      	lsls	r3, r3, #3
 800d6e0:	440b      	add	r3, r1
 800d6e2:	3314      	adds	r3, #20
 800d6e4:	781b      	ldrb	r3, [r3, #0]
 800d6e6:	2b01      	cmp	r3, #1
 800d6e8:	d806      	bhi.n	800d6f8 <etharp_query+0xf0>
 800d6ea:	4b65      	ldr	r3, [pc, #404]	@ (800d880 <etharp_query+0x278>)
 800d6ec:	f240 32c7 	movw	r2, #967	@ 0x3c7
 800d6f0:	4964      	ldr	r1, [pc, #400]	@ (800d884 <etharp_query+0x27c>)
 800d6f2:	4865      	ldr	r0, [pc, #404]	@ (800d888 <etharp_query+0x280>)
 800d6f4:	f001 fd44 	bl	800f180 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800d6f8:	6a3b      	ldr	r3, [r7, #32]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d102      	bne.n	800d704 <etharp_query+0xfc>
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d10c      	bne.n	800d71e <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800d704:	68b9      	ldr	r1, [r7, #8]
 800d706:	68f8      	ldr	r0, [r7, #12]
 800d708:	f000 f974 	bl	800d9f4 <etharp_request>
 800d70c:	4603      	mov	r3, r0
 800d70e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	2b00      	cmp	r3, #0
 800d716:	d102      	bne.n	800d71e <etharp_query+0x116>
      return result;
 800d718:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d71c:	e0aa      	b.n	800d874 <etharp_query+0x26c>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	2b00      	cmp	r3, #0
 800d722:	d106      	bne.n	800d732 <etharp_query+0x12a>
 800d724:	4b56      	ldr	r3, [pc, #344]	@ (800d880 <etharp_query+0x278>)
 800d726:	f240 32db 	movw	r2, #987	@ 0x3db
 800d72a:	4958      	ldr	r1, [pc, #352]	@ (800d88c <etharp_query+0x284>)
 800d72c:	4856      	ldr	r0, [pc, #344]	@ (800d888 <etharp_query+0x280>)
 800d72e:	f001 fd27 	bl	800f180 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800d732:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d736:	4951      	ldr	r1, [pc, #324]	@ (800d87c <etharp_query+0x274>)
 800d738:	4613      	mov	r3, r2
 800d73a:	005b      	lsls	r3, r3, #1
 800d73c:	4413      	add	r3, r2
 800d73e:	00db      	lsls	r3, r3, #3
 800d740:	440b      	add	r3, r1
 800d742:	3314      	adds	r3, #20
 800d744:	781b      	ldrb	r3, [r3, #0]
 800d746:	2b01      	cmp	r3, #1
 800d748:	d918      	bls.n	800d77c <etharp_query+0x174>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 800d74a:	7cfa      	ldrb	r2, [r7, #19]
 800d74c:	4b50      	ldr	r3, [pc, #320]	@ (800d890 <etharp_query+0x288>)
 800d74e:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800d750:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d754:	4613      	mov	r3, r2
 800d756:	005b      	lsls	r3, r3, #1
 800d758:	4413      	add	r3, r2
 800d75a:	00db      	lsls	r3, r3, #3
 800d75c:	3308      	adds	r3, #8
 800d75e:	4a47      	ldr	r2, [pc, #284]	@ (800d87c <etharp_query+0x274>)
 800d760:	4413      	add	r3, r2
 800d762:	3304      	adds	r3, #4
 800d764:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d768:	9200      	str	r2, [sp, #0]
 800d76a:	697a      	ldr	r2, [r7, #20]
 800d76c:	6879      	ldr	r1, [r7, #4]
 800d76e:	68f8      	ldr	r0, [r7, #12]
 800d770:	f001 fbfc 	bl	800ef6c <ethernet_output>
 800d774:	4603      	mov	r3, r0
 800d776:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d77a:	e079      	b.n	800d870 <etharp_query+0x268>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800d77c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d780:	493e      	ldr	r1, [pc, #248]	@ (800d87c <etharp_query+0x274>)
 800d782:	4613      	mov	r3, r2
 800d784:	005b      	lsls	r3, r3, #1
 800d786:	4413      	add	r3, r2
 800d788:	00db      	lsls	r3, r3, #3
 800d78a:	440b      	add	r3, r1
 800d78c:	3314      	adds	r3, #20
 800d78e:	781b      	ldrb	r3, [r3, #0]
 800d790:	2b01      	cmp	r3, #1
 800d792:	d16d      	bne.n	800d870 <etharp_query+0x268>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800d794:	2300      	movs	r3, #0
 800d796:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	61fb      	str	r3, [r7, #28]
    while (p) {
 800d79c:	e01a      	b.n	800d7d4 <etharp_query+0x1cc>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800d79e:	69fb      	ldr	r3, [r7, #28]
 800d7a0:	895a      	ldrh	r2, [r3, #10]
 800d7a2:	69fb      	ldr	r3, [r7, #28]
 800d7a4:	891b      	ldrh	r3, [r3, #8]
 800d7a6:	429a      	cmp	r2, r3
 800d7a8:	d10a      	bne.n	800d7c0 <etharp_query+0x1b8>
 800d7aa:	69fb      	ldr	r3, [r7, #28]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d006      	beq.n	800d7c0 <etharp_query+0x1b8>
 800d7b2:	4b33      	ldr	r3, [pc, #204]	@ (800d880 <etharp_query+0x278>)
 800d7b4:	f44f 727b 	mov.w	r2, #1004	@ 0x3ec
 800d7b8:	4936      	ldr	r1, [pc, #216]	@ (800d894 <etharp_query+0x28c>)
 800d7ba:	4833      	ldr	r0, [pc, #204]	@ (800d888 <etharp_query+0x280>)
 800d7bc:	f001 fce0 	bl	800f180 <iprintf>
      if (p->type != PBUF_ROM) {
 800d7c0:	69fb      	ldr	r3, [r7, #28]
 800d7c2:	7b1b      	ldrb	r3, [r3, #12]
 800d7c4:	2b01      	cmp	r3, #1
 800d7c6:	d002      	beq.n	800d7ce <etharp_query+0x1c6>
        copy_needed = 1;
 800d7c8:	2301      	movs	r3, #1
 800d7ca:	61bb      	str	r3, [r7, #24]
        break;
 800d7cc:	e005      	b.n	800d7da <etharp_query+0x1d2>
      }
      p = p->next;
 800d7ce:	69fb      	ldr	r3, [r7, #28]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	61fb      	str	r3, [r7, #28]
    while (p) {
 800d7d4:	69fb      	ldr	r3, [r7, #28]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d1e1      	bne.n	800d79e <etharp_query+0x196>
    }
    if (copy_needed) {
 800d7da:	69bb      	ldr	r3, [r7, #24]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d017      	beq.n	800d810 <etharp_query+0x208>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 800d7e0:	69fb      	ldr	r3, [r7, #28]
 800d7e2:	891b      	ldrh	r3, [r3, #8]
 800d7e4:	2200      	movs	r2, #0
 800d7e6:	4619      	mov	r1, r3
 800d7e8:	2002      	movs	r0, #2
 800d7ea:	f7f9 fc13 	bl	8007014 <pbuf_alloc>
 800d7ee:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 800d7f0:	69fb      	ldr	r3, [r7, #28]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d011      	beq.n	800d81a <etharp_query+0x212>
        if (pbuf_copy(p, q) != ERR_OK) {
 800d7f6:	6879      	ldr	r1, [r7, #4]
 800d7f8:	69f8      	ldr	r0, [r7, #28]
 800d7fa:	f7fa f8b5 	bl	8007968 <pbuf_copy>
 800d7fe:	4603      	mov	r3, r0
 800d800:	2b00      	cmp	r3, #0
 800d802:	d00a      	beq.n	800d81a <etharp_query+0x212>
          pbuf_free(p);
 800d804:	69f8      	ldr	r0, [r7, #28]
 800d806:	f7f9 ff7d 	bl	8007704 <pbuf_free>
          p = NULL;
 800d80a:	2300      	movs	r3, #0
 800d80c:	61fb      	str	r3, [r7, #28]
 800d80e:	e004      	b.n	800d81a <etharp_query+0x212>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 800d814:	69f8      	ldr	r0, [r7, #28]
 800d816:	f7fa f81f 	bl	8007858 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 800d81a:	69fb      	ldr	r3, [r7, #28]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d024      	beq.n	800d86a <etharp_query+0x262>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 800d820:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d824:	4915      	ldr	r1, [pc, #84]	@ (800d87c <etharp_query+0x274>)
 800d826:	4613      	mov	r3, r2
 800d828:	005b      	lsls	r3, r3, #1
 800d82a:	4413      	add	r3, r2
 800d82c:	00db      	lsls	r3, r3, #3
 800d82e:	440b      	add	r3, r1
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	2b00      	cmp	r3, #0
 800d834:	d00b      	beq.n	800d84e <etharp_query+0x246>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 800d836:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d83a:	4910      	ldr	r1, [pc, #64]	@ (800d87c <etharp_query+0x274>)
 800d83c:	4613      	mov	r3, r2
 800d83e:	005b      	lsls	r3, r3, #1
 800d840:	4413      	add	r3, r2
 800d842:	00db      	lsls	r3, r3, #3
 800d844:	440b      	add	r3, r1
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	4618      	mov	r0, r3
 800d84a:	f7f9 ff5b 	bl	8007704 <pbuf_free>
      }
      arp_table[i].q = p;
 800d84e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800d852:	490a      	ldr	r1, [pc, #40]	@ (800d87c <etharp_query+0x274>)
 800d854:	4613      	mov	r3, r2
 800d856:	005b      	lsls	r3, r3, #1
 800d858:	4413      	add	r3, r2
 800d85a:	00db      	lsls	r3, r3, #3
 800d85c:	440b      	add	r3, r1
 800d85e:	69fa      	ldr	r2, [r7, #28]
 800d860:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 800d862:	2300      	movs	r3, #0
 800d864:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d868:	e002      	b.n	800d870 <etharp_query+0x268>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800d86a:	23ff      	movs	r3, #255	@ 0xff
 800d86c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 800d870:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800d874:	4618      	mov	r0, r3
 800d876:	3728      	adds	r7, #40	@ 0x28
 800d878:	46bd      	mov	sp, r7
 800d87a:	bd80      	pop	{r7, pc}
 800d87c:	20008200 	.word	0x20008200
 800d880:	080114f0 	.word	0x080114f0
 800d884:	0801169c 	.word	0x0801169c
 800d888:	08011568 	.word	0x08011568
 800d88c:	08011690 	.word	0x08011690
 800d890:	200082f0 	.word	0x200082f0
 800d894:	080116c4 	.word	0x080116c4

0800d898 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b08a      	sub	sp, #40	@ 0x28
 800d89c:	af02      	add	r7, sp, #8
 800d89e:	60f8      	str	r0, [r7, #12]
 800d8a0:	60b9      	str	r1, [r7, #8]
 800d8a2:	607a      	str	r2, [r7, #4]
 800d8a4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d106      	bne.n	800d8be <etharp_raw+0x26>
 800d8b0:	4b3a      	ldr	r3, [pc, #232]	@ (800d99c <etharp_raw+0x104>)
 800d8b2:	f44f 628b 	mov.w	r2, #1112	@ 0x458
 800d8b6:	493a      	ldr	r1, [pc, #232]	@ (800d9a0 <etharp_raw+0x108>)
 800d8b8:	483a      	ldr	r0, [pc, #232]	@ (800d9a4 <etharp_raw+0x10c>)
 800d8ba:	f001 fc61 	bl	800f180 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800d8be:	2200      	movs	r2, #0
 800d8c0:	211c      	movs	r1, #28
 800d8c2:	2002      	movs	r0, #2
 800d8c4:	f7f9 fba6 	bl	8007014 <pbuf_alloc>
 800d8c8:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800d8ca:	69bb      	ldr	r3, [r7, #24]
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d102      	bne.n	800d8d6 <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800d8d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d8d4:	e05d      	b.n	800d992 <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800d8d6:	69bb      	ldr	r3, [r7, #24]
 800d8d8:	895b      	ldrh	r3, [r3, #10]
 800d8da:	2b1b      	cmp	r3, #27
 800d8dc:	d806      	bhi.n	800d8ec <etharp_raw+0x54>
 800d8de:	4b2f      	ldr	r3, [pc, #188]	@ (800d99c <etharp_raw+0x104>)
 800d8e0:	f240 4263 	movw	r2, #1123	@ 0x463
 800d8e4:	4930      	ldr	r1, [pc, #192]	@ (800d9a8 <etharp_raw+0x110>)
 800d8e6:	482f      	ldr	r0, [pc, #188]	@ (800d9a4 <etharp_raw+0x10c>)
 800d8e8:	f001 fc4a 	bl	800f180 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800d8ec:	69bb      	ldr	r3, [r7, #24]
 800d8ee:	685b      	ldr	r3, [r3, #4]
 800d8f0:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800d8f2:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800d8f4:	4618      	mov	r0, r3
 800d8f6:	f7f8 fd32 	bl	800635e <lwip_htons>
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	461a      	mov	r2, r3
 800d8fe:	697b      	ldr	r3, [r7, #20]
 800d900:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d908:	2b06      	cmp	r3, #6
 800d90a:	d006      	beq.n	800d91a <etharp_raw+0x82>
 800d90c:	4b23      	ldr	r3, [pc, #140]	@ (800d99c <etharp_raw+0x104>)
 800d90e:	f240 426a 	movw	r2, #1130	@ 0x46a
 800d912:	4926      	ldr	r1, [pc, #152]	@ (800d9ac <etharp_raw+0x114>)
 800d914:	4823      	ldr	r0, [pc, #140]	@ (800d9a4 <etharp_raw+0x10c>)
 800d916:	f001 fc33 	bl	800f180 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 800d91a:	697b      	ldr	r3, [r7, #20]
 800d91c:	3308      	adds	r3, #8
 800d91e:	2206      	movs	r2, #6
 800d920:	6839      	ldr	r1, [r7, #0]
 800d922:	4618      	mov	r0, r3
 800d924:	f001 fd07 	bl	800f336 <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 800d928:	697b      	ldr	r3, [r7, #20]
 800d92a:	3312      	adds	r3, #18
 800d92c:	2206      	movs	r2, #6
 800d92e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d930:	4618      	mov	r0, r3
 800d932:	f001 fd00 	bl	800f336 <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 800d936:	697b      	ldr	r3, [r7, #20]
 800d938:	330e      	adds	r3, #14
 800d93a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d93c:	6812      	ldr	r2, [r2, #0]
 800d93e:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 800d940:	697b      	ldr	r3, [r7, #20]
 800d942:	3318      	adds	r3, #24
 800d944:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d946:	6812      	ldr	r2, [r2, #0]
 800d948:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 800d94a:	697b      	ldr	r3, [r7, #20]
 800d94c:	2200      	movs	r2, #0
 800d94e:	701a      	strb	r2, [r3, #0]
 800d950:	2200      	movs	r2, #0
 800d952:	f042 0201 	orr.w	r2, r2, #1
 800d956:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800d958:	697b      	ldr	r3, [r7, #20]
 800d95a:	2200      	movs	r2, #0
 800d95c:	f042 0208 	orr.w	r2, r2, #8
 800d960:	709a      	strb	r2, [r3, #2]
 800d962:	2200      	movs	r2, #0
 800d964:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800d966:	697b      	ldr	r3, [r7, #20]
 800d968:	2206      	movs	r2, #6
 800d96a:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800d96c:	697b      	ldr	r3, [r7, #20]
 800d96e:	2204      	movs	r2, #4
 800d970:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800d972:	f640 0306 	movw	r3, #2054	@ 0x806
 800d976:	9300      	str	r3, [sp, #0]
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	68ba      	ldr	r2, [r7, #8]
 800d97c:	69b9      	ldr	r1, [r7, #24]
 800d97e:	68f8      	ldr	r0, [r7, #12]
 800d980:	f001 faf4 	bl	800ef6c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800d984:	69b8      	ldr	r0, [r7, #24]
 800d986:	f7f9 febd 	bl	8007704 <pbuf_free>
  p = NULL;
 800d98a:	2300      	movs	r3, #0
 800d98c:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 800d98e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d992:	4618      	mov	r0, r3
 800d994:	3720      	adds	r7, #32
 800d996:	46bd      	mov	sp, r7
 800d998:	bd80      	pop	{r7, pc}
 800d99a:	bf00      	nop
 800d99c:	080114f0 	.word	0x080114f0
 800d9a0:	08011640 	.word	0x08011640
 800d9a4:	08011568 	.word	0x08011568
 800d9a8:	080116e0 	.word	0x080116e0
 800d9ac:	08011714 	.word	0x08011714

0800d9b0 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b088      	sub	sp, #32
 800d9b4:	af04      	add	r7, sp, #16
 800d9b6:	60f8      	str	r0, [r7, #12]
 800d9b8:	60b9      	str	r1, [r7, #8]
 800d9ba:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	f103 0129 	add.w	r1, r3, #41	@ 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	f103 0029 	add.w	r0, r3, #41	@ 0x29
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800d9cc:	2201      	movs	r2, #1
 800d9ce:	9203      	str	r2, [sp, #12]
 800d9d0:	68ba      	ldr	r2, [r7, #8]
 800d9d2:	9202      	str	r2, [sp, #8]
 800d9d4:	4a06      	ldr	r2, [pc, #24]	@ (800d9f0 <etharp_request_dst+0x40>)
 800d9d6:	9201      	str	r2, [sp, #4]
 800d9d8:	9300      	str	r3, [sp, #0]
 800d9da:	4603      	mov	r3, r0
 800d9dc:	687a      	ldr	r2, [r7, #4]
 800d9de:	68f8      	ldr	r0, [r7, #12]
 800d9e0:	f7ff ff5a 	bl	800d898 <etharp_raw>
 800d9e4:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	3710      	adds	r7, #16
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	bd80      	pop	{r7, pc}
 800d9ee:	bf00      	nop
 800d9f0:	08011c80 	.word	0x08011c80

0800d9f4 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b082      	sub	sp, #8
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
 800d9fc:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800d9fe:	4a05      	ldr	r2, [pc, #20]	@ (800da14 <etharp_request+0x20>)
 800da00:	6839      	ldr	r1, [r7, #0]
 800da02:	6878      	ldr	r0, [r7, #4]
 800da04:	f7ff ffd4 	bl	800d9b0 <etharp_request_dst>
 800da08:	4603      	mov	r3, r0
}
 800da0a:	4618      	mov	r0, r3
 800da0c:	3708      	adds	r7, #8
 800da0e:	46bd      	mov	sp, r7
 800da10:	bd80      	pop	{r7, pc}
 800da12:	bf00      	nop
 800da14:	08011c78 	.word	0x08011c78

0800da18 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b08e      	sub	sp, #56	@ 0x38
 800da1c:	af04      	add	r7, sp, #16
 800da1e:	6078      	str	r0, [r7, #4]
 800da20:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800da22:	4b7a      	ldr	r3, [pc, #488]	@ (800dc0c <icmp_input+0x1f4>)
 800da24:	689b      	ldr	r3, [r3, #8]
 800da26:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 800da28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da2a:	781b      	ldrb	r3, [r3, #0]
 800da2c:	f003 030f 	and.w	r3, r3, #15
 800da30:	b29b      	uxth	r3, r3
 800da32:	009b      	lsls	r3, r3, #2
 800da34:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 800da36:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800da38:	2b13      	cmp	r3, #19
 800da3a:	f240 80d1 	bls.w	800dbe0 <icmp_input+0x1c8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	895b      	ldrh	r3, [r3, #10]
 800da42:	2b03      	cmp	r3, #3
 800da44:	f240 80ce 	bls.w	800dbe4 <icmp_input+0x1cc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	685b      	ldr	r3, [r3, #4]
 800da4c:	781b      	ldrb	r3, [r3, #0]
 800da4e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 800da52:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800da56:	2b00      	cmp	r3, #0
 800da58:	f000 80bb 	beq.w	800dbd2 <icmp_input+0x1ba>
 800da5c:	2b08      	cmp	r3, #8
 800da5e:	f040 80bb 	bne.w	800dbd8 <icmp_input+0x1c0>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 800da62:	4b6b      	ldr	r3, [pc, #428]	@ (800dc10 <icmp_input+0x1f8>)
 800da64:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800da66:	4b69      	ldr	r3, [pc, #420]	@ (800dc0c <icmp_input+0x1f4>)
 800da68:	695b      	ldr	r3, [r3, #20]
 800da6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800da6e:	2be0      	cmp	r3, #224	@ 0xe0
 800da70:	f000 80bf 	beq.w	800dbf2 <icmp_input+0x1da>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800da74:	4b65      	ldr	r3, [pc, #404]	@ (800dc0c <icmp_input+0x1f4>)
 800da76:	695b      	ldr	r3, [r3, #20]
 800da78:	4a64      	ldr	r2, [pc, #400]	@ (800dc0c <icmp_input+0x1f4>)
 800da7a:	6812      	ldr	r2, [r2, #0]
 800da7c:	4611      	mov	r1, r2
 800da7e:	4618      	mov	r0, r3
 800da80:	f000 fbd2 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800da84:	4603      	mov	r3, r0
 800da86:	2b00      	cmp	r3, #0
 800da88:	f040 80b5 	bne.w	800dbf6 <icmp_input+0x1de>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	891b      	ldrh	r3, [r3, #8]
 800da90:	2b07      	cmp	r3, #7
 800da92:	f240 80a9 	bls.w	800dbe8 <icmp_input+0x1d0>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800da96:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800da98:	330e      	adds	r3, #14
 800da9a:	b29b      	uxth	r3, r3
 800da9c:	b21b      	sxth	r3, r3
 800da9e:	4619      	mov	r1, r3
 800daa0:	6878      	ldr	r0, [r7, #4]
 800daa2:	f7f9 fe0b 	bl	80076bc <pbuf_header>
 800daa6:	4603      	mov	r3, r0
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d046      	beq.n	800db3a <icmp_input+0x122>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	891a      	ldrh	r2, [r3, #8]
 800dab0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dab2:	4413      	add	r3, r2
 800dab4:	b29b      	uxth	r3, r3
 800dab6:	2200      	movs	r2, #0
 800dab8:	4619      	mov	r1, r3
 800daba:	2002      	movs	r0, #2
 800dabc:	f7f9 faaa 	bl	8007014 <pbuf_alloc>
 800dac0:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 800dac2:	69bb      	ldr	r3, [r7, #24]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	f000 8098 	beq.w	800dbfa <icmp_input+0x1e2>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800daca:	69bb      	ldr	r3, [r7, #24]
 800dacc:	895b      	ldrh	r3, [r3, #10]
 800dace:	461a      	mov	r2, r3
 800dad0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dad2:	3308      	adds	r3, #8
 800dad4:	429a      	cmp	r2, r3
 800dad6:	d203      	bcs.n	800dae0 <icmp_input+0xc8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 800dad8:	69b8      	ldr	r0, [r7, #24]
 800dada:	f7f9 fe13 	bl	8007704 <pbuf_free>
        goto icmperr;
 800dade:	e08d      	b.n	800dbfc <icmp_input+0x1e4>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 800dae0:	69bb      	ldr	r3, [r7, #24]
 800dae2:	685b      	ldr	r3, [r3, #4]
 800dae4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800dae6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dae8:	4618      	mov	r0, r3
 800daea:	f001 fc24 	bl	800f336 <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 800daee:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800daf0:	425b      	negs	r3, r3
 800daf2:	b29b      	uxth	r3, r3
 800daf4:	b21b      	sxth	r3, r3
 800daf6:	4619      	mov	r1, r3
 800daf8:	69b8      	ldr	r0, [r7, #24]
 800dafa:	f7f9 fddf 	bl	80076bc <pbuf_header>
 800dafe:	4603      	mov	r3, r0
 800db00:	2b00      	cmp	r3, #0
 800db02:	d009      	beq.n	800db18 <icmp_input+0x100>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800db04:	4b43      	ldr	r3, [pc, #268]	@ (800dc14 <icmp_input+0x1fc>)
 800db06:	22af      	movs	r2, #175	@ 0xaf
 800db08:	4943      	ldr	r1, [pc, #268]	@ (800dc18 <icmp_input+0x200>)
 800db0a:	4844      	ldr	r0, [pc, #272]	@ (800dc1c <icmp_input+0x204>)
 800db0c:	f001 fb38 	bl	800f180 <iprintf>
        pbuf_free(r);
 800db10:	69b8      	ldr	r0, [r7, #24]
 800db12:	f7f9 fdf7 	bl	8007704 <pbuf_free>
        goto icmperr;
 800db16:	e071      	b.n	800dbfc <icmp_input+0x1e4>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 800db18:	6879      	ldr	r1, [r7, #4]
 800db1a:	69b8      	ldr	r0, [r7, #24]
 800db1c:	f7f9 ff24 	bl	8007968 <pbuf_copy>
 800db20:	4603      	mov	r3, r0
 800db22:	2b00      	cmp	r3, #0
 800db24:	d003      	beq.n	800db2e <icmp_input+0x116>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 800db26:	69b8      	ldr	r0, [r7, #24]
 800db28:	f7f9 fdec 	bl	8007704 <pbuf_free>
        goto icmperr;
 800db2c:	e066      	b.n	800dbfc <icmp_input+0x1e4>
      }
      /* free the original p */
      pbuf_free(p);
 800db2e:	6878      	ldr	r0, [r7, #4]
 800db30:	f7f9 fde8 	bl	8007704 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 800db34:	69bb      	ldr	r3, [r7, #24]
 800db36:	607b      	str	r3, [r7, #4]
 800db38:	e015      	b.n	800db66 <icmp_input+0x14e>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800db3a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800db3c:	f1c3 23ff 	rsb	r3, r3, #4278255360	@ 0xff00ff00
 800db40:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 800db44:	33f2      	adds	r3, #242	@ 0xf2
 800db46:	b29b      	uxth	r3, r3
 800db48:	b21b      	sxth	r3, r3
 800db4a:	4619      	mov	r1, r3
 800db4c:	6878      	ldr	r0, [r7, #4]
 800db4e:	f7f9 fdb5 	bl	80076bc <pbuf_header>
 800db52:	4603      	mov	r3, r0
 800db54:	2b00      	cmp	r3, #0
 800db56:	d006      	beq.n	800db66 <icmp_input+0x14e>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800db58:	4b2e      	ldr	r3, [pc, #184]	@ (800dc14 <icmp_input+0x1fc>)
 800db5a:	22c0      	movs	r2, #192	@ 0xc0
 800db5c:	4930      	ldr	r1, [pc, #192]	@ (800dc20 <icmp_input+0x208>)
 800db5e:	482f      	ldr	r0, [pc, #188]	@ (800dc1c <icmp_input+0x204>)
 800db60:	f001 fb0e 	bl	800f180 <iprintf>
        goto icmperr;
 800db64:	e04a      	b.n	800dbfc <icmp_input+0x1e4>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	685b      	ldr	r3, [r3, #4]
 800db6a:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 800db6c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800db70:	4619      	mov	r1, r3
 800db72:	6878      	ldr	r0, [r7, #4]
 800db74:	f7f9 fda2 	bl	80076bc <pbuf_header>
 800db78:	4603      	mov	r3, r0
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d12b      	bne.n	800dbd6 <icmp_input+0x1be>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	685b      	ldr	r3, [r3, #4]
 800db82:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 800db84:	69fb      	ldr	r3, [r7, #28]
 800db86:	681a      	ldr	r2, [r3, #0]
 800db88:	693b      	ldr	r3, [r7, #16]
 800db8a:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800db8c:	4b1f      	ldr	r3, [pc, #124]	@ (800dc0c <icmp_input+0x1f4>)
 800db8e:	691a      	ldr	r2, [r3, #16]
 800db90:	693b      	ldr	r3, [r7, #16]
 800db92:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 800db94:	697b      	ldr	r3, [r7, #20]
 800db96:	2200      	movs	r2, #0
 800db98:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 800db9a:	697b      	ldr	r3, [r7, #20]
 800db9c:	2200      	movs	r2, #0
 800db9e:	709a      	strb	r2, [r3, #2]
 800dba0:	2200      	movs	r2, #0
 800dba2:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 800dba4:	693b      	ldr	r3, [r7, #16]
 800dba6:	22ff      	movs	r2, #255	@ 0xff
 800dba8:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 800dbaa:	693b      	ldr	r3, [r7, #16]
 800dbac:	2200      	movs	r2, #0
 800dbae:	729a      	strb	r2, [r3, #10]
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800dbb4:	683b      	ldr	r3, [r7, #0]
 800dbb6:	9302      	str	r3, [sp, #8]
 800dbb8:	2301      	movs	r3, #1
 800dbba:	9301      	str	r3, [sp, #4]
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	9300      	str	r3, [sp, #0]
 800dbc0:	23ff      	movs	r3, #255	@ 0xff
 800dbc2:	2200      	movs	r2, #0
 800dbc4:	69f9      	ldr	r1, [r7, #28]
 800dbc6:	6878      	ldr	r0, [r7, #4]
 800dbc8:	f000 fa5c 	bl	800e084 <ip4_output_if>
 800dbcc:	4603      	mov	r3, r0
 800dbce:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 800dbd0:	e001      	b.n	800dbd6 <icmp_input+0x1be>
    break;
 800dbd2:	bf00      	nop
 800dbd4:	e000      	b.n	800dbd8 <icmp_input+0x1c0>
    break;
 800dbd6:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800dbd8:	6878      	ldr	r0, [r7, #4]
 800dbda:	f7f9 fd93 	bl	8007704 <pbuf_free>
  return;
 800dbde:	e011      	b.n	800dc04 <icmp_input+0x1ec>
    goto lenerr;
 800dbe0:	bf00      	nop
 800dbe2:	e002      	b.n	800dbea <icmp_input+0x1d2>
    goto lenerr;
 800dbe4:	bf00      	nop
 800dbe6:	e000      	b.n	800dbea <icmp_input+0x1d2>
      goto lenerr;
 800dbe8:	bf00      	nop
lenerr:
  pbuf_free(p);
 800dbea:	6878      	ldr	r0, [r7, #4]
 800dbec:	f7f9 fd8a 	bl	8007704 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800dbf0:	e008      	b.n	800dc04 <icmp_input+0x1ec>
      goto icmperr;
 800dbf2:	bf00      	nop
 800dbf4:	e002      	b.n	800dbfc <icmp_input+0x1e4>
      goto icmperr;
 800dbf6:	bf00      	nop
 800dbf8:	e000      	b.n	800dbfc <icmp_input+0x1e4>
        goto icmperr;
 800dbfa:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800dbfc:	6878      	ldr	r0, [r7, #4]
 800dbfe:	f7f9 fd81 	bl	8007704 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800dc02:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800dc04:	3728      	adds	r7, #40	@ 0x28
 800dc06:	46bd      	mov	sp, r7
 800dc08:	bd80      	pop	{r7, pc}
 800dc0a:	bf00      	nop
 800dc0c:	20004c44 	.word	0x20004c44
 800dc10:	20004c58 	.word	0x20004c58
 800dc14:	08011758 	.word	0x08011758
 800dc18:	08011790 	.word	0x08011790
 800dc1c:	080117c8 	.word	0x080117c8
 800dc20:	080117f0 	.word	0x080117f0

0800dc24 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800dc24:	b580      	push	{r7, lr}
 800dc26:	b082      	sub	sp, #8
 800dc28:	af00      	add	r7, sp, #0
 800dc2a:	6078      	str	r0, [r7, #4]
 800dc2c:	460b      	mov	r3, r1
 800dc2e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800dc30:	78fb      	ldrb	r3, [r7, #3]
 800dc32:	461a      	mov	r2, r3
 800dc34:	2103      	movs	r1, #3
 800dc36:	6878      	ldr	r0, [r7, #4]
 800dc38:	f000 f814 	bl	800dc64 <icmp_send_response>
}
 800dc3c:	bf00      	nop
 800dc3e:	3708      	adds	r7, #8
 800dc40:	46bd      	mov	sp, r7
 800dc42:	bd80      	pop	{r7, pc}

0800dc44 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b082      	sub	sp, #8
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	6078      	str	r0, [r7, #4]
 800dc4c:	460b      	mov	r3, r1
 800dc4e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800dc50:	78fb      	ldrb	r3, [r7, #3]
 800dc52:	461a      	mov	r2, r3
 800dc54:	210b      	movs	r1, #11
 800dc56:	6878      	ldr	r0, [r7, #4]
 800dc58:	f000 f804 	bl	800dc64 <icmp_send_response>
}
 800dc5c:	bf00      	nop
 800dc5e:	3708      	adds	r7, #8
 800dc60:	46bd      	mov	sp, r7
 800dc62:	bd80      	pop	{r7, pc}

0800dc64 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800dc64:	b580      	push	{r7, lr}
 800dc66:	b08c      	sub	sp, #48	@ 0x30
 800dc68:	af04      	add	r7, sp, #16
 800dc6a:	6078      	str	r0, [r7, #4]
 800dc6c:	460b      	mov	r3, r1
 800dc6e:	70fb      	strb	r3, [r7, #3]
 800dc70:	4613      	mov	r3, r2
 800dc72:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800dc74:	2200      	movs	r2, #0
 800dc76:	2124      	movs	r1, #36	@ 0x24
 800dc78:	2001      	movs	r0, #1
 800dc7a:	f7f9 f9cb 	bl	8007014 <pbuf_alloc>
 800dc7e:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800dc80:	69fb      	ldr	r3, [r7, #28]
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d04c      	beq.n	800dd20 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800dc86:	69fb      	ldr	r3, [r7, #28]
 800dc88:	895b      	ldrh	r3, [r3, #10]
 800dc8a:	2b23      	cmp	r3, #35	@ 0x23
 800dc8c:	d806      	bhi.n	800dc9c <icmp_send_response+0x38>
 800dc8e:	4b26      	ldr	r3, [pc, #152]	@ (800dd28 <icmp_send_response+0xc4>)
 800dc90:	f240 1261 	movw	r2, #353	@ 0x161
 800dc94:	4925      	ldr	r1, [pc, #148]	@ (800dd2c <icmp_send_response+0xc8>)
 800dc96:	4826      	ldr	r0, [pc, #152]	@ (800dd30 <icmp_send_response+0xcc>)
 800dc98:	f001 fa72 	bl	800f180 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	685b      	ldr	r3, [r3, #4]
 800dca0:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800dca2:	69fb      	ldr	r3, [r7, #28]
 800dca4:	685b      	ldr	r3, [r3, #4]
 800dca6:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800dca8:	697b      	ldr	r3, [r7, #20]
 800dcaa:	78fa      	ldrb	r2, [r7, #3]
 800dcac:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800dcae:	697b      	ldr	r3, [r7, #20]
 800dcb0:	78ba      	ldrb	r2, [r7, #2]
 800dcb2:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800dcb4:	697b      	ldr	r3, [r7, #20]
 800dcb6:	2200      	movs	r2, #0
 800dcb8:	711a      	strb	r2, [r3, #4]
 800dcba:	2200      	movs	r2, #0
 800dcbc:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800dcbe:	697b      	ldr	r3, [r7, #20]
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	719a      	strb	r2, [r3, #6]
 800dcc4:	2200      	movs	r2, #0
 800dcc6:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800dcc8:	69fb      	ldr	r3, [r7, #28]
 800dcca:	685b      	ldr	r3, [r3, #4]
 800dccc:	f103 0008 	add.w	r0, r3, #8
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	685b      	ldr	r3, [r3, #4]
 800dcd4:	221c      	movs	r2, #28
 800dcd6:	4619      	mov	r1, r3
 800dcd8:	f001 fb2d 	bl	800f336 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800dcdc:	69bb      	ldr	r3, [r7, #24]
 800dcde:	68db      	ldr	r3, [r3, #12]
 800dce0:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 800dce2:	f107 030c 	add.w	r3, r7, #12
 800dce6:	4618      	mov	r0, r3
 800dce8:	f000 f824 	bl	800dd34 <ip4_route>
 800dcec:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800dcee:	693b      	ldr	r3, [r7, #16]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d011      	beq.n	800dd18 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800dcf4:	697b      	ldr	r3, [r7, #20]
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	709a      	strb	r2, [r3, #2]
 800dcfa:	2200      	movs	r2, #0
 800dcfc:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800dcfe:	f107 020c 	add.w	r2, r7, #12
 800dd02:	693b      	ldr	r3, [r7, #16]
 800dd04:	9302      	str	r3, [sp, #8]
 800dd06:	2301      	movs	r3, #1
 800dd08:	9301      	str	r3, [sp, #4]
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	9300      	str	r3, [sp, #0]
 800dd0e:	23ff      	movs	r3, #255	@ 0xff
 800dd10:	2100      	movs	r1, #0
 800dd12:	69f8      	ldr	r0, [r7, #28]
 800dd14:	f000 f9b6 	bl	800e084 <ip4_output_if>
  }
  pbuf_free(q);
 800dd18:	69f8      	ldr	r0, [r7, #28]
 800dd1a:	f7f9 fcf3 	bl	8007704 <pbuf_free>
 800dd1e:	e000      	b.n	800dd22 <icmp_send_response+0xbe>
    return;
 800dd20:	bf00      	nop
}
 800dd22:	3720      	adds	r7, #32
 800dd24:	46bd      	mov	sp, r7
 800dd26:	bd80      	pop	{r7, pc}
 800dd28:	08011758 	.word	0x08011758
 800dd2c:	08011824 	.word	0x08011824
 800dd30:	080117c8 	.word	0x080117c8

0800dd34 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800dd34:	b480      	push	{r7}
 800dd36:	b085      	sub	sp, #20
 800dd38:	af00      	add	r7, sp, #0
 800dd3a:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800dd3c:	4b30      	ldr	r3, [pc, #192]	@ (800de00 <ip4_route+0xcc>)
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	60fb      	str	r3, [r7, #12]
 800dd42:	e036      	b.n	800ddb2 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800dd4a:	f003 0301 	and.w	r3, r3, #1
 800dd4e:	b2db      	uxtb	r3, r3
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d02b      	beq.n	800ddac <ip4_route+0x78>
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800dd5a:	089b      	lsrs	r3, r3, #2
 800dd5c:	f003 0301 	and.w	r3, r3, #1
 800dd60:	b2db      	uxtb	r3, r3
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d022      	beq.n	800ddac <ip4_route+0x78>
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	3304      	adds	r3, #4
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d01d      	beq.n	800ddac <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	681a      	ldr	r2, [r3, #0]
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	3304      	adds	r3, #4
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	405a      	eors	r2, r3
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	3308      	adds	r3, #8
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	4013      	ands	r3, r2
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d101      	bne.n	800dd8c <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	e033      	b.n	800ddf4 <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800dd92:	f003 0302 	and.w	r3, r3, #2
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d108      	bne.n	800ddac <ip4_route+0x78>
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	681a      	ldr	r2, [r3, #0]
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	330c      	adds	r3, #12
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	429a      	cmp	r2, r3
 800dda6:	d101      	bne.n	800ddac <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	e023      	b.n	800ddf4 <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	60fb      	str	r3, [r7, #12]
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d1c5      	bne.n	800dd44 <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800ddb8:	4b12      	ldr	r3, [pc, #72]	@ (800de04 <ip4_route+0xd0>)
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d015      	beq.n	800ddec <ip4_route+0xb8>
 800ddc0:	4b10      	ldr	r3, [pc, #64]	@ (800de04 <ip4_route+0xd0>)
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800ddc8:	f003 0301 	and.w	r3, r3, #1
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d00d      	beq.n	800ddec <ip4_route+0xb8>
 800ddd0:	4b0c      	ldr	r3, [pc, #48]	@ (800de04 <ip4_route+0xd0>)
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800ddd8:	f003 0304 	and.w	r3, r3, #4
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d005      	beq.n	800ddec <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 800dde0:	4b08      	ldr	r3, [pc, #32]	@ (800de04 <ip4_route+0xd0>)
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	3304      	adds	r3, #4
 800dde6:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d101      	bne.n	800ddf0 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800ddec:	2300      	movs	r3, #0
 800ddee:	e001      	b.n	800ddf4 <ip4_route+0xc0>
  }

  return netif_default;
 800ddf0:	4b04      	ldr	r3, [pc, #16]	@ (800de04 <ip4_route+0xd0>)
 800ddf2:	681b      	ldr	r3, [r3, #0]
}
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	3714      	adds	r7, #20
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	bc80      	pop	{r7}
 800ddfc:	4770      	bx	lr
 800ddfe:	bf00      	nop
 800de00:	20008194 	.word	0x20008194
 800de04:	20008198 	.word	0x20008198

0800de08 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b086      	sub	sp, #24
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	6078      	str	r0, [r7, #4]
 800de10:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	685b      	ldr	r3, [r3, #4]
 800de16:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800de18:	697b      	ldr	r3, [r7, #20]
 800de1a:	781b      	ldrb	r3, [r3, #0]
 800de1c:	091b      	lsrs	r3, r3, #4
 800de1e:	b2db      	uxtb	r3, r3
 800de20:	2b04      	cmp	r3, #4
 800de22:	d004      	beq.n	800de2e <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800de24:	6878      	ldr	r0, [r7, #4]
 800de26:	f7f9 fc6d 	bl	8007704 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800de2a:	2300      	movs	r3, #0
 800de2c:	e122      	b.n	800e074 <ip4_input+0x26c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 800de2e:	697b      	ldr	r3, [r7, #20]
 800de30:	781b      	ldrb	r3, [r3, #0]
 800de32:	f003 030f 	and.w	r3, r3, #15
 800de36:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 800de38:	897b      	ldrh	r3, [r7, #10]
 800de3a:	009b      	lsls	r3, r3, #2
 800de3c:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800de3e:	697b      	ldr	r3, [r7, #20]
 800de40:	885b      	ldrh	r3, [r3, #2]
 800de42:	b29b      	uxth	r3, r3
 800de44:	4618      	mov	r0, r3
 800de46:	f7f8 fa8a 	bl	800635e <lwip_htons>
 800de4a:	4603      	mov	r3, r0
 800de4c:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	891b      	ldrh	r3, [r3, #8]
 800de52:	893a      	ldrh	r2, [r7, #8]
 800de54:	429a      	cmp	r2, r3
 800de56:	d204      	bcs.n	800de62 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 800de58:	893b      	ldrh	r3, [r7, #8]
 800de5a:	4619      	mov	r1, r3
 800de5c:	6878      	ldr	r0, [r7, #4]
 800de5e:	f7f9 fadd 	bl	800741c <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	895b      	ldrh	r3, [r3, #10]
 800de66:	897a      	ldrh	r2, [r7, #10]
 800de68:	429a      	cmp	r2, r3
 800de6a:	d807      	bhi.n	800de7c <ip4_input+0x74>
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	891b      	ldrh	r3, [r3, #8]
 800de70:	893a      	ldrh	r2, [r7, #8]
 800de72:	429a      	cmp	r2, r3
 800de74:	d802      	bhi.n	800de7c <ip4_input+0x74>
 800de76:	897b      	ldrh	r3, [r7, #10]
 800de78:	2b13      	cmp	r3, #19
 800de7a:	d804      	bhi.n	800de86 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800de7c:	6878      	ldr	r0, [r7, #4]
 800de7e:	f7f9 fc41 	bl	8007704 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800de82:	2300      	movs	r3, #0
 800de84:	e0f6      	b.n	800e074 <ip4_input+0x26c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800de86:	697b      	ldr	r3, [r7, #20]
 800de88:	691b      	ldr	r3, [r3, #16]
 800de8a:	4a7c      	ldr	r2, [pc, #496]	@ (800e07c <ip4_input+0x274>)
 800de8c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800de8e:	697b      	ldr	r3, [r7, #20]
 800de90:	68db      	ldr	r3, [r3, #12]
 800de92:	4a7a      	ldr	r2, [pc, #488]	@ (800e07c <ip4_input+0x274>)
 800de94:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800de96:	4b79      	ldr	r3, [pc, #484]	@ (800e07c <ip4_input+0x274>)
 800de98:	695b      	ldr	r3, [r3, #20]
 800de9a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800de9e:	2be0      	cmp	r3, #224	@ 0xe0
 800dea0:	d112      	bne.n	800dec8 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800dea2:	683b      	ldr	r3, [r7, #0]
 800dea4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800dea8:	f003 0301 	and.w	r3, r3, #1
 800deac:	b2db      	uxtb	r3, r3
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d007      	beq.n	800dec2 <ip4_input+0xba>
 800deb2:	683b      	ldr	r3, [r7, #0]
 800deb4:	3304      	adds	r3, #4
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d002      	beq.n	800dec2 <ip4_input+0xba>
      netif = inp;
 800debc:	683b      	ldr	r3, [r7, #0]
 800debe:	613b      	str	r3, [r7, #16]
 800dec0:	e041      	b.n	800df46 <ip4_input+0x13e>
    } else {
      netif = NULL;
 800dec2:	2300      	movs	r3, #0
 800dec4:	613b      	str	r3, [r7, #16]
 800dec6:	e03e      	b.n	800df46 <ip4_input+0x13e>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 800dec8:	2301      	movs	r3, #1
 800deca:	60fb      	str	r3, [r7, #12]
    netif = inp;
 800decc:	683b      	ldr	r3, [r7, #0]
 800dece:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800ded0:	693b      	ldr	r3, [r7, #16]
 800ded2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800ded6:	f003 0301 	and.w	r3, r3, #1
 800deda:	b2db      	uxtb	r3, r3
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d014      	beq.n	800df0a <ip4_input+0x102>
 800dee0:	693b      	ldr	r3, [r7, #16]
 800dee2:	3304      	adds	r3, #4
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d00f      	beq.n	800df0a <ip4_input+0x102>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800deea:	4b64      	ldr	r3, [pc, #400]	@ (800e07c <ip4_input+0x274>)
 800deec:	695a      	ldr	r2, [r3, #20]
 800deee:	693b      	ldr	r3, [r7, #16]
 800def0:	3304      	adds	r3, #4
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	429a      	cmp	r2, r3
 800def6:	d026      	beq.n	800df46 <ip4_input+0x13e>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800def8:	4b60      	ldr	r3, [pc, #384]	@ (800e07c <ip4_input+0x274>)
 800defa:	695b      	ldr	r3, [r3, #20]
 800defc:	6939      	ldr	r1, [r7, #16]
 800defe:	4618      	mov	r0, r3
 800df00:	f000 f992 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800df04:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800df06:	2b00      	cmp	r3, #0
 800df08:	d11d      	bne.n	800df46 <ip4_input+0x13e>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d00d      	beq.n	800df2c <ip4_input+0x124>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 800df10:	4b5a      	ldr	r3, [pc, #360]	@ (800e07c <ip4_input+0x274>)
 800df12:	695b      	ldr	r3, [r3, #20]
 800df14:	b2db      	uxtb	r3, r3
 800df16:	2b7f      	cmp	r3, #127	@ 0x7f
 800df18:	d102      	bne.n	800df20 <ip4_input+0x118>
          netif = NULL;
 800df1a:	2300      	movs	r3, #0
 800df1c:	613b      	str	r3, [r7, #16]
          break;
 800df1e:	e012      	b.n	800df46 <ip4_input+0x13e>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 800df20:	2300      	movs	r3, #0
 800df22:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 800df24:	4b56      	ldr	r3, [pc, #344]	@ (800e080 <ip4_input+0x278>)
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	613b      	str	r3, [r7, #16]
 800df2a:	e002      	b.n	800df32 <ip4_input+0x12a>
      } else {
        netif = netif->next;
 800df2c:	693b      	ldr	r3, [r7, #16]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 800df32:	693a      	ldr	r2, [r7, #16]
 800df34:	683b      	ldr	r3, [r7, #0]
 800df36:	429a      	cmp	r2, r3
 800df38:	d102      	bne.n	800df40 <ip4_input+0x138>
        netif = netif->next;
 800df3a:	693b      	ldr	r3, [r7, #16]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 800df40:	693b      	ldr	r3, [r7, #16]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d1c4      	bne.n	800ded0 <ip4_input+0xc8>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800df46:	4b4d      	ldr	r3, [pc, #308]	@ (800e07c <ip4_input+0x274>)
 800df48:	691b      	ldr	r3, [r3, #16]
 800df4a:	6839      	ldr	r1, [r7, #0]
 800df4c:	4618      	mov	r0, r3
 800df4e:	f000 f96b 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800df52:	4603      	mov	r3, r0
 800df54:	2b00      	cmp	r3, #0
 800df56:	d105      	bne.n	800df64 <ip4_input+0x15c>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800df58:	4b48      	ldr	r3, [pc, #288]	@ (800e07c <ip4_input+0x274>)
 800df5a:	691b      	ldr	r3, [r3, #16]
 800df5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800df60:	2be0      	cmp	r3, #224	@ 0xe0
 800df62:	d104      	bne.n	800df6e <ip4_input+0x166>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	f7f9 fbcd 	bl	8007704 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800df6a:	2300      	movs	r3, #0
 800df6c:	e082      	b.n	800e074 <ip4_input+0x26c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800df6e:	693b      	ldr	r3, [r7, #16]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d104      	bne.n	800df7e <ip4_input+0x176>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800df74:	6878      	ldr	r0, [r7, #4]
 800df76:	f7f9 fbc5 	bl	8007704 <pbuf_free>
    return ERR_OK;
 800df7a:	2300      	movs	r3, #0
 800df7c:	e07a      	b.n	800e074 <ip4_input+0x26c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800df7e:	697b      	ldr	r3, [r7, #20]
 800df80:	88db      	ldrh	r3, [r3, #6]
 800df82:	b29b      	uxth	r3, r3
 800df84:	461a      	mov	r2, r3
 800df86:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 800df8a:	4013      	ands	r3, r2
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d00b      	beq.n	800dfa8 <ip4_input+0x1a0>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800df90:	6878      	ldr	r0, [r7, #4]
 800df92:	f000 fc8d 	bl	800e8b0 <ip4_reass>
 800df96:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d101      	bne.n	800dfa2 <ip4_input+0x19a>
      return ERR_OK;
 800df9e:	2300      	movs	r3, #0
 800dfa0:	e068      	b.n	800e074 <ip4_input+0x26c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	685b      	ldr	r3, [r3, #4]
 800dfa6:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800dfa8:	4a34      	ldr	r2, [pc, #208]	@ (800e07c <ip4_input+0x274>)
 800dfaa:	693b      	ldr	r3, [r7, #16]
 800dfac:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800dfae:	4a33      	ldr	r2, [pc, #204]	@ (800e07c <ip4_input+0x274>)
 800dfb0:	683b      	ldr	r3, [r7, #0]
 800dfb2:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800dfb4:	4a31      	ldr	r2, [pc, #196]	@ (800e07c <ip4_input+0x274>)
 800dfb6:	697b      	ldr	r3, [r7, #20]
 800dfb8:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800dfba:	697b      	ldr	r3, [r7, #20]
 800dfbc:	781b      	ldrb	r3, [r3, #0]
 800dfbe:	f003 030f 	and.w	r3, r3, #15
 800dfc2:	b29b      	uxth	r3, r3
 800dfc4:	009b      	lsls	r3, r3, #2
 800dfc6:	b29a      	uxth	r2, r3
 800dfc8:	4b2c      	ldr	r3, [pc, #176]	@ (800e07c <ip4_input+0x274>)
 800dfca:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800dfcc:	897b      	ldrh	r3, [r7, #10]
 800dfce:	425b      	negs	r3, r3
 800dfd0:	b29b      	uxth	r3, r3
 800dfd2:	b21b      	sxth	r3, r3
 800dfd4:	4619      	mov	r1, r3
 800dfd6:	6878      	ldr	r0, [r7, #4]
 800dfd8:	f7f9 fb70 	bl	80076bc <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 800dfdc:	697b      	ldr	r3, [r7, #20]
 800dfde:	7a5b      	ldrb	r3, [r3, #9]
 800dfe0:	2b11      	cmp	r3, #17
 800dfe2:	d006      	beq.n	800dff2 <ip4_input+0x1ea>
 800dfe4:	2b11      	cmp	r3, #17
 800dfe6:	dc13      	bgt.n	800e010 <ip4_input+0x208>
 800dfe8:	2b01      	cmp	r3, #1
 800dfea:	d00c      	beq.n	800e006 <ip4_input+0x1fe>
 800dfec:	2b06      	cmp	r3, #6
 800dfee:	d005      	beq.n	800dffc <ip4_input+0x1f4>
 800dff0:	e00e      	b.n	800e010 <ip4_input+0x208>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 800dff2:	6839      	ldr	r1, [r7, #0]
 800dff4:	6878      	ldr	r0, [r7, #4]
 800dff6:	f7fe fb17 	bl	800c628 <udp_input>
      break;
 800dffa:	e028      	b.n	800e04e <ip4_input+0x246>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case IP_PROTO_TCP:
      MIB2_STATS_INC(mib2.ipindelivers);
      tcp_input(p, inp);
 800dffc:	6839      	ldr	r1, [r7, #0]
 800dffe:	6878      	ldr	r0, [r7, #4]
 800e000:	f7fa ffce 	bl	8008fa0 <tcp_input>
      break;
 800e004:	e023      	b.n	800e04e <ip4_input+0x246>
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 800e006:	6839      	ldr	r1, [r7, #0]
 800e008:	6878      	ldr	r0, [r7, #4]
 800e00a:	f7ff fd05 	bl	800da18 <icmp_input>
      break;
 800e00e:	e01e      	b.n	800e04e <ip4_input+0x246>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e010:	4b1a      	ldr	r3, [pc, #104]	@ (800e07c <ip4_input+0x274>)
 800e012:	695b      	ldr	r3, [r3, #20]
 800e014:	6939      	ldr	r1, [r7, #16]
 800e016:	4618      	mov	r0, r3
 800e018:	f000 f906 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800e01c:	4603      	mov	r3, r0
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d112      	bne.n	800e048 <ip4_input+0x240>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e022:	4b16      	ldr	r3, [pc, #88]	@ (800e07c <ip4_input+0x274>)
 800e024:	695b      	ldr	r3, [r3, #20]
 800e026:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e02a:	2be0      	cmp	r3, #224	@ 0xe0
 800e02c:	d00c      	beq.n	800e048 <ip4_input+0x240>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 800e02e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800e032:	4619      	mov	r1, r3
 800e034:	6878      	ldr	r0, [r7, #4]
 800e036:	f7f9 fb53 	bl	80076e0 <pbuf_header_force>
        p->payload = iphdr;
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	697a      	ldr	r2, [r7, #20]
 800e03e:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800e040:	2102      	movs	r1, #2
 800e042:	6878      	ldr	r0, [r7, #4]
 800e044:	f7ff fdee 	bl	800dc24 <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 800e048:	6878      	ldr	r0, [r7, #4]
 800e04a:	f7f9 fb5b 	bl	8007704 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800e04e:	4b0b      	ldr	r3, [pc, #44]	@ (800e07c <ip4_input+0x274>)
 800e050:	2200      	movs	r2, #0
 800e052:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800e054:	4b09      	ldr	r3, [pc, #36]	@ (800e07c <ip4_input+0x274>)
 800e056:	2200      	movs	r2, #0
 800e058:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800e05a:	4b08      	ldr	r3, [pc, #32]	@ (800e07c <ip4_input+0x274>)
 800e05c:	2200      	movs	r2, #0
 800e05e:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800e060:	4b06      	ldr	r3, [pc, #24]	@ (800e07c <ip4_input+0x274>)
 800e062:	2200      	movs	r2, #0
 800e064:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800e066:	4b05      	ldr	r3, [pc, #20]	@ (800e07c <ip4_input+0x274>)
 800e068:	2200      	movs	r2, #0
 800e06a:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800e06c:	4b03      	ldr	r3, [pc, #12]	@ (800e07c <ip4_input+0x274>)
 800e06e:	2200      	movs	r2, #0
 800e070:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800e072:	2300      	movs	r3, #0
}
 800e074:	4618      	mov	r0, r3
 800e076:	3718      	adds	r7, #24
 800e078:	46bd      	mov	sp, r7
 800e07a:	bd80      	pop	{r7, pc}
 800e07c:	20004c44 	.word	0x20004c44
 800e080:	20008194 	.word	0x20008194

0800e084 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800e084:	b580      	push	{r7, lr}
 800e086:	b08a      	sub	sp, #40	@ 0x28
 800e088:	af04      	add	r7, sp, #16
 800e08a:	60f8      	str	r0, [r7, #12]
 800e08c:	60b9      	str	r1, [r7, #8]
 800e08e:	607a      	str	r2, [r7, #4]
 800e090:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800e092:	68bb      	ldr	r3, [r7, #8]
 800e094:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d009      	beq.n	800e0b0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800e09c:	68bb      	ldr	r3, [r7, #8]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d003      	beq.n	800e0aa <ip4_output_if+0x26>
 800e0a2:	68bb      	ldr	r3, [r7, #8]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d102      	bne.n	800e0b0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800e0aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0ac:	3304      	adds	r3, #4
 800e0ae:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800e0b0:	78fa      	ldrb	r2, [r7, #3]
 800e0b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0b4:	9302      	str	r3, [sp, #8]
 800e0b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e0ba:	9301      	str	r3, [sp, #4]
 800e0bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e0c0:	9300      	str	r3, [sp, #0]
 800e0c2:	4613      	mov	r3, r2
 800e0c4:	687a      	ldr	r2, [r7, #4]
 800e0c6:	6979      	ldr	r1, [r7, #20]
 800e0c8:	68f8      	ldr	r0, [r7, #12]
 800e0ca:	f000 f805 	bl	800e0d8 <ip4_output_if_src>
 800e0ce:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	3718      	adds	r7, #24
 800e0d4:	46bd      	mov	sp, r7
 800e0d6:	bd80      	pop	{r7, pc}

0800e0d8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800e0d8:	b580      	push	{r7, lr}
 800e0da:	b088      	sub	sp, #32
 800e0dc:	af00      	add	r7, sp, #0
 800e0de:	60f8      	str	r0, [r7, #12]
 800e0e0:	60b9      	str	r1, [r7, #8]
 800e0e2:	607a      	str	r2, [r7, #4]
 800e0e4:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	89db      	ldrh	r3, [r3, #14]
 800e0ea:	2b01      	cmp	r3, #1
 800e0ec:	d006      	beq.n	800e0fc <ip4_output_if_src+0x24>
 800e0ee:	4b48      	ldr	r3, [pc, #288]	@ (800e210 <ip4_output_if_src+0x138>)
 800e0f0:	f240 3233 	movw	r2, #819	@ 0x333
 800e0f4:	4947      	ldr	r1, [pc, #284]	@ (800e214 <ip4_output_if_src+0x13c>)
 800e0f6:	4848      	ldr	r0, [pc, #288]	@ (800e218 <ip4_output_if_src+0x140>)
 800e0f8:	f001 f842 	bl	800f180 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d060      	beq.n	800e1c4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800e102:	2314      	movs	r3, #20
 800e104:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 800e106:	2114      	movs	r1, #20
 800e108:	68f8      	ldr	r0, [r7, #12]
 800e10a:	f7f9 fad7 	bl	80076bc <pbuf_header>
 800e10e:	4603      	mov	r3, r0
 800e110:	2b00      	cmp	r3, #0
 800e112:	d002      	beq.n	800e11a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800e114:	f06f 0301 	mvn.w	r3, #1
 800e118:	e075      	b.n	800e206 <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	685b      	ldr	r3, [r3, #4]
 800e11e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	895b      	ldrh	r3, [r3, #10]
 800e124:	2b13      	cmp	r3, #19
 800e126:	d806      	bhi.n	800e136 <ip4_output_if_src+0x5e>
 800e128:	4b39      	ldr	r3, [pc, #228]	@ (800e210 <ip4_output_if_src+0x138>)
 800e12a:	f44f 7258 	mov.w	r2, #864	@ 0x360
 800e12e:	493b      	ldr	r1, [pc, #236]	@ (800e21c <ip4_output_if_src+0x144>)
 800e130:	4839      	ldr	r0, [pc, #228]	@ (800e218 <ip4_output_if_src+0x140>)
 800e132:	f001 f825 	bl	800f180 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800e136:	69fb      	ldr	r3, [r7, #28]
 800e138:	78fa      	ldrb	r2, [r7, #3]
 800e13a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800e13c:	69fb      	ldr	r3, [r7, #28]
 800e13e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800e142:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681a      	ldr	r2, [r3, #0]
 800e148:	69fb      	ldr	r3, [r7, #28]
 800e14a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800e14c:	8b7b      	ldrh	r3, [r7, #26]
 800e14e:	089b      	lsrs	r3, r3, #2
 800e150:	b29b      	uxth	r3, r3
 800e152:	b2db      	uxtb	r3, r3
 800e154:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e158:	b2da      	uxtb	r2, r3
 800e15a:	69fb      	ldr	r3, [r7, #28]
 800e15c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800e15e:	69fb      	ldr	r3, [r7, #28]
 800e160:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800e164:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	891b      	ldrh	r3, [r3, #8]
 800e16a:	4618      	mov	r0, r3
 800e16c:	f7f8 f8f7 	bl	800635e <lwip_htons>
 800e170:	4603      	mov	r3, r0
 800e172:	461a      	mov	r2, r3
 800e174:	69fb      	ldr	r3, [r7, #28]
 800e176:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800e178:	69fb      	ldr	r3, [r7, #28]
 800e17a:	2200      	movs	r2, #0
 800e17c:	719a      	strb	r2, [r3, #6]
 800e17e:	2200      	movs	r2, #0
 800e180:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800e182:	4b27      	ldr	r3, [pc, #156]	@ (800e220 <ip4_output_if_src+0x148>)
 800e184:	881b      	ldrh	r3, [r3, #0]
 800e186:	4618      	mov	r0, r3
 800e188:	f7f8 f8e9 	bl	800635e <lwip_htons>
 800e18c:	4603      	mov	r3, r0
 800e18e:	461a      	mov	r2, r3
 800e190:	69fb      	ldr	r3, [r7, #28]
 800e192:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800e194:	4b22      	ldr	r3, [pc, #136]	@ (800e220 <ip4_output_if_src+0x148>)
 800e196:	881b      	ldrh	r3, [r3, #0]
 800e198:	3301      	adds	r3, #1
 800e19a:	b29a      	uxth	r2, r3
 800e19c:	4b20      	ldr	r3, [pc, #128]	@ (800e220 <ip4_output_if_src+0x148>)
 800e19e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800e1a0:	68bb      	ldr	r3, [r7, #8]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d104      	bne.n	800e1b0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800e1a6:	4b1f      	ldr	r3, [pc, #124]	@ (800e224 <ip4_output_if_src+0x14c>)
 800e1a8:	681a      	ldr	r2, [r3, #0]
 800e1aa:	69fb      	ldr	r3, [r7, #28]
 800e1ac:	60da      	str	r2, [r3, #12]
 800e1ae:	e003      	b.n	800e1b8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800e1b0:	68bb      	ldr	r3, [r7, #8]
 800e1b2:	681a      	ldr	r2, [r3, #0]
 800e1b4:	69fb      	ldr	r3, [r7, #28]
 800e1b6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800e1b8:	69fb      	ldr	r3, [r7, #28]
 800e1ba:	2200      	movs	r2, #0
 800e1bc:	729a      	strb	r2, [r3, #10]
 800e1be:	2200      	movs	r2, #0
 800e1c0:	72da      	strb	r2, [r3, #11]
 800e1c2:	e008      	b.n	800e1d6 <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	685b      	ldr	r3, [r3, #4]
 800e1c8:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800e1ca:	69fb      	ldr	r3, [r7, #28]
 800e1cc:	691b      	ldr	r3, [r3, #16]
 800e1ce:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800e1d0:	f107 0314 	add.w	r3, r7, #20
 800e1d4:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800e1d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d00c      	beq.n	800e1f8 <ip4_output_if_src+0x120>
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	891a      	ldrh	r2, [r3, #8]
 800e1e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800e1e6:	429a      	cmp	r2, r3
 800e1e8:	d906      	bls.n	800e1f8 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 800e1ea:	687a      	ldr	r2, [r7, #4]
 800e1ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e1ee:	68f8      	ldr	r0, [r7, #12]
 800e1f0:	f000 fd08 	bl	800ec04 <ip4_frag>
 800e1f4:	4603      	mov	r3, r0
 800e1f6:	e006      	b.n	800e206 <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800e1f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1fa:	695b      	ldr	r3, [r3, #20]
 800e1fc:	687a      	ldr	r2, [r7, #4]
 800e1fe:	68f9      	ldr	r1, [r7, #12]
 800e200:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e202:	4798      	blx	r3
 800e204:	4603      	mov	r3, r0
}
 800e206:	4618      	mov	r0, r3
 800e208:	3720      	adds	r7, #32
 800e20a:	46bd      	mov	sp, r7
 800e20c:	bd80      	pop	{r7, pc}
 800e20e:	bf00      	nop
 800e210:	08011850 	.word	0x08011850
 800e214:	08011884 	.word	0x08011884
 800e218:	08011890 	.word	0x08011890
 800e21c:	080118b8 	.word	0x080118b8
 800e220:	200082f2 	.word	0x200082f2
 800e224:	08011c74 	.word	0x08011c74

0800e228 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800e228:	b480      	push	{r7}
 800e22a:	b085      	sub	sp, #20
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
 800e230:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e23c:	d002      	beq.n	800e244 <ip4_addr_isbroadcast_u32+0x1c>
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d101      	bne.n	800e248 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800e244:	2301      	movs	r3, #1
 800e246:	e02a      	b.n	800e29e <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800e24e:	f003 0302 	and.w	r3, r3, #2
 800e252:	2b00      	cmp	r3, #0
 800e254:	d101      	bne.n	800e25a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800e256:	2300      	movs	r3, #0
 800e258:	e021      	b.n	800e29e <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800e25a:	683b      	ldr	r3, [r7, #0]
 800e25c:	3304      	adds	r3, #4
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	687a      	ldr	r2, [r7, #4]
 800e262:	429a      	cmp	r2, r3
 800e264:	d101      	bne.n	800e26a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800e266:	2300      	movs	r3, #0
 800e268:	e019      	b.n	800e29e <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800e26a:	68fa      	ldr	r2, [r7, #12]
 800e26c:	683b      	ldr	r3, [r7, #0]
 800e26e:	3304      	adds	r3, #4
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	405a      	eors	r2, r3
 800e274:	683b      	ldr	r3, [r7, #0]
 800e276:	3308      	adds	r3, #8
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	4013      	ands	r3, r2
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d10d      	bne.n	800e29c <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800e280:	683b      	ldr	r3, [r7, #0]
 800e282:	3308      	adds	r3, #8
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	43da      	mvns	r2, r3
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	3308      	adds	r3, #8
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800e294:	429a      	cmp	r2, r3
 800e296:	d101      	bne.n	800e29c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800e298:	2301      	movs	r3, #1
 800e29a:	e000      	b.n	800e29e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800e29c:	2300      	movs	r3, #0
  }
}
 800e29e:	4618      	mov	r0, r3
 800e2a0:	3714      	adds	r7, #20
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	bc80      	pop	{r7}
 800e2a6:	4770      	bx	lr

0800e2a8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b084      	sub	sp, #16
 800e2ac:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800e2ae:	2300      	movs	r3, #0
 800e2b0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800e2b2:	4b12      	ldr	r3, [pc, #72]	@ (800e2fc <ip_reass_tmr+0x54>)
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800e2b8:	e018      	b.n	800e2ec <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	7fdb      	ldrb	r3, [r3, #31]
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d00b      	beq.n	800e2da <ip_reass_tmr+0x32>
      r->timer--;
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	7fdb      	ldrb	r3, [r3, #31]
 800e2c6:	3b01      	subs	r3, #1
 800e2c8:	b2da      	uxtb	r2, r3
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	60fb      	str	r3, [r7, #12]
 800e2d8:	e008      	b.n	800e2ec <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800e2e4:	68b9      	ldr	r1, [r7, #8]
 800e2e6:	6878      	ldr	r0, [r7, #4]
 800e2e8:	f000 f80a 	bl	800e300 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d1e3      	bne.n	800e2ba <ip_reass_tmr+0x12>
     }
   }
}
 800e2f2:	bf00      	nop
 800e2f4:	bf00      	nop
 800e2f6:	3710      	adds	r7, #16
 800e2f8:	46bd      	mov	sp, r7
 800e2fa:	bd80      	pop	{r7, pc}
 800e2fc:	200082f4 	.word	0x200082f4

0800e300 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800e300:	b580      	push	{r7, lr}
 800e302:	b088      	sub	sp, #32
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
 800e308:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800e30a:	2300      	movs	r3, #0
 800e30c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800e30e:	683a      	ldr	r2, [r7, #0]
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	429a      	cmp	r2, r3
 800e314:	d105      	bne.n	800e322 <ip_reass_free_complete_datagram+0x22>
 800e316:	4b45      	ldr	r3, [pc, #276]	@ (800e42c <ip_reass_free_complete_datagram+0x12c>)
 800e318:	22ab      	movs	r2, #171	@ 0xab
 800e31a:	4945      	ldr	r1, [pc, #276]	@ (800e430 <ip_reass_free_complete_datagram+0x130>)
 800e31c:	4845      	ldr	r0, [pc, #276]	@ (800e434 <ip_reass_free_complete_datagram+0x134>)
 800e31e:	f000 ff2f 	bl	800f180 <iprintf>
  if (prev != NULL) {
 800e322:	683b      	ldr	r3, [r7, #0]
 800e324:	2b00      	cmp	r3, #0
 800e326:	d00a      	beq.n	800e33e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800e328:	683b      	ldr	r3, [r7, #0]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	687a      	ldr	r2, [r7, #4]
 800e32e:	429a      	cmp	r2, r3
 800e330:	d005      	beq.n	800e33e <ip_reass_free_complete_datagram+0x3e>
 800e332:	4b3e      	ldr	r3, [pc, #248]	@ (800e42c <ip_reass_free_complete_datagram+0x12c>)
 800e334:	22ad      	movs	r2, #173	@ 0xad
 800e336:	4940      	ldr	r1, [pc, #256]	@ (800e438 <ip_reass_free_complete_datagram+0x138>)
 800e338:	483e      	ldr	r0, [pc, #248]	@ (800e434 <ip_reass_free_complete_datagram+0x134>)
 800e33a:	f000 ff21 	bl	800f180 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	685b      	ldr	r3, [r3, #4]
 800e342:	685b      	ldr	r3, [r3, #4]
 800e344:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800e346:	697b      	ldr	r3, [r7, #20]
 800e348:	889b      	ldrh	r3, [r3, #4]
 800e34a:	b29b      	uxth	r3, r3
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d12a      	bne.n	800e3a6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	685b      	ldr	r3, [r3, #4]
 800e354:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800e356:	697b      	ldr	r3, [r7, #20]
 800e358:	681a      	ldr	r2, [r3, #0]
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800e35e:	69bb      	ldr	r3, [r7, #24]
 800e360:	6858      	ldr	r0, [r3, #4]
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	3308      	adds	r3, #8
 800e366:	2214      	movs	r2, #20
 800e368:	4619      	mov	r1, r3
 800e36a:	f000 ffe4 	bl	800f336 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800e36e:	2101      	movs	r1, #1
 800e370:	69b8      	ldr	r0, [r7, #24]
 800e372:	f7ff fc67 	bl	800dc44 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800e376:	69b8      	ldr	r0, [r7, #24]
 800e378:	f7f9 fa58 	bl	800782c <pbuf_clen>
 800e37c:	4603      	mov	r3, r0
 800e37e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800e380:	8bfa      	ldrh	r2, [r7, #30]
 800e382:	8a7b      	ldrh	r3, [r7, #18]
 800e384:	4413      	add	r3, r2
 800e386:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e38a:	db05      	blt.n	800e398 <ip_reass_free_complete_datagram+0x98>
 800e38c:	4b27      	ldr	r3, [pc, #156]	@ (800e42c <ip_reass_free_complete_datagram+0x12c>)
 800e38e:	22bc      	movs	r2, #188	@ 0xbc
 800e390:	492a      	ldr	r1, [pc, #168]	@ (800e43c <ip_reass_free_complete_datagram+0x13c>)
 800e392:	4828      	ldr	r0, [pc, #160]	@ (800e434 <ip_reass_free_complete_datagram+0x134>)
 800e394:	f000 fef4 	bl	800f180 <iprintf>
    pbufs_freed += clen;
 800e398:	8bfa      	ldrh	r2, [r7, #30]
 800e39a:	8a7b      	ldrh	r3, [r7, #18]
 800e39c:	4413      	add	r3, r2
 800e39e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800e3a0:	69b8      	ldr	r0, [r7, #24]
 800e3a2:	f7f9 f9af 	bl	8007704 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	685b      	ldr	r3, [r3, #4]
 800e3aa:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800e3ac:	e01f      	b.n	800e3ee <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800e3ae:	69bb      	ldr	r3, [r7, #24]
 800e3b0:	685b      	ldr	r3, [r3, #4]
 800e3b2:	617b      	str	r3, [r7, #20]
    pcur = p;
 800e3b4:	69bb      	ldr	r3, [r7, #24]
 800e3b6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800e3b8:	697b      	ldr	r3, [r7, #20]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800e3be:	68f8      	ldr	r0, [r7, #12]
 800e3c0:	f7f9 fa34 	bl	800782c <pbuf_clen>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800e3c8:	8bfa      	ldrh	r2, [r7, #30]
 800e3ca:	8a7b      	ldrh	r3, [r7, #18]
 800e3cc:	4413      	add	r3, r2
 800e3ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e3d2:	db05      	blt.n	800e3e0 <ip_reass_free_complete_datagram+0xe0>
 800e3d4:	4b15      	ldr	r3, [pc, #84]	@ (800e42c <ip_reass_free_complete_datagram+0x12c>)
 800e3d6:	22cc      	movs	r2, #204	@ 0xcc
 800e3d8:	4918      	ldr	r1, [pc, #96]	@ (800e43c <ip_reass_free_complete_datagram+0x13c>)
 800e3da:	4816      	ldr	r0, [pc, #88]	@ (800e434 <ip_reass_free_complete_datagram+0x134>)
 800e3dc:	f000 fed0 	bl	800f180 <iprintf>
    pbufs_freed += clen;
 800e3e0:	8bfa      	ldrh	r2, [r7, #30]
 800e3e2:	8a7b      	ldrh	r3, [r7, #18]
 800e3e4:	4413      	add	r3, r2
 800e3e6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800e3e8:	68f8      	ldr	r0, [r7, #12]
 800e3ea:	f7f9 f98b 	bl	8007704 <pbuf_free>
  while (p != NULL) {
 800e3ee:	69bb      	ldr	r3, [r7, #24]
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d1dc      	bne.n	800e3ae <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800e3f4:	6839      	ldr	r1, [r7, #0]
 800e3f6:	6878      	ldr	r0, [r7, #4]
 800e3f8:	f000 f8c2 	bl	800e580 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 800e3fc:	4b10      	ldr	r3, [pc, #64]	@ (800e440 <ip_reass_free_complete_datagram+0x140>)
 800e3fe:	881b      	ldrh	r3, [r3, #0]
 800e400:	8bfa      	ldrh	r2, [r7, #30]
 800e402:	429a      	cmp	r2, r3
 800e404:	d905      	bls.n	800e412 <ip_reass_free_complete_datagram+0x112>
 800e406:	4b09      	ldr	r3, [pc, #36]	@ (800e42c <ip_reass_free_complete_datagram+0x12c>)
 800e408:	22d2      	movs	r2, #210	@ 0xd2
 800e40a:	490e      	ldr	r1, [pc, #56]	@ (800e444 <ip_reass_free_complete_datagram+0x144>)
 800e40c:	4809      	ldr	r0, [pc, #36]	@ (800e434 <ip_reass_free_complete_datagram+0x134>)
 800e40e:	f000 feb7 	bl	800f180 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 800e412:	4b0b      	ldr	r3, [pc, #44]	@ (800e440 <ip_reass_free_complete_datagram+0x140>)
 800e414:	881a      	ldrh	r2, [r3, #0]
 800e416:	8bfb      	ldrh	r3, [r7, #30]
 800e418:	1ad3      	subs	r3, r2, r3
 800e41a:	b29a      	uxth	r2, r3
 800e41c:	4b08      	ldr	r3, [pc, #32]	@ (800e440 <ip_reass_free_complete_datagram+0x140>)
 800e41e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800e420:	8bfb      	ldrh	r3, [r7, #30]
}
 800e422:	4618      	mov	r0, r3
 800e424:	3720      	adds	r7, #32
 800e426:	46bd      	mov	sp, r7
 800e428:	bd80      	pop	{r7, pc}
 800e42a:	bf00      	nop
 800e42c:	080118e8 	.word	0x080118e8
 800e430:	08011924 	.word	0x08011924
 800e434:	08011930 	.word	0x08011930
 800e438:	08011958 	.word	0x08011958
 800e43c:	0801196c 	.word	0x0801196c
 800e440:	200082f8 	.word	0x200082f8
 800e444:	0801198c 	.word	0x0801198c

0800e448 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b08a      	sub	sp, #40	@ 0x28
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
 800e450:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800e452:	2300      	movs	r3, #0
 800e454:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800e456:	2300      	movs	r3, #0
 800e458:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800e45a:	2300      	movs	r3, #0
 800e45c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800e45e:	2300      	movs	r3, #0
 800e460:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800e462:	2300      	movs	r3, #0
 800e464:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800e466:	4b28      	ldr	r3, [pc, #160]	@ (800e508 <ip_reass_remove_oldest_datagram+0xc0>)
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800e46c:	e030      	b.n	800e4d0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800e46e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e470:	695a      	ldr	r2, [r3, #20]
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	68db      	ldr	r3, [r3, #12]
 800e476:	429a      	cmp	r2, r3
 800e478:	d10c      	bne.n	800e494 <ip_reass_remove_oldest_datagram+0x4c>
 800e47a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e47c:	699a      	ldr	r2, [r3, #24]
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	691b      	ldr	r3, [r3, #16]
 800e482:	429a      	cmp	r2, r3
 800e484:	d106      	bne.n	800e494 <ip_reass_remove_oldest_datagram+0x4c>
 800e486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e488:	899a      	ldrh	r2, [r3, #12]
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	889b      	ldrh	r3, [r3, #4]
 800e48e:	b29b      	uxth	r3, r3
 800e490:	429a      	cmp	r2, r3
 800e492:	d014      	beq.n	800e4be <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800e494:	693b      	ldr	r3, [r7, #16]
 800e496:	3301      	adds	r3, #1
 800e498:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800e49a:	6a3b      	ldr	r3, [r7, #32]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d104      	bne.n	800e4aa <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800e4a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4a2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800e4a4:	69fb      	ldr	r3, [r7, #28]
 800e4a6:	61bb      	str	r3, [r7, #24]
 800e4a8:	e009      	b.n	800e4be <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800e4aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4ac:	7fda      	ldrb	r2, [r3, #31]
 800e4ae:	6a3b      	ldr	r3, [r7, #32]
 800e4b0:	7fdb      	ldrb	r3, [r3, #31]
 800e4b2:	429a      	cmp	r2, r3
 800e4b4:	d803      	bhi.n	800e4be <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800e4b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4b8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800e4ba:	69fb      	ldr	r3, [r7, #28]
 800e4bc:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 800e4be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d001      	beq.n	800e4ca <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 800e4c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4c8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 800e4ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800e4d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d1cb      	bne.n	800e46e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 800e4d6:	6a3b      	ldr	r3, [r7, #32]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d008      	beq.n	800e4ee <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800e4dc:	69b9      	ldr	r1, [r7, #24]
 800e4de:	6a38      	ldr	r0, [r7, #32]
 800e4e0:	f7ff ff0e 	bl	800e300 <ip_reass_free_complete_datagram>
 800e4e4:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 800e4e6:	697a      	ldr	r2, [r7, #20]
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	4413      	add	r3, r2
 800e4ec:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800e4ee:	697a      	ldr	r2, [r7, #20]
 800e4f0:	683b      	ldr	r3, [r7, #0]
 800e4f2:	429a      	cmp	r2, r3
 800e4f4:	da02      	bge.n	800e4fc <ip_reass_remove_oldest_datagram+0xb4>
 800e4f6:	693b      	ldr	r3, [r7, #16]
 800e4f8:	2b01      	cmp	r3, #1
 800e4fa:	dcac      	bgt.n	800e456 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 800e4fc:	697b      	ldr	r3, [r7, #20]
}
 800e4fe:	4618      	mov	r0, r3
 800e500:	3728      	adds	r7, #40	@ 0x28
 800e502:	46bd      	mov	sp, r7
 800e504:	bd80      	pop	{r7, pc}
 800e506:	bf00      	nop
 800e508:	200082f4 	.word	0x200082f4

0800e50c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 800e50c:	b580      	push	{r7, lr}
 800e50e:	b084      	sub	sp, #16
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
 800e514:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800e516:	2004      	movs	r0, #4
 800e518:	f7f8 faca 	bl	8006ab0 <memp_malloc>
 800e51c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	2b00      	cmp	r3, #0
 800e522:	d110      	bne.n	800e546 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800e524:	6839      	ldr	r1, [r7, #0]
 800e526:	6878      	ldr	r0, [r7, #4]
 800e528:	f7ff ff8e 	bl	800e448 <ip_reass_remove_oldest_datagram>
 800e52c:	4602      	mov	r2, r0
 800e52e:	683b      	ldr	r3, [r7, #0]
 800e530:	4293      	cmp	r3, r2
 800e532:	dc03      	bgt.n	800e53c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800e534:	2004      	movs	r0, #4
 800e536:	f7f8 fabb 	bl	8006ab0 <memp_malloc>
 800e53a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d101      	bne.n	800e546 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 800e542:	2300      	movs	r3, #0
 800e544:	e016      	b.n	800e574 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800e546:	2220      	movs	r2, #32
 800e548:	2100      	movs	r1, #0
 800e54a:	68f8      	ldr	r0, [r7, #12]
 800e54c:	f000 fe7d 	bl	800f24a <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	2203      	movs	r2, #3
 800e554:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 800e556:	4b09      	ldr	r3, [pc, #36]	@ (800e57c <ip_reass_enqueue_new_datagram+0x70>)
 800e558:	681a      	ldr	r2, [r3, #0]
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 800e55e:	4a07      	ldr	r2, [pc, #28]	@ (800e57c <ip_reass_enqueue_new_datagram+0x70>)
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	3308      	adds	r3, #8
 800e568:	2214      	movs	r2, #20
 800e56a:	6879      	ldr	r1, [r7, #4]
 800e56c:	4618      	mov	r0, r3
 800e56e:	f000 fee2 	bl	800f336 <memcpy>
  return ipr;
 800e572:	68fb      	ldr	r3, [r7, #12]
}
 800e574:	4618      	mov	r0, r3
 800e576:	3710      	adds	r7, #16
 800e578:	46bd      	mov	sp, r7
 800e57a:	bd80      	pop	{r7, pc}
 800e57c:	200082f4 	.word	0x200082f4

0800e580 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800e580:	b580      	push	{r7, lr}
 800e582:	b082      	sub	sp, #8
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
 800e588:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800e58a:	4b10      	ldr	r3, [pc, #64]	@ (800e5cc <ip_reass_dequeue_datagram+0x4c>)
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	687a      	ldr	r2, [r7, #4]
 800e590:	429a      	cmp	r2, r3
 800e592:	d104      	bne.n	800e59e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	4a0c      	ldr	r2, [pc, #48]	@ (800e5cc <ip_reass_dequeue_datagram+0x4c>)
 800e59a:	6013      	str	r3, [r2, #0]
 800e59c:	e00d      	b.n	800e5ba <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d106      	bne.n	800e5b2 <ip_reass_dequeue_datagram+0x32>
 800e5a4:	4b0a      	ldr	r3, [pc, #40]	@ (800e5d0 <ip_reass_dequeue_datagram+0x50>)
 800e5a6:	f240 1245 	movw	r2, #325	@ 0x145
 800e5aa:	490a      	ldr	r1, [pc, #40]	@ (800e5d4 <ip_reass_dequeue_datagram+0x54>)
 800e5ac:	480a      	ldr	r0, [pc, #40]	@ (800e5d8 <ip_reass_dequeue_datagram+0x58>)
 800e5ae:	f000 fde7 	bl	800f180 <iprintf>
    prev->next = ipr->next;
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	681a      	ldr	r2, [r3, #0]
 800e5b6:	683b      	ldr	r3, [r7, #0]
 800e5b8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800e5ba:	6879      	ldr	r1, [r7, #4]
 800e5bc:	2004      	movs	r0, #4
 800e5be:	f7f8 fac3 	bl	8006b48 <memp_free>
}
 800e5c2:	bf00      	nop
 800e5c4:	3708      	adds	r7, #8
 800e5c6:	46bd      	mov	sp, r7
 800e5c8:	bd80      	pop	{r7, pc}
 800e5ca:	bf00      	nop
 800e5cc:	200082f4 	.word	0x200082f4
 800e5d0:	080118e8 	.word	0x080118e8
 800e5d4:	080119a8 	.word	0x080119a8
 800e5d8:	08011930 	.word	0x08011930

0800e5dc <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 800e5dc:	b580      	push	{r7, lr}
 800e5de:	b08c      	sub	sp, #48	@ 0x30
 800e5e0:	af00      	add	r7, sp, #0
 800e5e2:	60f8      	str	r0, [r7, #12]
 800e5e4:	60b9      	str	r1, [r7, #8]
 800e5e6:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 800e5ec:	2301      	movs	r3, #1
 800e5ee:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 800e5f0:	68bb      	ldr	r3, [r7, #8]
 800e5f2:	685b      	ldr	r3, [r3, #4]
 800e5f4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800e5f6:	69fb      	ldr	r3, [r7, #28]
 800e5f8:	885b      	ldrh	r3, [r3, #2]
 800e5fa:	b29b      	uxth	r3, r3
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	f7f7 feae 	bl	800635e <lwip_htons>
 800e602:	4603      	mov	r3, r0
 800e604:	461a      	mov	r2, r3
 800e606:	69fb      	ldr	r3, [r7, #28]
 800e608:	781b      	ldrb	r3, [r3, #0]
 800e60a:	f003 030f 	and.w	r3, r3, #15
 800e60e:	b29b      	uxth	r3, r3
 800e610:	009b      	lsls	r3, r3, #2
 800e612:	b29b      	uxth	r3, r3
 800e614:	1ad3      	subs	r3, r2, r3
 800e616:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800e618:	69fb      	ldr	r3, [r7, #28]
 800e61a:	88db      	ldrh	r3, [r3, #6]
 800e61c:	b29b      	uxth	r3, r3
 800e61e:	4618      	mov	r0, r3
 800e620:	f7f7 fe9d 	bl	800635e <lwip_htons>
 800e624:	4603      	mov	r3, r0
 800e626:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e62a:	b29b      	uxth	r3, r3
 800e62c:	00db      	lsls	r3, r3, #3
 800e62e:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 800e630:	68bb      	ldr	r3, [r7, #8]
 800e632:	685b      	ldr	r3, [r3, #4]
 800e634:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 800e636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e638:	2200      	movs	r2, #0
 800e63a:	701a      	strb	r2, [r3, #0]
 800e63c:	2200      	movs	r2, #0
 800e63e:	705a      	strb	r2, [r3, #1]
 800e640:	2200      	movs	r2, #0
 800e642:	709a      	strb	r2, [r3, #2]
 800e644:	2200      	movs	r2, #0
 800e646:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 800e648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e64a:	8b3a      	ldrh	r2, [r7, #24]
 800e64c:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 800e64e:	8b3a      	ldrh	r2, [r7, #24]
 800e650:	8b7b      	ldrh	r3, [r7, #26]
 800e652:	4413      	add	r3, r2
 800e654:	b29a      	uxth	r2, r3
 800e656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e658:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	685b      	ldr	r3, [r3, #4]
 800e65e:	627b      	str	r3, [r7, #36]	@ 0x24
 800e660:	e061      	b.n	800e726 <ip_reass_chain_frag_into_datagram_and_validate+0x14a>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 800e662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e664:	685b      	ldr	r3, [r3, #4]
 800e666:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 800e668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e66a:	889b      	ldrh	r3, [r3, #4]
 800e66c:	b29a      	uxth	r2, r3
 800e66e:	697b      	ldr	r3, [r7, #20]
 800e670:	889b      	ldrh	r3, [r3, #4]
 800e672:	b29b      	uxth	r3, r3
 800e674:	429a      	cmp	r2, r3
 800e676:	d232      	bcs.n	800e6de <ip_reass_chain_frag_into_datagram_and_validate+0x102>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 800e678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e67a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e67c:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 800e67e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e680:	2b00      	cmp	r3, #0
 800e682:	d01f      	beq.n	800e6c4 <ip_reass_chain_frag_into_datagram_and_validate+0xe8>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800e684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e686:	889b      	ldrh	r3, [r3, #4]
 800e688:	b29a      	uxth	r2, r3
 800e68a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e68c:	88db      	ldrh	r3, [r3, #6]
 800e68e:	b29b      	uxth	r3, r3
 800e690:	429a      	cmp	r2, r3
 800e692:	f0c0 80e3 	bcc.w	800e85c <ip_reass_chain_frag_into_datagram_and_validate+0x280>
 800e696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e698:	88db      	ldrh	r3, [r3, #6]
 800e69a:	b29a      	uxth	r2, r3
 800e69c:	697b      	ldr	r3, [r7, #20]
 800e69e:	889b      	ldrh	r3, [r3, #4]
 800e6a0:	b29b      	uxth	r3, r3
 800e6a2:	429a      	cmp	r2, r3
 800e6a4:	f200 80da 	bhi.w	800e85c <ip_reass_chain_frag_into_datagram_and_validate+0x280>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 800e6a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6aa:	68ba      	ldr	r2, [r7, #8]
 800e6ac:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 800e6ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6b0:	88db      	ldrh	r3, [r3, #6]
 800e6b2:	b29a      	uxth	r2, r3
 800e6b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6b6:	889b      	ldrh	r3, [r3, #4]
 800e6b8:	b29b      	uxth	r3, r3
 800e6ba:	429a      	cmp	r2, r3
 800e6bc:	d037      	beq.n	800e72e <ip_reass_chain_frag_into_datagram_and_validate+0x152>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800e6be:	2300      	movs	r3, #0
 800e6c0:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 800e6c2:	e034      	b.n	800e72e <ip_reass_chain_frag_into_datagram_and_validate+0x152>
        if (iprh->end > iprh_tmp->start) {
 800e6c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6c6:	88db      	ldrh	r3, [r3, #6]
 800e6c8:	b29a      	uxth	r2, r3
 800e6ca:	697b      	ldr	r3, [r7, #20]
 800e6cc:	889b      	ldrh	r3, [r3, #4]
 800e6ce:	b29b      	uxth	r3, r3
 800e6d0:	429a      	cmp	r2, r3
 800e6d2:	f200 80c5 	bhi.w	800e860 <ip_reass_chain_frag_into_datagram_and_validate+0x284>
        ipr->p = new_p;
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	68ba      	ldr	r2, [r7, #8]
 800e6da:	605a      	str	r2, [r3, #4]
      break;
 800e6dc:	e027      	b.n	800e72e <ip_reass_chain_frag_into_datagram_and_validate+0x152>
    } else if (iprh->start == iprh_tmp->start) {
 800e6de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6e0:	889b      	ldrh	r3, [r3, #4]
 800e6e2:	b29a      	uxth	r2, r3
 800e6e4:	697b      	ldr	r3, [r7, #20]
 800e6e6:	889b      	ldrh	r3, [r3, #4]
 800e6e8:	b29b      	uxth	r3, r3
 800e6ea:	429a      	cmp	r2, r3
 800e6ec:	f000 80ba 	beq.w	800e864 <ip_reass_chain_frag_into_datagram_and_validate+0x288>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 800e6f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6f2:	889b      	ldrh	r3, [r3, #4]
 800e6f4:	b29a      	uxth	r2, r3
 800e6f6:	697b      	ldr	r3, [r7, #20]
 800e6f8:	88db      	ldrh	r3, [r3, #6]
 800e6fa:	b29b      	uxth	r3, r3
 800e6fc:	429a      	cmp	r2, r3
 800e6fe:	f0c0 80b3 	bcc.w	800e868 <ip_reass_chain_frag_into_datagram_and_validate+0x28c>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 800e702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e704:	2b00      	cmp	r3, #0
 800e706:	d009      	beq.n	800e71c <ip_reass_chain_frag_into_datagram_and_validate+0x140>
        if (iprh_prev->end != iprh_tmp->start) {
 800e708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e70a:	88db      	ldrh	r3, [r3, #6]
 800e70c:	b29a      	uxth	r2, r3
 800e70e:	697b      	ldr	r3, [r7, #20]
 800e710:	889b      	ldrh	r3, [r3, #4]
 800e712:	b29b      	uxth	r3, r3
 800e714:	429a      	cmp	r2, r3
 800e716:	d001      	beq.n	800e71c <ip_reass_chain_frag_into_datagram_and_validate+0x140>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800e718:	2300      	movs	r3, #0
 800e71a:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 800e71c:	697b      	ldr	r3, [r7, #20]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 800e722:	697b      	ldr	r3, [r7, #20]
 800e724:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 800e726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d19a      	bne.n	800e662 <ip_reass_chain_frag_into_datagram_and_validate+0x86>
 800e72c:	e000      	b.n	800e730 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
      break;
 800e72e:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 800e730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e732:	2b00      	cmp	r3, #0
 800e734:	d12d      	bne.n	800e792 <ip_reass_chain_frag_into_datagram_and_validate+0x1b6>
    if (iprh_prev != NULL) {
 800e736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d01c      	beq.n	800e776 <ip_reass_chain_frag_into_datagram_and_validate+0x19a>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800e73c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e73e:	88db      	ldrh	r3, [r3, #6]
 800e740:	b29a      	uxth	r2, r3
 800e742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e744:	889b      	ldrh	r3, [r3, #4]
 800e746:	b29b      	uxth	r3, r3
 800e748:	429a      	cmp	r2, r3
 800e74a:	d906      	bls.n	800e75a <ip_reass_chain_frag_into_datagram_and_validate+0x17e>
 800e74c:	4b51      	ldr	r3, [pc, #324]	@ (800e894 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e74e:	f240 12ab 	movw	r2, #427	@ 0x1ab
 800e752:	4951      	ldr	r1, [pc, #324]	@ (800e898 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800e754:	4851      	ldr	r0, [pc, #324]	@ (800e89c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e756:	f000 fd13 	bl	800f180 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 800e75a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e75c:	68ba      	ldr	r2, [r7, #8]
 800e75e:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 800e760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e762:	88db      	ldrh	r3, [r3, #6]
 800e764:	b29a      	uxth	r2, r3
 800e766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e768:	889b      	ldrh	r3, [r3, #4]
 800e76a:	b29b      	uxth	r3, r3
 800e76c:	429a      	cmp	r2, r3
 800e76e:	d010      	beq.n	800e792 <ip_reass_chain_frag_into_datagram_and_validate+0x1b6>
        valid = 0;
 800e770:	2300      	movs	r3, #0
 800e772:	623b      	str	r3, [r7, #32]
 800e774:	e00d      	b.n	800e792 <ip_reass_chain_frag_into_datagram_and_validate+0x1b6>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	685b      	ldr	r3, [r3, #4]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d006      	beq.n	800e78c <ip_reass_chain_frag_into_datagram_and_validate+0x1b0>
 800e77e:	4b45      	ldr	r3, [pc, #276]	@ (800e894 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e780:	f240 12b3 	movw	r2, #435	@ 0x1b3
 800e784:	4946      	ldr	r1, [pc, #280]	@ (800e8a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800e786:	4845      	ldr	r0, [pc, #276]	@ (800e89c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e788:	f000 fcfa 	bl	800f180 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	68ba      	ldr	r2, [r7, #8]
 800e790:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	2b00      	cmp	r3, #0
 800e796:	d105      	bne.n	800e7a4 <ip_reass_chain_frag_into_datagram_and_validate+0x1c8>
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	7f9b      	ldrb	r3, [r3, #30]
 800e79c:	f003 0301 	and.w	r3, r3, #1
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d059      	beq.n	800e858 <ip_reass_chain_frag_into_datagram_and_validate+0x27c>
    /* and had no holes so far */
    if (valid) {
 800e7a4:	6a3b      	ldr	r3, [r7, #32]
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d04f      	beq.n	800e84a <ip_reass_chain_frag_into_datagram_and_validate+0x26e>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	685b      	ldr	r3, [r3, #4]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d006      	beq.n	800e7c0 <ip_reass_chain_frag_into_datagram_and_validate+0x1e4>
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	685b      	ldr	r3, [r3, #4]
 800e7b6:	685b      	ldr	r3, [r3, #4]
 800e7b8:	889b      	ldrh	r3, [r3, #4]
 800e7ba:	b29b      	uxth	r3, r3
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d002      	beq.n	800e7c6 <ip_reass_chain_frag_into_datagram_and_validate+0x1ea>
        valid = 0;
 800e7c0:	2300      	movs	r3, #0
 800e7c2:	623b      	str	r3, [r7, #32]
 800e7c4:	e041      	b.n	800e84a <ip_reass_chain_frag_into_datagram_and_validate+0x26e>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 800e7c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7c8:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 800e7ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800e7d0:	e012      	b.n	800e7f8 <ip_reass_chain_frag_into_datagram_and_validate+0x21c>
          iprh = (struct ip_reass_helper*)q->payload;
 800e7d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7d4:	685b      	ldr	r3, [r3, #4]
 800e7d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 800e7d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7da:	88db      	ldrh	r3, [r3, #6]
 800e7dc:	b29a      	uxth	r2, r3
 800e7de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7e0:	889b      	ldrh	r3, [r3, #4]
 800e7e2:	b29b      	uxth	r3, r3
 800e7e4:	429a      	cmp	r2, r3
 800e7e6:	d002      	beq.n	800e7ee <ip_reass_chain_frag_into_datagram_and_validate+0x212>
            valid = 0;
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	623b      	str	r3, [r7, #32]
            break;
 800e7ec:	e007      	b.n	800e7fe <ip_reass_chain_frag_into_datagram_and_validate+0x222>
          }
          iprh_prev = iprh;
 800e7ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7f0:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 800e7f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800e7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d1e9      	bne.n	800e7d2 <ip_reass_chain_frag_into_datagram_and_validate+0x1f6>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 800e7fe:	6a3b      	ldr	r3, [r7, #32]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d022      	beq.n	800e84a <ip_reass_chain_frag_into_datagram_and_validate+0x26e>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	685b      	ldr	r3, [r3, #4]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d106      	bne.n	800e81a <ip_reass_chain_frag_into_datagram_and_validate+0x23e>
 800e80c:	4b21      	ldr	r3, [pc, #132]	@ (800e894 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e80e:	f44f 72ea 	mov.w	r2, #468	@ 0x1d4
 800e812:	4924      	ldr	r1, [pc, #144]	@ (800e8a4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800e814:	4821      	ldr	r0, [pc, #132]	@ (800e89c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e816:	f000 fcb3 	bl	800f180 <iprintf>
          LWIP_ASSERT("sanity check",
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	685b      	ldr	r3, [r3, #4]
 800e81e:	685b      	ldr	r3, [r3, #4]
 800e820:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e822:	429a      	cmp	r2, r3
 800e824:	d106      	bne.n	800e834 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
 800e826:	4b1b      	ldr	r3, [pc, #108]	@ (800e894 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e828:	f240 12d5 	movw	r2, #469	@ 0x1d5
 800e82c:	491d      	ldr	r1, [pc, #116]	@ (800e8a4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800e82e:	481b      	ldr	r0, [pc, #108]	@ (800e89c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e830:	f000 fca6 	bl	800f180 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800e834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d006      	beq.n	800e84a <ip_reass_chain_frag_into_datagram_and_validate+0x26e>
 800e83c:	4b15      	ldr	r3, [pc, #84]	@ (800e894 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800e83e:	f240 12d7 	movw	r2, #471	@ 0x1d7
 800e842:	4919      	ldr	r1, [pc, #100]	@ (800e8a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800e844:	4815      	ldr	r0, [pc, #84]	@ (800e89c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800e846:	f000 fc9b 	bl	800f180 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 800e84a:	6a3b      	ldr	r3, [r7, #32]
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	bf14      	ite	ne
 800e850:	2301      	movne	r3, #1
 800e852:	2300      	moveq	r3, #0
 800e854:	b2db      	uxtb	r3, r3
 800e856:	e018      	b.n	800e88a <ip_reass_chain_frag_into_datagram_and_validate+0x2ae>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800e858:	2300      	movs	r3, #0
 800e85a:	e016      	b.n	800e88a <ip_reass_chain_frag_into_datagram_and_validate+0x2ae>
          goto freepbuf;
 800e85c:	bf00      	nop
 800e85e:	e004      	b.n	800e86a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
          goto freepbuf;
 800e860:	bf00      	nop
 800e862:	e002      	b.n	800e86a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      goto freepbuf;
 800e864:	bf00      	nop
 800e866:	e000      	b.n	800e86a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      goto freepbuf;
 800e868:	bf00      	nop
#if IP_REASS_CHECK_OVERLAP
freepbuf:
  ip_reass_pbufcount -= pbuf_clen(new_p);
 800e86a:	68b8      	ldr	r0, [r7, #8]
 800e86c:	f7f8 ffde 	bl	800782c <pbuf_clen>
 800e870:	4603      	mov	r3, r0
 800e872:	461a      	mov	r2, r3
 800e874:	4b0d      	ldr	r3, [pc, #52]	@ (800e8ac <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800e876:	881b      	ldrh	r3, [r3, #0]
 800e878:	1a9b      	subs	r3, r3, r2
 800e87a:	b29a      	uxth	r2, r3
 800e87c:	4b0b      	ldr	r3, [pc, #44]	@ (800e8ac <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800e87e:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 800e880:	68b8      	ldr	r0, [r7, #8]
 800e882:	f7f8 ff3f 	bl	8007704 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 800e886:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
#endif /* IP_REASS_CHECK_OVERLAP */
}
 800e88a:	4618      	mov	r0, r3
 800e88c:	3730      	adds	r7, #48	@ 0x30
 800e88e:	46bd      	mov	sp, r7
 800e890:	bd80      	pop	{r7, pc}
 800e892:	bf00      	nop
 800e894:	080118e8 	.word	0x080118e8
 800e898:	080119c4 	.word	0x080119c4
 800e89c:	08011930 	.word	0x08011930
 800e8a0:	080119e4 	.word	0x080119e4
 800e8a4:	08011a1c 	.word	0x08011a1c
 800e8a8:	08011a2c 	.word	0x08011a2c
 800e8ac:	200082f8 	.word	0x200082f8

0800e8b0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 800e8b0:	b580      	push	{r7, lr}
 800e8b2:	b08e      	sub	sp, #56	@ 0x38
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	685b      	ldr	r3, [r3, #4]
 800e8bc:	62bb      	str	r3, [r7, #40]	@ 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 800e8be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8c0:	781b      	ldrb	r3, [r3, #0]
 800e8c2:	f003 030f 	and.w	r3, r3, #15
 800e8c6:	2b05      	cmp	r3, #5
 800e8c8:	f040 8130 	bne.w	800eb2c <ip4_reass+0x27c>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800e8cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8ce:	88db      	ldrh	r3, [r3, #6]
 800e8d0:	b29b      	uxth	r3, r3
 800e8d2:	4618      	mov	r0, r3
 800e8d4:	f7f7 fd43 	bl	800635e <lwip_htons>
 800e8d8:	4603      	mov	r3, r0
 800e8da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e8de:	b29b      	uxth	r3, r3
 800e8e0:	00db      	lsls	r3, r3, #3
 800e8e2:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800e8e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8e6:	885b      	ldrh	r3, [r3, #2]
 800e8e8:	b29b      	uxth	r3, r3
 800e8ea:	4618      	mov	r0, r3
 800e8ec:	f7f7 fd37 	bl	800635e <lwip_htons>
 800e8f0:	4603      	mov	r3, r0
 800e8f2:	461a      	mov	r2, r3
 800e8f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8f6:	781b      	ldrb	r3, [r3, #0]
 800e8f8:	f003 030f 	and.w	r3, r3, #15
 800e8fc:	b29b      	uxth	r3, r3
 800e8fe:	009b      	lsls	r3, r3, #2
 800e900:	b29b      	uxth	r3, r3
 800e902:	1ad3      	subs	r3, r2, r3
 800e904:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 800e906:	6878      	ldr	r0, [r7, #4]
 800e908:	f7f8 ff90 	bl	800782c <pbuf_clen>
 800e90c:	4603      	mov	r3, r0
 800e90e:	847b      	strh	r3, [r7, #34]	@ 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800e910:	4b8e      	ldr	r3, [pc, #568]	@ (800eb4c <ip4_reass+0x29c>)
 800e912:	881b      	ldrh	r3, [r3, #0]
 800e914:	461a      	mov	r2, r3
 800e916:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e918:	4413      	add	r3, r2
 800e91a:	2b0a      	cmp	r3, #10
 800e91c:	dd10      	ble.n	800e940 <ip4_reass+0x90>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800e91e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e920:	4619      	mov	r1, r3
 800e922:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e924:	f7ff fd90 	bl	800e448 <ip_reass_remove_oldest_datagram>
 800e928:	4603      	mov	r3, r0
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	f000 8100 	beq.w	800eb30 <ip4_reass+0x280>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800e930:	4b86      	ldr	r3, [pc, #536]	@ (800eb4c <ip4_reass+0x29c>)
 800e932:	881b      	ldrh	r3, [r3, #0]
 800e934:	461a      	mov	r2, r3
 800e936:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e938:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800e93a:	2b0a      	cmp	r3, #10
 800e93c:	f300 80f8 	bgt.w	800eb30 <ip4_reass+0x280>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800e940:	4b83      	ldr	r3, [pc, #524]	@ (800eb50 <ip4_reass+0x2a0>)
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	633b      	str	r3, [r7, #48]	@ 0x30
 800e946:	e015      	b.n	800e974 <ip4_reass+0xc4>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800e948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e94a:	695a      	ldr	r2, [r3, #20]
 800e94c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e94e:	68db      	ldr	r3, [r3, #12]
 800e950:	429a      	cmp	r2, r3
 800e952:	d10c      	bne.n	800e96e <ip4_reass+0xbe>
 800e954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e956:	699a      	ldr	r2, [r3, #24]
 800e958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e95a:	691b      	ldr	r3, [r3, #16]
 800e95c:	429a      	cmp	r2, r3
 800e95e:	d106      	bne.n	800e96e <ip4_reass+0xbe>
 800e960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e962:	899a      	ldrh	r2, [r3, #12]
 800e964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e966:	889b      	ldrh	r3, [r3, #4]
 800e968:	b29b      	uxth	r3, r3
 800e96a:	429a      	cmp	r2, r3
 800e96c:	d006      	beq.n	800e97c <ip4_reass+0xcc>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800e96e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	633b      	str	r3, [r7, #48]	@ 0x30
 800e974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e976:	2b00      	cmp	r3, #0
 800e978:	d1e6      	bne.n	800e948 <ip4_reass+0x98>
 800e97a:	e000      	b.n	800e97e <ip4_reass+0xce>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 800e97c:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 800e97e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e980:	2b00      	cmp	r3, #0
 800e982:	d109      	bne.n	800e998 <ip4_reass+0xe8>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 800e984:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e986:	4619      	mov	r1, r3
 800e988:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e98a:	f7ff fdbf 	bl	800e50c <ip_reass_enqueue_new_datagram>
 800e98e:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 800e990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e992:	2b00      	cmp	r3, #0
 800e994:	d11c      	bne.n	800e9d0 <ip4_reass+0x120>
      goto nullreturn;
 800e996:	e0d0      	b.n	800eb3a <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800e998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e99a:	88db      	ldrh	r3, [r3, #6]
 800e99c:	b29b      	uxth	r3, r3
 800e99e:	4618      	mov	r0, r3
 800e9a0:	f7f7 fcdd 	bl	800635e <lwip_htons>
 800e9a4:	4603      	mov	r3, r0
 800e9a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d110      	bne.n	800e9d0 <ip4_reass+0x120>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800e9ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9b0:	89db      	ldrh	r3, [r3, #14]
 800e9b2:	4618      	mov	r0, r3
 800e9b4:	f7f7 fcd3 	bl	800635e <lwip_htons>
 800e9b8:	4603      	mov	r3, r0
 800e9ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d006      	beq.n	800e9d0 <ip4_reass+0x120>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800e9c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9c4:	3308      	adds	r3, #8
 800e9c6:	2214      	movs	r2, #20
 800e9c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	f000 fcb3 	bl	800f336 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800e9d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9d2:	88db      	ldrh	r3, [r3, #6]
 800e9d4:	b29b      	uxth	r3, r3
 800e9d6:	f003 0320 	and.w	r3, r3, #32
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	bf0c      	ite	eq
 800e9de:	2301      	moveq	r3, #1
 800e9e0:	2300      	movne	r3, #0
 800e9e2:	b2db      	uxtb	r3, r3
 800e9e4:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 800e9e6:	69fb      	ldr	r3, [r7, #28]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d00e      	beq.n	800ea0a <ip4_reass+0x15a>
    u16_t datagram_len = (u16_t)(offset + len);
 800e9ec:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800e9ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e9f0:	4413      	add	r3, r2
 800e9f2:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800e9f4:	8b7a      	ldrh	r2, [r7, #26]
 800e9f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e9f8:	429a      	cmp	r2, r3
 800e9fa:	f0c0 809b 	bcc.w	800eb34 <ip4_reass+0x284>
 800e9fe:	8b7b      	ldrh	r3, [r7, #26]
 800ea00:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 800ea04:	4293      	cmp	r3, r2
 800ea06:	f200 8095 	bhi.w	800eb34 <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 800ea0a:	69fa      	ldr	r2, [r7, #28]
 800ea0c:	6879      	ldr	r1, [r7, #4]
 800ea0e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ea10:	f7ff fde4 	bl	800e5dc <ip_reass_chain_frag_into_datagram_and_validate>
 800ea14:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 800ea16:	697b      	ldr	r3, [r7, #20]
 800ea18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ea1c:	f000 808c 	beq.w	800eb38 <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800ea20:	4b4a      	ldr	r3, [pc, #296]	@ (800eb4c <ip4_reass+0x29c>)
 800ea22:	881a      	ldrh	r2, [r3, #0]
 800ea24:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ea26:	4413      	add	r3, r2
 800ea28:	b29a      	uxth	r2, r3
 800ea2a:	4b48      	ldr	r3, [pc, #288]	@ (800eb4c <ip4_reass+0x29c>)
 800ea2c:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 800ea2e:	69fb      	ldr	r3, [r7, #28]
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d00d      	beq.n	800ea50 <ip4_reass+0x1a0>
    u16_t datagram_len = (u16_t)(offset + len);
 800ea34:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800ea36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ea38:	4413      	add	r3, r2
 800ea3a:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 800ea3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea3e:	8a7a      	ldrh	r2, [r7, #18]
 800ea40:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800ea42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea44:	7f9b      	ldrb	r3, [r3, #30]
 800ea46:	f043 0301 	orr.w	r3, r3, #1
 800ea4a:	b2da      	uxtb	r2, r3
 800ea4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea4e:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800ea50:	697b      	ldr	r3, [r7, #20]
 800ea52:	2b01      	cmp	r3, #1
 800ea54:	d168      	bne.n	800eb28 <ip4_reass+0x278>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 800ea56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea58:	8b9b      	ldrh	r3, [r3, #28]
 800ea5a:	3314      	adds	r3, #20
 800ea5c:	b29a      	uxth	r2, r3
 800ea5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea60:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 800ea62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea64:	685b      	ldr	r3, [r3, #4]
 800ea66:	685b      	ldr	r3, [r3, #4]
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 800ea6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea6e:	685b      	ldr	r3, [r3, #4]
 800ea70:	685b      	ldr	r3, [r3, #4]
 800ea72:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800ea74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea76:	3308      	adds	r3, #8
 800ea78:	2214      	movs	r2, #20
 800ea7a:	4619      	mov	r1, r3
 800ea7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ea7e:	f000 fc5a 	bl	800f336 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 800ea82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea84:	8b9b      	ldrh	r3, [r3, #28]
 800ea86:	4618      	mov	r0, r3
 800ea88:	f7f7 fc69 	bl	800635e <lwip_htons>
 800ea8c:	4603      	mov	r3, r0
 800ea8e:	461a      	mov	r2, r3
 800ea90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea92:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800ea94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea96:	2200      	movs	r2, #0
 800ea98:	719a      	strb	r2, [r3, #6]
 800ea9a:	2200      	movs	r2, #0
 800ea9c:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800ea9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eaa0:	2200      	movs	r2, #0
 800eaa2:	729a      	strb	r2, [r3, #10]
 800eaa4:	2200      	movs	r2, #0
 800eaa6:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 800eaa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaaa:	685b      	ldr	r3, [r3, #4]
 800eaac:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 800eaae:	e00e      	b.n	800eace <ip4_reass+0x21e>
      iprh = (struct ip_reass_helper*)r->payload;
 800eab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eab2:	685b      	ldr	r3, [r3, #4]
 800eab4:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 800eab6:	f06f 0113 	mvn.w	r1, #19
 800eaba:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800eabc:	f7f8 fdfe 	bl	80076bc <pbuf_header>
      pbuf_cat(p, r);
 800eac0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800eac2:	6878      	ldr	r0, [r7, #4]
 800eac4:	f7f8 feea 	bl	800789c <pbuf_cat>
      r = iprh->next_pbuf;
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 800eace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d1ed      	bne.n	800eab0 <ip4_reass+0x200>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 800ead4:	4b1e      	ldr	r3, [pc, #120]	@ (800eb50 <ip4_reass+0x2a0>)
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eada:	429a      	cmp	r2, r3
 800eadc:	d102      	bne.n	800eae4 <ip4_reass+0x234>
      ipr_prev = NULL;
 800eade:	2300      	movs	r3, #0
 800eae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eae2:	e010      	b.n	800eb06 <ip4_reass+0x256>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800eae4:	4b1a      	ldr	r3, [pc, #104]	@ (800eb50 <ip4_reass+0x2a0>)
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eaea:	e007      	b.n	800eafc <ip4_reass+0x24c>
        if (ipr_prev->next == ipr) {
 800eaec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eaf2:	429a      	cmp	r2, r3
 800eaf4:	d006      	beq.n	800eb04 <ip4_reass+0x254>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800eaf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eafc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d1f4      	bne.n	800eaec <ip4_reass+0x23c>
 800eb02:	e000      	b.n	800eb06 <ip4_reass+0x256>
          break;
 800eb04:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800eb06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800eb08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eb0a:	f7ff fd39 	bl	800e580 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 800eb0e:	6878      	ldr	r0, [r7, #4]
 800eb10:	f7f8 fe8c 	bl	800782c <pbuf_clen>
 800eb14:	4603      	mov	r3, r0
 800eb16:	461a      	mov	r2, r3
 800eb18:	4b0c      	ldr	r3, [pc, #48]	@ (800eb4c <ip4_reass+0x29c>)
 800eb1a:	881b      	ldrh	r3, [r3, #0]
 800eb1c:	1a9b      	subs	r3, r3, r2
 800eb1e:	b29a      	uxth	r2, r3
 800eb20:	4b0a      	ldr	r3, [pc, #40]	@ (800eb4c <ip4_reass+0x29c>)
 800eb22:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	e00c      	b.n	800eb42 <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 800eb28:	2300      	movs	r3, #0
 800eb2a:	e00a      	b.n	800eb42 <ip4_reass+0x292>
    goto nullreturn;
 800eb2c:	bf00      	nop
 800eb2e:	e004      	b.n	800eb3a <ip4_reass+0x28a>
      goto nullreturn;
 800eb30:	bf00      	nop
 800eb32:	e002      	b.n	800eb3a <ip4_reass+0x28a>
      goto nullreturn;
 800eb34:	bf00      	nop
 800eb36:	e000      	b.n	800eb3a <ip4_reass+0x28a>
    goto nullreturn;
 800eb38:	bf00      	nop

nullreturn:
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 800eb3a:	6878      	ldr	r0, [r7, #4]
 800eb3c:	f7f8 fde2 	bl	8007704 <pbuf_free>
  return NULL;
 800eb40:	2300      	movs	r3, #0
}
 800eb42:	4618      	mov	r0, r3
 800eb44:	3738      	adds	r7, #56	@ 0x38
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd80      	pop	{r7, pc}
 800eb4a:	bf00      	nop
 800eb4c:	200082f8 	.word	0x200082f8
 800eb50:	200082f4 	.word	0x200082f4

0800eb54 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 800eb58:	2005      	movs	r0, #5
 800eb5a:	f7f7 ffa9 	bl	8006ab0 <memp_malloc>
 800eb5e:	4603      	mov	r3, r0
}
 800eb60:	4618      	mov	r0, r3
 800eb62:	bd80      	pop	{r7, pc}

0800eb64 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 800eb64:	b580      	push	{r7, lr}
 800eb66:	b082      	sub	sp, #8
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d106      	bne.n	800eb80 <ip_frag_free_pbuf_custom_ref+0x1c>
 800eb72:	4b07      	ldr	r3, [pc, #28]	@ (800eb90 <ip_frag_free_pbuf_custom_ref+0x2c>)
 800eb74:	f240 22ae 	movw	r2, #686	@ 0x2ae
 800eb78:	4906      	ldr	r1, [pc, #24]	@ (800eb94 <ip_frag_free_pbuf_custom_ref+0x30>)
 800eb7a:	4807      	ldr	r0, [pc, #28]	@ (800eb98 <ip_frag_free_pbuf_custom_ref+0x34>)
 800eb7c:	f000 fb00 	bl	800f180 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 800eb80:	6879      	ldr	r1, [r7, #4]
 800eb82:	2005      	movs	r0, #5
 800eb84:	f7f7 ffe0 	bl	8006b48 <memp_free>
}
 800eb88:	bf00      	nop
 800eb8a:	3708      	adds	r7, #8
 800eb8c:	46bd      	mov	sp, r7
 800eb8e:	bd80      	pop	{r7, pc}
 800eb90:	080118e8 	.word	0x080118e8
 800eb94:	08011a50 	.word	0x08011a50
 800eb98:	08011930 	.word	0x08011930

0800eb9c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800eb9c:	b580      	push	{r7, lr}
 800eb9e:	b084      	sub	sp, #16
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d106      	bne.n	800ebbc <ipfrag_free_pbuf_custom+0x20>
 800ebae:	4b11      	ldr	r3, [pc, #68]	@ (800ebf4 <ipfrag_free_pbuf_custom+0x58>)
 800ebb0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800ebb4:	4910      	ldr	r1, [pc, #64]	@ (800ebf8 <ipfrag_free_pbuf_custom+0x5c>)
 800ebb6:	4811      	ldr	r0, [pc, #68]	@ (800ebfc <ipfrag_free_pbuf_custom+0x60>)
 800ebb8:	f000 fae2 	bl	800f180 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 800ebbc:	68fa      	ldr	r2, [r7, #12]
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	429a      	cmp	r2, r3
 800ebc2:	d006      	beq.n	800ebd2 <ipfrag_free_pbuf_custom+0x36>
 800ebc4:	4b0b      	ldr	r3, [pc, #44]	@ (800ebf4 <ipfrag_free_pbuf_custom+0x58>)
 800ebc6:	f240 22b9 	movw	r2, #697	@ 0x2b9
 800ebca:	490d      	ldr	r1, [pc, #52]	@ (800ec00 <ipfrag_free_pbuf_custom+0x64>)
 800ebcc:	480b      	ldr	r0, [pc, #44]	@ (800ebfc <ipfrag_free_pbuf_custom+0x60>)
 800ebce:	f000 fad7 	bl	800f180 <iprintf>
  if (pcr->original != NULL) {
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	695b      	ldr	r3, [r3, #20]
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d004      	beq.n	800ebe4 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	695b      	ldr	r3, [r3, #20]
 800ebde:	4618      	mov	r0, r3
 800ebe0:	f7f8 fd90 	bl	8007704 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800ebe4:	68f8      	ldr	r0, [r7, #12]
 800ebe6:	f7ff ffbd 	bl	800eb64 <ip_frag_free_pbuf_custom_ref>
}
 800ebea:	bf00      	nop
 800ebec:	3710      	adds	r7, #16
 800ebee:	46bd      	mov	sp, r7
 800ebf0:	bd80      	pop	{r7, pc}
 800ebf2:	bf00      	nop
 800ebf4:	080118e8 	.word	0x080118e8
 800ebf8:	08011a5c 	.word	0x08011a5c
 800ebfc:	08011930 	.word	0x08011930
 800ec00:	08011a68 	.word	0x08011a68

0800ec04 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 800ec04:	b580      	push	{r7, lr}
 800ec06:	b092      	sub	sp, #72	@ 0x48
 800ec08:	af02      	add	r7, sp, #8
 800ec0a:	60f8      	str	r0, [r7, #12]
 800ec0c:	60b9      	str	r1, [r7, #8]
 800ec0e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 800ec10:	2300      	movs	r3, #0
 800ec12:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 800ec14:	68bb      	ldr	r3, [r7, #8]
 800ec16:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ec18:	3b14      	subs	r3, #20
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	da00      	bge.n	800ec20 <ip4_frag+0x1c>
 800ec1e:	3307      	adds	r3, #7
 800ec20:	10db      	asrs	r3, r3, #3
 800ec22:	867b      	strh	r3, [r7, #50]	@ 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 800ec24:	2314      	movs	r3, #20
 800ec26:	86fb      	strh	r3, [r7, #54]	@ 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	685b      	ldr	r3, [r3, #4]
 800ec2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iphdr = original_iphdr;
 800ec2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec30:	62bb      	str	r3, [r7, #40]	@ 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 800ec32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec34:	781b      	ldrb	r3, [r3, #0]
 800ec36:	f003 030f 	and.w	r3, r3, #15
 800ec3a:	2b05      	cmp	r3, #5
 800ec3c:	d009      	beq.n	800ec52 <ip4_frag+0x4e>
 800ec3e:	4b7a      	ldr	r3, [pc, #488]	@ (800ee28 <ip4_frag+0x224>)
 800ec40:	f240 22e1 	movw	r2, #737	@ 0x2e1
 800ec44:	4979      	ldr	r1, [pc, #484]	@ (800ee2c <ip4_frag+0x228>)
 800ec46:	487a      	ldr	r0, [pc, #488]	@ (800ee30 <ip4_frag+0x22c>)
 800ec48:	f000 fa9a 	bl	800f180 <iprintf>
 800ec4c:	f06f 0305 	mvn.w	r3, #5
 800ec50:	e0e6      	b.n	800ee20 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800ec52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec54:	88db      	ldrh	r3, [r3, #6]
 800ec56:	b29b      	uxth	r3, r3
 800ec58:	4618      	mov	r0, r3
 800ec5a:	f7f7 fb80 	bl	800635e <lwip_htons>
 800ec5e:	4603      	mov	r3, r0
 800ec60:	86bb      	strh	r3, [r7, #52]	@ 0x34
  ofo = tmp & IP_OFFMASK;
 800ec62:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800ec64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ec68:	873b      	strh	r3, [r7, #56]	@ 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 800ec6a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800ec6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d009      	beq.n	800ec88 <ip4_frag+0x84>
 800ec74:	4b6c      	ldr	r3, [pc, #432]	@ (800ee28 <ip4_frag+0x224>)
 800ec76:	f240 22e6 	movw	r2, #742	@ 0x2e6
 800ec7a:	496e      	ldr	r1, [pc, #440]	@ (800ee34 <ip4_frag+0x230>)
 800ec7c:	486c      	ldr	r0, [pc, #432]	@ (800ee30 <ip4_frag+0x22c>)
 800ec7e:	f000 fa7f 	bl	800f180 <iprintf>
 800ec82:	f06f 0305 	mvn.w	r3, #5
 800ec86:	e0cb      	b.n	800ee20 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	891b      	ldrh	r3, [r3, #8]
 800ec8c:	3b14      	subs	r3, #20
 800ec8e:	877b      	strh	r3, [r7, #58]	@ 0x3a

  while (left) {
 800ec90:	e0bd      	b.n	800ee0e <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 800ec92:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ec94:	00da      	lsls	r2, r3, #3
 800ec96:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800ec98:	4293      	cmp	r3, r2
 800ec9a:	bfa8      	it	ge
 800ec9c:	4613      	movge	r3, r2
 800ec9e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800eca0:	2200      	movs	r2, #0
 800eca2:	2114      	movs	r1, #20
 800eca4:	2002      	movs	r0, #2
 800eca6:	f7f8 f9b5 	bl	8007014 <pbuf_alloc>
 800ecaa:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 800ecac:	6a3b      	ldr	r3, [r7, #32]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	f000 80b3 	beq.w	800ee1a <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	895b      	ldrh	r3, [r3, #10]
 800ecb8:	2b13      	cmp	r3, #19
 800ecba:	d806      	bhi.n	800ecca <ip4_frag+0xc6>
 800ecbc:	4b5a      	ldr	r3, [pc, #360]	@ (800ee28 <ip4_frag+0x224>)
 800ecbe:	f44f 7242 	mov.w	r2, #776	@ 0x308
 800ecc2:	495d      	ldr	r1, [pc, #372]	@ (800ee38 <ip4_frag+0x234>)
 800ecc4:	485a      	ldr	r0, [pc, #360]	@ (800ee30 <ip4_frag+0x22c>)
 800ecc6:	f000 fa5b 	bl	800f180 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800ecca:	6a3b      	ldr	r3, [r7, #32]
 800eccc:	685b      	ldr	r3, [r3, #4]
 800ecce:	2214      	movs	r2, #20
 800ecd0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ecd2:	4618      	mov	r0, r3
 800ecd4:	f000 fb2f 	bl	800f336 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 800ecd8:	6a3b      	ldr	r3, [r7, #32]
 800ecda:	685b      	ldr	r3, [r3, #4]
 800ecdc:	62bb      	str	r3, [r7, #40]	@ 0x28

    left_to_copy = fragsize;
 800ecde:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ece0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    while (left_to_copy) {
 800ece2:	e04f      	b.n	800ed84 <ip4_frag+0x180>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	895a      	ldrh	r2, [r3, #10]
 800ece8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ecea:	1ad3      	subs	r3, r2, r3
 800ecec:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800ecee:	8b7a      	ldrh	r2, [r7, #26]
 800ecf0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800ecf2:	4293      	cmp	r3, r2
 800ecf4:	bf28      	it	cs
 800ecf6:	4613      	movcs	r3, r2
 800ecf8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 800ecfa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d105      	bne.n	800ed0c <ip4_frag+0x108>
        poff = 0;
 800ed00:	2300      	movs	r3, #0
 800ed02:	86fb      	strh	r3, [r7, #54]	@ 0x36
        p = p->next;
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	60fb      	str	r3, [r7, #12]
        continue;
 800ed0a:	e03b      	b.n	800ed84 <ip4_frag+0x180>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 800ed0c:	f7ff ff22 	bl	800eb54 <ip_frag_alloc_pbuf_custom_ref>
 800ed10:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 800ed12:	697b      	ldr	r3, [r7, #20]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d103      	bne.n	800ed20 <ip4_frag+0x11c>
        pbuf_free(rambuf);
 800ed18:	6a38      	ldr	r0, [r7, #32]
 800ed1a:	f7f8 fcf3 	bl	8007704 <pbuf_free>
        goto memerr;
 800ed1e:	e07d      	b.n	800ee1c <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800ed20:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800ed26:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ed28:	4413      	add	r3, r2
 800ed2a:	8ff9      	ldrh	r1, [r7, #62]	@ 0x3e
 800ed2c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800ed2e:	9201      	str	r2, [sp, #4]
 800ed30:	9300      	str	r3, [sp, #0]
 800ed32:	4603      	mov	r3, r0
 800ed34:	2202      	movs	r2, #2
 800ed36:	2004      	movs	r0, #4
 800ed38:	f7f8 fb06 	bl	8007348 <pbuf_alloced_custom>
 800ed3c:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 800ed3e:	693b      	ldr	r3, [r7, #16]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d106      	bne.n	800ed52 <ip4_frag+0x14e>
        ip_frag_free_pbuf_custom_ref(pcr);
 800ed44:	6978      	ldr	r0, [r7, #20]
 800ed46:	f7ff ff0d 	bl	800eb64 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 800ed4a:	6a38      	ldr	r0, [r7, #32]
 800ed4c:	f7f8 fcda 	bl	8007704 <pbuf_free>
        goto memerr;
 800ed50:	e064      	b.n	800ee1c <ip4_frag+0x218>
      }
      pbuf_ref(p);
 800ed52:	68f8      	ldr	r0, [r7, #12]
 800ed54:	f7f8 fd80 	bl	8007858 <pbuf_ref>
      pcr->original = p;
 800ed58:	697b      	ldr	r3, [r7, #20]
 800ed5a:	68fa      	ldr	r2, [r7, #12]
 800ed5c:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800ed5e:	697b      	ldr	r3, [r7, #20]
 800ed60:	4a36      	ldr	r2, [pc, #216]	@ (800ee3c <ip4_frag+0x238>)
 800ed62:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 800ed64:	6939      	ldr	r1, [r7, #16]
 800ed66:	6a38      	ldr	r0, [r7, #32]
 800ed68:	f7f8 fd98 	bl	800789c <pbuf_cat>
      left_to_copy -= newpbuflen;
 800ed6c:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800ed6e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ed70:	1ad3      	subs	r3, r2, r3
 800ed72:	87bb      	strh	r3, [r7, #60]	@ 0x3c
      if (left_to_copy) {
 800ed74:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d004      	beq.n	800ed84 <ip4_frag+0x180>
        poff = 0;
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        p = p->next;
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 800ed84:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d1ac      	bne.n	800ece4 <ip4_frag+0xe0>
      }
    }
    poff += newpbuflen;
 800ed8a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ed8c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ed8e:	4413      	add	r3, r2
 800ed90:	86fb      	strh	r3, [r7, #54]	@ 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 800ed92:	68bb      	ldr	r3, [r7, #8]
 800ed94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ed96:	f1a3 0213 	sub.w	r2, r3, #19
 800ed9a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800ed9c:	429a      	cmp	r2, r3
 800ed9e:	bfcc      	ite	gt
 800eda0:	2301      	movgt	r3, #1
 800eda2:	2300      	movle	r3, #0
 800eda4:	b2db      	uxtb	r3, r3
 800eda6:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 800eda8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800edaa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800edae:	86bb      	strh	r3, [r7, #52]	@ 0x34
    if (!last) {
 800edb0:	69fb      	ldr	r3, [r7, #28]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d103      	bne.n	800edbe <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 800edb6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800edb8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800edbc:	86bb      	strh	r3, [r7, #52]	@ 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800edbe:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800edc0:	4618      	mov	r0, r3
 800edc2:	f7f7 facc 	bl	800635e <lwip_htons>
 800edc6:	4603      	mov	r3, r0
 800edc8:	461a      	mov	r2, r3
 800edca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edcc:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 800edce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800edd0:	3314      	adds	r3, #20
 800edd2:	b29b      	uxth	r3, r3
 800edd4:	4618      	mov	r0, r3
 800edd6:	f7f7 fac2 	bl	800635e <lwip_htons>
 800edda:	4603      	mov	r3, r0
 800eddc:	461a      	mov	r2, r3
 800edde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ede0:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800ede2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ede4:	2200      	movs	r2, #0
 800ede6:	729a      	strb	r2, [r3, #10]
 800ede8:	2200      	movs	r2, #0
 800edea:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 800edec:	68bb      	ldr	r3, [r7, #8]
 800edee:	695b      	ldr	r3, [r3, #20]
 800edf0:	687a      	ldr	r2, [r7, #4]
 800edf2:	6a39      	ldr	r1, [r7, #32]
 800edf4:	68b8      	ldr	r0, [r7, #8]
 800edf6:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 800edf8:	6a38      	ldr	r0, [r7, #32]
 800edfa:	f7f8 fc83 	bl	8007704 <pbuf_free>
    left -= fragsize;
 800edfe:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800ee00:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ee02:	1ad3      	subs	r3, r2, r3
 800ee04:	877b      	strh	r3, [r7, #58]	@ 0x3a
    ofo += nfb;
 800ee06:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800ee08:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ee0a:	4413      	add	r3, r2
 800ee0c:	873b      	strh	r3, [r7, #56]	@ 0x38
  while (left) {
 800ee0e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	f47f af3e 	bne.w	800ec92 <ip4_frag+0x8e>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 800ee16:	2300      	movs	r3, #0
 800ee18:	e002      	b.n	800ee20 <ip4_frag+0x21c>
      goto memerr;
 800ee1a:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 800ee1c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800ee20:	4618      	mov	r0, r3
 800ee22:	3740      	adds	r7, #64	@ 0x40
 800ee24:	46bd      	mov	sp, r7
 800ee26:	bd80      	pop	{r7, pc}
 800ee28:	080118e8 	.word	0x080118e8
 800ee2c:	08011a74 	.word	0x08011a74
 800ee30:	08011930 	.word	0x08011930
 800ee34:	08011a9c 	.word	0x08011a9c
 800ee38:	08011ab8 	.word	0x08011ab8
 800ee3c:	0800eb9d 	.word	0x0800eb9d

0800ee40 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 800ee40:	b580      	push	{r7, lr}
 800ee42:	b086      	sub	sp, #24
 800ee44:	af00      	add	r7, sp, #0
 800ee46:	6078      	str	r0, [r7, #4]
 800ee48:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 800ee4a:	230e      	movs	r3, #14
 800ee4c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	895b      	ldrh	r3, [r3, #10]
 800ee52:	2b0e      	cmp	r3, #14
 800ee54:	d977      	bls.n	800ef46 <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	685b      	ldr	r3, [r3, #4]
 800ee5a:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 800ee5c:	693b      	ldr	r3, [r7, #16]
 800ee5e:	7b1a      	ldrb	r2, [r3, #12]
 800ee60:	7b5b      	ldrb	r3, [r3, #13]
 800ee62:	021b      	lsls	r3, r3, #8
 800ee64:	4313      	orrs	r3, r2
 800ee66:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800ee68:	693b      	ldr	r3, [r7, #16]
 800ee6a:	781b      	ldrb	r3, [r3, #0]
 800ee6c:	f003 0301 	and.w	r3, r3, #1
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d023      	beq.n	800eebc <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800ee74:	693b      	ldr	r3, [r7, #16]
 800ee76:	781b      	ldrb	r3, [r3, #0]
 800ee78:	2b01      	cmp	r3, #1
 800ee7a:	d10f      	bne.n	800ee9c <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800ee7c:	693b      	ldr	r3, [r7, #16]
 800ee7e:	785b      	ldrb	r3, [r3, #1]
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d11b      	bne.n	800eebc <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 800ee84:	693b      	ldr	r3, [r7, #16]
 800ee86:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800ee88:	2b5e      	cmp	r3, #94	@ 0x5e
 800ee8a:	d117      	bne.n	800eebc <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	7b5b      	ldrb	r3, [r3, #13]
 800ee90:	f043 0310 	orr.w	r3, r3, #16
 800ee94:	b2da      	uxtb	r2, r3
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	735a      	strb	r2, [r3, #13]
 800ee9a:	e00f      	b.n	800eebc <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800ee9c:	693b      	ldr	r3, [r7, #16]
 800ee9e:	2206      	movs	r2, #6
 800eea0:	4931      	ldr	r1, [pc, #196]	@ (800ef68 <ethernet_input+0x128>)
 800eea2:	4618      	mov	r0, r3
 800eea4:	f000 f9c1 	bl	800f22a <memcmp>
 800eea8:	4603      	mov	r3, r0
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d106      	bne.n	800eebc <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	7b5b      	ldrb	r3, [r3, #13]
 800eeb2:	f043 0308 	orr.w	r3, r3, #8
 800eeb6:	b2da      	uxtb	r2, r3
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 800eebc:	89fb      	ldrh	r3, [r7, #14]
 800eebe:	2b08      	cmp	r3, #8
 800eec0:	d003      	beq.n	800eeca <ethernet_input+0x8a>
 800eec2:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 800eec6:	d01e      	beq.n	800ef06 <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 800eec8:	e046      	b.n	800ef58 <ethernet_input+0x118>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800eeca:	683b      	ldr	r3, [r7, #0]
 800eecc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800eed0:	f003 0308 	and.w	r3, r3, #8
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d038      	beq.n	800ef4a <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	895b      	ldrh	r3, [r3, #10]
 800eedc:	461a      	mov	r2, r3
 800eede:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800eee2:	429a      	cmp	r2, r3
 800eee4:	db33      	blt.n	800ef4e <ethernet_input+0x10e>
 800eee6:	8afb      	ldrh	r3, [r7, #22]
 800eee8:	425b      	negs	r3, r3
 800eeea:	b29b      	uxth	r3, r3
 800eeec:	b21b      	sxth	r3, r3
 800eeee:	4619      	mov	r1, r3
 800eef0:	6878      	ldr	r0, [r7, #4]
 800eef2:	f7f8 fbe3 	bl	80076bc <pbuf_header>
 800eef6:	4603      	mov	r3, r0
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d128      	bne.n	800ef4e <ethernet_input+0x10e>
        ip4_input(p, netif);
 800eefc:	6839      	ldr	r1, [r7, #0]
 800eefe:	6878      	ldr	r0, [r7, #4]
 800ef00:	f7fe ff82 	bl	800de08 <ip4_input>
      break;
 800ef04:	e01d      	b.n	800ef42 <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800ef06:	683b      	ldr	r3, [r7, #0]
 800ef08:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800ef0c:	f003 0308 	and.w	r3, r3, #8
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d01e      	beq.n	800ef52 <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	895b      	ldrh	r3, [r3, #10]
 800ef18:	461a      	mov	r2, r3
 800ef1a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800ef1e:	429a      	cmp	r2, r3
 800ef20:	db19      	blt.n	800ef56 <ethernet_input+0x116>
 800ef22:	8afb      	ldrh	r3, [r7, #22]
 800ef24:	425b      	negs	r3, r3
 800ef26:	b29b      	uxth	r3, r3
 800ef28:	b21b      	sxth	r3, r3
 800ef2a:	4619      	mov	r1, r3
 800ef2c:	6878      	ldr	r0, [r7, #4]
 800ef2e:	f7f8 fbc5 	bl	80076bc <pbuf_header>
 800ef32:	4603      	mov	r3, r0
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d10e      	bne.n	800ef56 <ethernet_input+0x116>
        etharp_input(p, netif);
 800ef38:	6839      	ldr	r1, [r7, #0]
 800ef3a:	6878      	ldr	r0, [r7, #4]
 800ef3c:	f7fe f952 	bl	800d1e4 <etharp_input>
      break;
 800ef40:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 800ef42:	2300      	movs	r3, #0
 800ef44:	e00c      	b.n	800ef60 <ethernet_input+0x120>
    goto free_and_return;
 800ef46:	bf00      	nop
 800ef48:	e006      	b.n	800ef58 <ethernet_input+0x118>
        goto free_and_return;
 800ef4a:	bf00      	nop
 800ef4c:	e004      	b.n	800ef58 <ethernet_input+0x118>
        goto free_and_return;
 800ef4e:	bf00      	nop
 800ef50:	e002      	b.n	800ef58 <ethernet_input+0x118>
        goto free_and_return;
 800ef52:	bf00      	nop
 800ef54:	e000      	b.n	800ef58 <ethernet_input+0x118>
        goto free_and_return;
 800ef56:	bf00      	nop

free_and_return:
  pbuf_free(p);
 800ef58:	6878      	ldr	r0, [r7, #4]
 800ef5a:	f7f8 fbd3 	bl	8007704 <pbuf_free>
  return ERR_OK;
 800ef5e:	2300      	movs	r3, #0
}
 800ef60:	4618      	mov	r0, r3
 800ef62:	3718      	adds	r7, #24
 800ef64:	46bd      	mov	sp, r7
 800ef66:	bd80      	pop	{r7, pc}
 800ef68:	08011c78 	.word	0x08011c78

0800ef6c <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	b086      	sub	sp, #24
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	60f8      	str	r0, [r7, #12]
 800ef74:	60b9      	str	r1, [r7, #8]
 800ef76:	607a      	str	r2, [r7, #4]
 800ef78:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800ef7a:	8c3b      	ldrh	r3, [r7, #32]
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	f7f7 f9ee 	bl	800635e <lwip_htons>
 800ef82:	4603      	mov	r3, r0
 800ef84:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 800ef86:	210e      	movs	r1, #14
 800ef88:	68b8      	ldr	r0, [r7, #8]
 800ef8a:	f7f8 fb97 	bl	80076bc <pbuf_header>
 800ef8e:	4603      	mov	r3, r0
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d125      	bne.n	800efe0 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 800ef94:	68bb      	ldr	r3, [r7, #8]
 800ef96:	685b      	ldr	r3, [r3, #4]
 800ef98:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 800ef9a:	693b      	ldr	r3, [r7, #16]
 800ef9c:	8afa      	ldrh	r2, [r7, #22]
 800ef9e:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 800efa0:	693b      	ldr	r3, [r7, #16]
 800efa2:	2206      	movs	r2, #6
 800efa4:	6839      	ldr	r1, [r7, #0]
 800efa6:	4618      	mov	r0, r3
 800efa8:	f000 f9c5 	bl	800f336 <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 800efac:	693b      	ldr	r3, [r7, #16]
 800efae:	3306      	adds	r3, #6
 800efb0:	2206      	movs	r2, #6
 800efb2:	6879      	ldr	r1, [r7, #4]
 800efb4:	4618      	mov	r0, r3
 800efb6:	f000 f9be 	bl	800f336 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800efc0:	2b06      	cmp	r3, #6
 800efc2:	d006      	beq.n	800efd2 <ethernet_output+0x66>
 800efc4:	4b0a      	ldr	r3, [pc, #40]	@ (800eff0 <ethernet_output+0x84>)
 800efc6:	f240 122b 	movw	r2, #299	@ 0x12b
 800efca:	490a      	ldr	r1, [pc, #40]	@ (800eff4 <ethernet_output+0x88>)
 800efcc:	480a      	ldr	r0, [pc, #40]	@ (800eff8 <ethernet_output+0x8c>)
 800efce:	f000 f8d7 	bl	800f180 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	699b      	ldr	r3, [r3, #24]
 800efd6:	68b9      	ldr	r1, [r7, #8]
 800efd8:	68f8      	ldr	r0, [r7, #12]
 800efda:	4798      	blx	r3
 800efdc:	4603      	mov	r3, r0
 800efde:	e002      	b.n	800efe6 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 800efe0:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 800efe2:	f06f 0301 	mvn.w	r3, #1
}
 800efe6:	4618      	mov	r0, r3
 800efe8:	3718      	adds	r7, #24
 800efea:	46bd      	mov	sp, r7
 800efec:	bd80      	pop	{r7, pc}
 800efee:	bf00      	nop
 800eff0:	08011ad8 	.word	0x08011ad8
 800eff4:	08011b10 	.word	0x08011b10
 800eff8:	08011b44 	.word	0x08011b44

0800effc <std>:
 800effc:	2300      	movs	r3, #0
 800effe:	b510      	push	{r4, lr}
 800f000:	4604      	mov	r4, r0
 800f002:	e9c0 3300 	strd	r3, r3, [r0]
 800f006:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f00a:	6083      	str	r3, [r0, #8]
 800f00c:	8181      	strh	r1, [r0, #12]
 800f00e:	6643      	str	r3, [r0, #100]	@ 0x64
 800f010:	81c2      	strh	r2, [r0, #14]
 800f012:	6183      	str	r3, [r0, #24]
 800f014:	4619      	mov	r1, r3
 800f016:	2208      	movs	r2, #8
 800f018:	305c      	adds	r0, #92	@ 0x5c
 800f01a:	f000 f916 	bl	800f24a <memset>
 800f01e:	4b0d      	ldr	r3, [pc, #52]	@ (800f054 <std+0x58>)
 800f020:	6224      	str	r4, [r4, #32]
 800f022:	6263      	str	r3, [r4, #36]	@ 0x24
 800f024:	4b0c      	ldr	r3, [pc, #48]	@ (800f058 <std+0x5c>)
 800f026:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f028:	4b0c      	ldr	r3, [pc, #48]	@ (800f05c <std+0x60>)
 800f02a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f02c:	4b0c      	ldr	r3, [pc, #48]	@ (800f060 <std+0x64>)
 800f02e:	6323      	str	r3, [r4, #48]	@ 0x30
 800f030:	4b0c      	ldr	r3, [pc, #48]	@ (800f064 <std+0x68>)
 800f032:	429c      	cmp	r4, r3
 800f034:	d006      	beq.n	800f044 <std+0x48>
 800f036:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f03a:	4294      	cmp	r4, r2
 800f03c:	d002      	beq.n	800f044 <std+0x48>
 800f03e:	33d0      	adds	r3, #208	@ 0xd0
 800f040:	429c      	cmp	r4, r3
 800f042:	d105      	bne.n	800f050 <std+0x54>
 800f044:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f04c:	f000 b970 	b.w	800f330 <__retarget_lock_init_recursive>
 800f050:	bd10      	pop	{r4, pc}
 800f052:	bf00      	nop
 800f054:	0800f1a5 	.word	0x0800f1a5
 800f058:	0800f1c7 	.word	0x0800f1c7
 800f05c:	0800f1ff 	.word	0x0800f1ff
 800f060:	0800f223 	.word	0x0800f223
 800f064:	200082fc 	.word	0x200082fc

0800f068 <stdio_exit_handler>:
 800f068:	4a02      	ldr	r2, [pc, #8]	@ (800f074 <stdio_exit_handler+0xc>)
 800f06a:	4903      	ldr	r1, [pc, #12]	@ (800f078 <stdio_exit_handler+0x10>)
 800f06c:	4803      	ldr	r0, [pc, #12]	@ (800f07c <stdio_exit_handler+0x14>)
 800f06e:	f000 b869 	b.w	800f144 <_fwalk_sglue>
 800f072:	bf00      	nop
 800f074:	20000014 	.word	0x20000014
 800f078:	0800fbe1 	.word	0x0800fbe1
 800f07c:	20000024 	.word	0x20000024

0800f080 <cleanup_stdio>:
 800f080:	6841      	ldr	r1, [r0, #4]
 800f082:	4b0c      	ldr	r3, [pc, #48]	@ (800f0b4 <cleanup_stdio+0x34>)
 800f084:	b510      	push	{r4, lr}
 800f086:	4299      	cmp	r1, r3
 800f088:	4604      	mov	r4, r0
 800f08a:	d001      	beq.n	800f090 <cleanup_stdio+0x10>
 800f08c:	f000 fda8 	bl	800fbe0 <_fflush_r>
 800f090:	68a1      	ldr	r1, [r4, #8]
 800f092:	4b09      	ldr	r3, [pc, #36]	@ (800f0b8 <cleanup_stdio+0x38>)
 800f094:	4299      	cmp	r1, r3
 800f096:	d002      	beq.n	800f09e <cleanup_stdio+0x1e>
 800f098:	4620      	mov	r0, r4
 800f09a:	f000 fda1 	bl	800fbe0 <_fflush_r>
 800f09e:	68e1      	ldr	r1, [r4, #12]
 800f0a0:	4b06      	ldr	r3, [pc, #24]	@ (800f0bc <cleanup_stdio+0x3c>)
 800f0a2:	4299      	cmp	r1, r3
 800f0a4:	d004      	beq.n	800f0b0 <cleanup_stdio+0x30>
 800f0a6:	4620      	mov	r0, r4
 800f0a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f0ac:	f000 bd98 	b.w	800fbe0 <_fflush_r>
 800f0b0:	bd10      	pop	{r4, pc}
 800f0b2:	bf00      	nop
 800f0b4:	200082fc 	.word	0x200082fc
 800f0b8:	20008364 	.word	0x20008364
 800f0bc:	200083cc 	.word	0x200083cc

0800f0c0 <global_stdio_init.part.0>:
 800f0c0:	b510      	push	{r4, lr}
 800f0c2:	4b0b      	ldr	r3, [pc, #44]	@ (800f0f0 <global_stdio_init.part.0+0x30>)
 800f0c4:	4c0b      	ldr	r4, [pc, #44]	@ (800f0f4 <global_stdio_init.part.0+0x34>)
 800f0c6:	4a0c      	ldr	r2, [pc, #48]	@ (800f0f8 <global_stdio_init.part.0+0x38>)
 800f0c8:	4620      	mov	r0, r4
 800f0ca:	601a      	str	r2, [r3, #0]
 800f0cc:	2104      	movs	r1, #4
 800f0ce:	2200      	movs	r2, #0
 800f0d0:	f7ff ff94 	bl	800effc <std>
 800f0d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f0d8:	2201      	movs	r2, #1
 800f0da:	2109      	movs	r1, #9
 800f0dc:	f7ff ff8e 	bl	800effc <std>
 800f0e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f0e4:	2202      	movs	r2, #2
 800f0e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f0ea:	2112      	movs	r1, #18
 800f0ec:	f7ff bf86 	b.w	800effc <std>
 800f0f0:	20008434 	.word	0x20008434
 800f0f4:	200082fc 	.word	0x200082fc
 800f0f8:	0800f069 	.word	0x0800f069

0800f0fc <__sfp_lock_acquire>:
 800f0fc:	4801      	ldr	r0, [pc, #4]	@ (800f104 <__sfp_lock_acquire+0x8>)
 800f0fe:	f000 b918 	b.w	800f332 <__retarget_lock_acquire_recursive>
 800f102:	bf00      	nop
 800f104:	2000843d 	.word	0x2000843d

0800f108 <__sfp_lock_release>:
 800f108:	4801      	ldr	r0, [pc, #4]	@ (800f110 <__sfp_lock_release+0x8>)
 800f10a:	f000 b913 	b.w	800f334 <__retarget_lock_release_recursive>
 800f10e:	bf00      	nop
 800f110:	2000843d 	.word	0x2000843d

0800f114 <__sinit>:
 800f114:	b510      	push	{r4, lr}
 800f116:	4604      	mov	r4, r0
 800f118:	f7ff fff0 	bl	800f0fc <__sfp_lock_acquire>
 800f11c:	6a23      	ldr	r3, [r4, #32]
 800f11e:	b11b      	cbz	r3, 800f128 <__sinit+0x14>
 800f120:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f124:	f7ff bff0 	b.w	800f108 <__sfp_lock_release>
 800f128:	4b04      	ldr	r3, [pc, #16]	@ (800f13c <__sinit+0x28>)
 800f12a:	6223      	str	r3, [r4, #32]
 800f12c:	4b04      	ldr	r3, [pc, #16]	@ (800f140 <__sinit+0x2c>)
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	2b00      	cmp	r3, #0
 800f132:	d1f5      	bne.n	800f120 <__sinit+0xc>
 800f134:	f7ff ffc4 	bl	800f0c0 <global_stdio_init.part.0>
 800f138:	e7f2      	b.n	800f120 <__sinit+0xc>
 800f13a:	bf00      	nop
 800f13c:	0800f081 	.word	0x0800f081
 800f140:	20008434 	.word	0x20008434

0800f144 <_fwalk_sglue>:
 800f144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f148:	4607      	mov	r7, r0
 800f14a:	4688      	mov	r8, r1
 800f14c:	4614      	mov	r4, r2
 800f14e:	2600      	movs	r6, #0
 800f150:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f154:	f1b9 0901 	subs.w	r9, r9, #1
 800f158:	d505      	bpl.n	800f166 <_fwalk_sglue+0x22>
 800f15a:	6824      	ldr	r4, [r4, #0]
 800f15c:	2c00      	cmp	r4, #0
 800f15e:	d1f7      	bne.n	800f150 <_fwalk_sglue+0xc>
 800f160:	4630      	mov	r0, r6
 800f162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f166:	89ab      	ldrh	r3, [r5, #12]
 800f168:	2b01      	cmp	r3, #1
 800f16a:	d907      	bls.n	800f17c <_fwalk_sglue+0x38>
 800f16c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f170:	3301      	adds	r3, #1
 800f172:	d003      	beq.n	800f17c <_fwalk_sglue+0x38>
 800f174:	4629      	mov	r1, r5
 800f176:	4638      	mov	r0, r7
 800f178:	47c0      	blx	r8
 800f17a:	4306      	orrs	r6, r0
 800f17c:	3568      	adds	r5, #104	@ 0x68
 800f17e:	e7e9      	b.n	800f154 <_fwalk_sglue+0x10>

0800f180 <iprintf>:
 800f180:	b40f      	push	{r0, r1, r2, r3}
 800f182:	b507      	push	{r0, r1, r2, lr}
 800f184:	4906      	ldr	r1, [pc, #24]	@ (800f1a0 <iprintf+0x20>)
 800f186:	ab04      	add	r3, sp, #16
 800f188:	6808      	ldr	r0, [r1, #0]
 800f18a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f18e:	6881      	ldr	r1, [r0, #8]
 800f190:	9301      	str	r3, [sp, #4]
 800f192:	f000 f9fd 	bl	800f590 <_vfiprintf_r>
 800f196:	b003      	add	sp, #12
 800f198:	f85d eb04 	ldr.w	lr, [sp], #4
 800f19c:	b004      	add	sp, #16
 800f19e:	4770      	bx	lr
 800f1a0:	20000020 	.word	0x20000020

0800f1a4 <__sread>:
 800f1a4:	b510      	push	{r4, lr}
 800f1a6:	460c      	mov	r4, r1
 800f1a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1ac:	f000 f878 	bl	800f2a0 <_read_r>
 800f1b0:	2800      	cmp	r0, #0
 800f1b2:	bfab      	itete	ge
 800f1b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f1b6:	89a3      	ldrhlt	r3, [r4, #12]
 800f1b8:	181b      	addge	r3, r3, r0
 800f1ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f1be:	bfac      	ite	ge
 800f1c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f1c2:	81a3      	strhlt	r3, [r4, #12]
 800f1c4:	bd10      	pop	{r4, pc}

0800f1c6 <__swrite>:
 800f1c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1ca:	461f      	mov	r7, r3
 800f1cc:	898b      	ldrh	r3, [r1, #12]
 800f1ce:	4605      	mov	r5, r0
 800f1d0:	05db      	lsls	r3, r3, #23
 800f1d2:	460c      	mov	r4, r1
 800f1d4:	4616      	mov	r6, r2
 800f1d6:	d505      	bpl.n	800f1e4 <__swrite+0x1e>
 800f1d8:	2302      	movs	r3, #2
 800f1da:	2200      	movs	r2, #0
 800f1dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1e0:	f000 f84c 	bl	800f27c <_lseek_r>
 800f1e4:	89a3      	ldrh	r3, [r4, #12]
 800f1e6:	4632      	mov	r2, r6
 800f1e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f1ec:	81a3      	strh	r3, [r4, #12]
 800f1ee:	4628      	mov	r0, r5
 800f1f0:	463b      	mov	r3, r7
 800f1f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f1f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f1fa:	f000 b863 	b.w	800f2c4 <_write_r>

0800f1fe <__sseek>:
 800f1fe:	b510      	push	{r4, lr}
 800f200:	460c      	mov	r4, r1
 800f202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f206:	f000 f839 	bl	800f27c <_lseek_r>
 800f20a:	1c43      	adds	r3, r0, #1
 800f20c:	89a3      	ldrh	r3, [r4, #12]
 800f20e:	bf15      	itete	ne
 800f210:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f212:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f216:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f21a:	81a3      	strheq	r3, [r4, #12]
 800f21c:	bf18      	it	ne
 800f21e:	81a3      	strhne	r3, [r4, #12]
 800f220:	bd10      	pop	{r4, pc}

0800f222 <__sclose>:
 800f222:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f226:	f000 b819 	b.w	800f25c <_close_r>

0800f22a <memcmp>:
 800f22a:	b510      	push	{r4, lr}
 800f22c:	3901      	subs	r1, #1
 800f22e:	4402      	add	r2, r0
 800f230:	4290      	cmp	r0, r2
 800f232:	d101      	bne.n	800f238 <memcmp+0xe>
 800f234:	2000      	movs	r0, #0
 800f236:	e005      	b.n	800f244 <memcmp+0x1a>
 800f238:	7803      	ldrb	r3, [r0, #0]
 800f23a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f23e:	42a3      	cmp	r3, r4
 800f240:	d001      	beq.n	800f246 <memcmp+0x1c>
 800f242:	1b18      	subs	r0, r3, r4
 800f244:	bd10      	pop	{r4, pc}
 800f246:	3001      	adds	r0, #1
 800f248:	e7f2      	b.n	800f230 <memcmp+0x6>

0800f24a <memset>:
 800f24a:	4603      	mov	r3, r0
 800f24c:	4402      	add	r2, r0
 800f24e:	4293      	cmp	r3, r2
 800f250:	d100      	bne.n	800f254 <memset+0xa>
 800f252:	4770      	bx	lr
 800f254:	f803 1b01 	strb.w	r1, [r3], #1
 800f258:	e7f9      	b.n	800f24e <memset+0x4>
	...

0800f25c <_close_r>:
 800f25c:	b538      	push	{r3, r4, r5, lr}
 800f25e:	2300      	movs	r3, #0
 800f260:	4d05      	ldr	r5, [pc, #20]	@ (800f278 <_close_r+0x1c>)
 800f262:	4604      	mov	r4, r0
 800f264:	4608      	mov	r0, r1
 800f266:	602b      	str	r3, [r5, #0]
 800f268:	f7f2 fa23 	bl	80016b2 <_close>
 800f26c:	1c43      	adds	r3, r0, #1
 800f26e:	d102      	bne.n	800f276 <_close_r+0x1a>
 800f270:	682b      	ldr	r3, [r5, #0]
 800f272:	b103      	cbz	r3, 800f276 <_close_r+0x1a>
 800f274:	6023      	str	r3, [r4, #0]
 800f276:	bd38      	pop	{r3, r4, r5, pc}
 800f278:	20008438 	.word	0x20008438

0800f27c <_lseek_r>:
 800f27c:	b538      	push	{r3, r4, r5, lr}
 800f27e:	4604      	mov	r4, r0
 800f280:	4608      	mov	r0, r1
 800f282:	4611      	mov	r1, r2
 800f284:	2200      	movs	r2, #0
 800f286:	4d05      	ldr	r5, [pc, #20]	@ (800f29c <_lseek_r+0x20>)
 800f288:	602a      	str	r2, [r5, #0]
 800f28a:	461a      	mov	r2, r3
 800f28c:	f7f2 fa35 	bl	80016fa <_lseek>
 800f290:	1c43      	adds	r3, r0, #1
 800f292:	d102      	bne.n	800f29a <_lseek_r+0x1e>
 800f294:	682b      	ldr	r3, [r5, #0]
 800f296:	b103      	cbz	r3, 800f29a <_lseek_r+0x1e>
 800f298:	6023      	str	r3, [r4, #0]
 800f29a:	bd38      	pop	{r3, r4, r5, pc}
 800f29c:	20008438 	.word	0x20008438

0800f2a0 <_read_r>:
 800f2a0:	b538      	push	{r3, r4, r5, lr}
 800f2a2:	4604      	mov	r4, r0
 800f2a4:	4608      	mov	r0, r1
 800f2a6:	4611      	mov	r1, r2
 800f2a8:	2200      	movs	r2, #0
 800f2aa:	4d05      	ldr	r5, [pc, #20]	@ (800f2c0 <_read_r+0x20>)
 800f2ac:	602a      	str	r2, [r5, #0]
 800f2ae:	461a      	mov	r2, r3
 800f2b0:	f7f2 f9c6 	bl	8001640 <_read>
 800f2b4:	1c43      	adds	r3, r0, #1
 800f2b6:	d102      	bne.n	800f2be <_read_r+0x1e>
 800f2b8:	682b      	ldr	r3, [r5, #0]
 800f2ba:	b103      	cbz	r3, 800f2be <_read_r+0x1e>
 800f2bc:	6023      	str	r3, [r4, #0]
 800f2be:	bd38      	pop	{r3, r4, r5, pc}
 800f2c0:	20008438 	.word	0x20008438

0800f2c4 <_write_r>:
 800f2c4:	b538      	push	{r3, r4, r5, lr}
 800f2c6:	4604      	mov	r4, r0
 800f2c8:	4608      	mov	r0, r1
 800f2ca:	4611      	mov	r1, r2
 800f2cc:	2200      	movs	r2, #0
 800f2ce:	4d05      	ldr	r5, [pc, #20]	@ (800f2e4 <_write_r+0x20>)
 800f2d0:	602a      	str	r2, [r5, #0]
 800f2d2:	461a      	mov	r2, r3
 800f2d4:	f7f2 f9d1 	bl	800167a <_write>
 800f2d8:	1c43      	adds	r3, r0, #1
 800f2da:	d102      	bne.n	800f2e2 <_write_r+0x1e>
 800f2dc:	682b      	ldr	r3, [r5, #0]
 800f2de:	b103      	cbz	r3, 800f2e2 <_write_r+0x1e>
 800f2e0:	6023      	str	r3, [r4, #0]
 800f2e2:	bd38      	pop	{r3, r4, r5, pc}
 800f2e4:	20008438 	.word	0x20008438

0800f2e8 <__libc_init_array>:
 800f2e8:	b570      	push	{r4, r5, r6, lr}
 800f2ea:	2600      	movs	r6, #0
 800f2ec:	4d0c      	ldr	r5, [pc, #48]	@ (800f320 <__libc_init_array+0x38>)
 800f2ee:	4c0d      	ldr	r4, [pc, #52]	@ (800f324 <__libc_init_array+0x3c>)
 800f2f0:	1b64      	subs	r4, r4, r5
 800f2f2:	10a4      	asrs	r4, r4, #2
 800f2f4:	42a6      	cmp	r6, r4
 800f2f6:	d109      	bne.n	800f30c <__libc_init_array+0x24>
 800f2f8:	f000 fdd0 	bl	800fe9c <_init>
 800f2fc:	2600      	movs	r6, #0
 800f2fe:	4d0a      	ldr	r5, [pc, #40]	@ (800f328 <__libc_init_array+0x40>)
 800f300:	4c0a      	ldr	r4, [pc, #40]	@ (800f32c <__libc_init_array+0x44>)
 800f302:	1b64      	subs	r4, r4, r5
 800f304:	10a4      	asrs	r4, r4, #2
 800f306:	42a6      	cmp	r6, r4
 800f308:	d105      	bne.n	800f316 <__libc_init_array+0x2e>
 800f30a:	bd70      	pop	{r4, r5, r6, pc}
 800f30c:	f855 3b04 	ldr.w	r3, [r5], #4
 800f310:	4798      	blx	r3
 800f312:	3601      	adds	r6, #1
 800f314:	e7ee      	b.n	800f2f4 <__libc_init_array+0xc>
 800f316:	f855 3b04 	ldr.w	r3, [r5], #4
 800f31a:	4798      	blx	r3
 800f31c:	3601      	adds	r6, #1
 800f31e:	e7f2      	b.n	800f306 <__libc_init_array+0x1e>
 800f320:	08011cc4 	.word	0x08011cc4
 800f324:	08011cc4 	.word	0x08011cc4
 800f328:	08011cc4 	.word	0x08011cc4
 800f32c:	08011cc8 	.word	0x08011cc8

0800f330 <__retarget_lock_init_recursive>:
 800f330:	4770      	bx	lr

0800f332 <__retarget_lock_acquire_recursive>:
 800f332:	4770      	bx	lr

0800f334 <__retarget_lock_release_recursive>:
 800f334:	4770      	bx	lr

0800f336 <memcpy>:
 800f336:	440a      	add	r2, r1
 800f338:	4291      	cmp	r1, r2
 800f33a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800f33e:	d100      	bne.n	800f342 <memcpy+0xc>
 800f340:	4770      	bx	lr
 800f342:	b510      	push	{r4, lr}
 800f344:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f348:	4291      	cmp	r1, r2
 800f34a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f34e:	d1f9      	bne.n	800f344 <memcpy+0xe>
 800f350:	bd10      	pop	{r4, pc}
	...

0800f354 <_free_r>:
 800f354:	b538      	push	{r3, r4, r5, lr}
 800f356:	4605      	mov	r5, r0
 800f358:	2900      	cmp	r1, #0
 800f35a:	d040      	beq.n	800f3de <_free_r+0x8a>
 800f35c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f360:	1f0c      	subs	r4, r1, #4
 800f362:	2b00      	cmp	r3, #0
 800f364:	bfb8      	it	lt
 800f366:	18e4      	addlt	r4, r4, r3
 800f368:	f000 f8de 	bl	800f528 <__malloc_lock>
 800f36c:	4a1c      	ldr	r2, [pc, #112]	@ (800f3e0 <_free_r+0x8c>)
 800f36e:	6813      	ldr	r3, [r2, #0]
 800f370:	b933      	cbnz	r3, 800f380 <_free_r+0x2c>
 800f372:	6063      	str	r3, [r4, #4]
 800f374:	6014      	str	r4, [r2, #0]
 800f376:	4628      	mov	r0, r5
 800f378:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f37c:	f000 b8da 	b.w	800f534 <__malloc_unlock>
 800f380:	42a3      	cmp	r3, r4
 800f382:	d908      	bls.n	800f396 <_free_r+0x42>
 800f384:	6820      	ldr	r0, [r4, #0]
 800f386:	1821      	adds	r1, r4, r0
 800f388:	428b      	cmp	r3, r1
 800f38a:	bf01      	itttt	eq
 800f38c:	6819      	ldreq	r1, [r3, #0]
 800f38e:	685b      	ldreq	r3, [r3, #4]
 800f390:	1809      	addeq	r1, r1, r0
 800f392:	6021      	streq	r1, [r4, #0]
 800f394:	e7ed      	b.n	800f372 <_free_r+0x1e>
 800f396:	461a      	mov	r2, r3
 800f398:	685b      	ldr	r3, [r3, #4]
 800f39a:	b10b      	cbz	r3, 800f3a0 <_free_r+0x4c>
 800f39c:	42a3      	cmp	r3, r4
 800f39e:	d9fa      	bls.n	800f396 <_free_r+0x42>
 800f3a0:	6811      	ldr	r1, [r2, #0]
 800f3a2:	1850      	adds	r0, r2, r1
 800f3a4:	42a0      	cmp	r0, r4
 800f3a6:	d10b      	bne.n	800f3c0 <_free_r+0x6c>
 800f3a8:	6820      	ldr	r0, [r4, #0]
 800f3aa:	4401      	add	r1, r0
 800f3ac:	1850      	adds	r0, r2, r1
 800f3ae:	4283      	cmp	r3, r0
 800f3b0:	6011      	str	r1, [r2, #0]
 800f3b2:	d1e0      	bne.n	800f376 <_free_r+0x22>
 800f3b4:	6818      	ldr	r0, [r3, #0]
 800f3b6:	685b      	ldr	r3, [r3, #4]
 800f3b8:	4408      	add	r0, r1
 800f3ba:	6010      	str	r0, [r2, #0]
 800f3bc:	6053      	str	r3, [r2, #4]
 800f3be:	e7da      	b.n	800f376 <_free_r+0x22>
 800f3c0:	d902      	bls.n	800f3c8 <_free_r+0x74>
 800f3c2:	230c      	movs	r3, #12
 800f3c4:	602b      	str	r3, [r5, #0]
 800f3c6:	e7d6      	b.n	800f376 <_free_r+0x22>
 800f3c8:	6820      	ldr	r0, [r4, #0]
 800f3ca:	1821      	adds	r1, r4, r0
 800f3cc:	428b      	cmp	r3, r1
 800f3ce:	bf01      	itttt	eq
 800f3d0:	6819      	ldreq	r1, [r3, #0]
 800f3d2:	685b      	ldreq	r3, [r3, #4]
 800f3d4:	1809      	addeq	r1, r1, r0
 800f3d6:	6021      	streq	r1, [r4, #0]
 800f3d8:	6063      	str	r3, [r4, #4]
 800f3da:	6054      	str	r4, [r2, #4]
 800f3dc:	e7cb      	b.n	800f376 <_free_r+0x22>
 800f3de:	bd38      	pop	{r3, r4, r5, pc}
 800f3e0:	20008444 	.word	0x20008444

0800f3e4 <sbrk_aligned>:
 800f3e4:	b570      	push	{r4, r5, r6, lr}
 800f3e6:	4e0f      	ldr	r6, [pc, #60]	@ (800f424 <sbrk_aligned+0x40>)
 800f3e8:	460c      	mov	r4, r1
 800f3ea:	6831      	ldr	r1, [r6, #0]
 800f3ec:	4605      	mov	r5, r0
 800f3ee:	b911      	cbnz	r1, 800f3f6 <sbrk_aligned+0x12>
 800f3f0:	f000 fcb2 	bl	800fd58 <_sbrk_r>
 800f3f4:	6030      	str	r0, [r6, #0]
 800f3f6:	4621      	mov	r1, r4
 800f3f8:	4628      	mov	r0, r5
 800f3fa:	f000 fcad 	bl	800fd58 <_sbrk_r>
 800f3fe:	1c43      	adds	r3, r0, #1
 800f400:	d103      	bne.n	800f40a <sbrk_aligned+0x26>
 800f402:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800f406:	4620      	mov	r0, r4
 800f408:	bd70      	pop	{r4, r5, r6, pc}
 800f40a:	1cc4      	adds	r4, r0, #3
 800f40c:	f024 0403 	bic.w	r4, r4, #3
 800f410:	42a0      	cmp	r0, r4
 800f412:	d0f8      	beq.n	800f406 <sbrk_aligned+0x22>
 800f414:	1a21      	subs	r1, r4, r0
 800f416:	4628      	mov	r0, r5
 800f418:	f000 fc9e 	bl	800fd58 <_sbrk_r>
 800f41c:	3001      	adds	r0, #1
 800f41e:	d1f2      	bne.n	800f406 <sbrk_aligned+0x22>
 800f420:	e7ef      	b.n	800f402 <sbrk_aligned+0x1e>
 800f422:	bf00      	nop
 800f424:	20008440 	.word	0x20008440

0800f428 <_malloc_r>:
 800f428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f42c:	1ccd      	adds	r5, r1, #3
 800f42e:	f025 0503 	bic.w	r5, r5, #3
 800f432:	3508      	adds	r5, #8
 800f434:	2d0c      	cmp	r5, #12
 800f436:	bf38      	it	cc
 800f438:	250c      	movcc	r5, #12
 800f43a:	2d00      	cmp	r5, #0
 800f43c:	4606      	mov	r6, r0
 800f43e:	db01      	blt.n	800f444 <_malloc_r+0x1c>
 800f440:	42a9      	cmp	r1, r5
 800f442:	d904      	bls.n	800f44e <_malloc_r+0x26>
 800f444:	230c      	movs	r3, #12
 800f446:	6033      	str	r3, [r6, #0]
 800f448:	2000      	movs	r0, #0
 800f44a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f44e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f524 <_malloc_r+0xfc>
 800f452:	f000 f869 	bl	800f528 <__malloc_lock>
 800f456:	f8d8 3000 	ldr.w	r3, [r8]
 800f45a:	461c      	mov	r4, r3
 800f45c:	bb44      	cbnz	r4, 800f4b0 <_malloc_r+0x88>
 800f45e:	4629      	mov	r1, r5
 800f460:	4630      	mov	r0, r6
 800f462:	f7ff ffbf 	bl	800f3e4 <sbrk_aligned>
 800f466:	1c43      	adds	r3, r0, #1
 800f468:	4604      	mov	r4, r0
 800f46a:	d158      	bne.n	800f51e <_malloc_r+0xf6>
 800f46c:	f8d8 4000 	ldr.w	r4, [r8]
 800f470:	4627      	mov	r7, r4
 800f472:	2f00      	cmp	r7, #0
 800f474:	d143      	bne.n	800f4fe <_malloc_r+0xd6>
 800f476:	2c00      	cmp	r4, #0
 800f478:	d04b      	beq.n	800f512 <_malloc_r+0xea>
 800f47a:	6823      	ldr	r3, [r4, #0]
 800f47c:	4639      	mov	r1, r7
 800f47e:	4630      	mov	r0, r6
 800f480:	eb04 0903 	add.w	r9, r4, r3
 800f484:	f000 fc68 	bl	800fd58 <_sbrk_r>
 800f488:	4581      	cmp	r9, r0
 800f48a:	d142      	bne.n	800f512 <_malloc_r+0xea>
 800f48c:	6821      	ldr	r1, [r4, #0]
 800f48e:	4630      	mov	r0, r6
 800f490:	1a6d      	subs	r5, r5, r1
 800f492:	4629      	mov	r1, r5
 800f494:	f7ff ffa6 	bl	800f3e4 <sbrk_aligned>
 800f498:	3001      	adds	r0, #1
 800f49a:	d03a      	beq.n	800f512 <_malloc_r+0xea>
 800f49c:	6823      	ldr	r3, [r4, #0]
 800f49e:	442b      	add	r3, r5
 800f4a0:	6023      	str	r3, [r4, #0]
 800f4a2:	f8d8 3000 	ldr.w	r3, [r8]
 800f4a6:	685a      	ldr	r2, [r3, #4]
 800f4a8:	bb62      	cbnz	r2, 800f504 <_malloc_r+0xdc>
 800f4aa:	f8c8 7000 	str.w	r7, [r8]
 800f4ae:	e00f      	b.n	800f4d0 <_malloc_r+0xa8>
 800f4b0:	6822      	ldr	r2, [r4, #0]
 800f4b2:	1b52      	subs	r2, r2, r5
 800f4b4:	d420      	bmi.n	800f4f8 <_malloc_r+0xd0>
 800f4b6:	2a0b      	cmp	r2, #11
 800f4b8:	d917      	bls.n	800f4ea <_malloc_r+0xc2>
 800f4ba:	1961      	adds	r1, r4, r5
 800f4bc:	42a3      	cmp	r3, r4
 800f4be:	6025      	str	r5, [r4, #0]
 800f4c0:	bf18      	it	ne
 800f4c2:	6059      	strne	r1, [r3, #4]
 800f4c4:	6863      	ldr	r3, [r4, #4]
 800f4c6:	bf08      	it	eq
 800f4c8:	f8c8 1000 	streq.w	r1, [r8]
 800f4cc:	5162      	str	r2, [r4, r5]
 800f4ce:	604b      	str	r3, [r1, #4]
 800f4d0:	4630      	mov	r0, r6
 800f4d2:	f000 f82f 	bl	800f534 <__malloc_unlock>
 800f4d6:	f104 000b 	add.w	r0, r4, #11
 800f4da:	1d23      	adds	r3, r4, #4
 800f4dc:	f020 0007 	bic.w	r0, r0, #7
 800f4e0:	1ac2      	subs	r2, r0, r3
 800f4e2:	bf1c      	itt	ne
 800f4e4:	1a1b      	subne	r3, r3, r0
 800f4e6:	50a3      	strne	r3, [r4, r2]
 800f4e8:	e7af      	b.n	800f44a <_malloc_r+0x22>
 800f4ea:	6862      	ldr	r2, [r4, #4]
 800f4ec:	42a3      	cmp	r3, r4
 800f4ee:	bf0c      	ite	eq
 800f4f0:	f8c8 2000 	streq.w	r2, [r8]
 800f4f4:	605a      	strne	r2, [r3, #4]
 800f4f6:	e7eb      	b.n	800f4d0 <_malloc_r+0xa8>
 800f4f8:	4623      	mov	r3, r4
 800f4fa:	6864      	ldr	r4, [r4, #4]
 800f4fc:	e7ae      	b.n	800f45c <_malloc_r+0x34>
 800f4fe:	463c      	mov	r4, r7
 800f500:	687f      	ldr	r7, [r7, #4]
 800f502:	e7b6      	b.n	800f472 <_malloc_r+0x4a>
 800f504:	461a      	mov	r2, r3
 800f506:	685b      	ldr	r3, [r3, #4]
 800f508:	42a3      	cmp	r3, r4
 800f50a:	d1fb      	bne.n	800f504 <_malloc_r+0xdc>
 800f50c:	2300      	movs	r3, #0
 800f50e:	6053      	str	r3, [r2, #4]
 800f510:	e7de      	b.n	800f4d0 <_malloc_r+0xa8>
 800f512:	230c      	movs	r3, #12
 800f514:	4630      	mov	r0, r6
 800f516:	6033      	str	r3, [r6, #0]
 800f518:	f000 f80c 	bl	800f534 <__malloc_unlock>
 800f51c:	e794      	b.n	800f448 <_malloc_r+0x20>
 800f51e:	6005      	str	r5, [r0, #0]
 800f520:	e7d6      	b.n	800f4d0 <_malloc_r+0xa8>
 800f522:	bf00      	nop
 800f524:	20008444 	.word	0x20008444

0800f528 <__malloc_lock>:
 800f528:	4801      	ldr	r0, [pc, #4]	@ (800f530 <__malloc_lock+0x8>)
 800f52a:	f7ff bf02 	b.w	800f332 <__retarget_lock_acquire_recursive>
 800f52e:	bf00      	nop
 800f530:	2000843c 	.word	0x2000843c

0800f534 <__malloc_unlock>:
 800f534:	4801      	ldr	r0, [pc, #4]	@ (800f53c <__malloc_unlock+0x8>)
 800f536:	f7ff befd 	b.w	800f334 <__retarget_lock_release_recursive>
 800f53a:	bf00      	nop
 800f53c:	2000843c 	.word	0x2000843c

0800f540 <__sfputc_r>:
 800f540:	6893      	ldr	r3, [r2, #8]
 800f542:	b410      	push	{r4}
 800f544:	3b01      	subs	r3, #1
 800f546:	2b00      	cmp	r3, #0
 800f548:	6093      	str	r3, [r2, #8]
 800f54a:	da07      	bge.n	800f55c <__sfputc_r+0x1c>
 800f54c:	6994      	ldr	r4, [r2, #24]
 800f54e:	42a3      	cmp	r3, r4
 800f550:	db01      	blt.n	800f556 <__sfputc_r+0x16>
 800f552:	290a      	cmp	r1, #10
 800f554:	d102      	bne.n	800f55c <__sfputc_r+0x1c>
 800f556:	bc10      	pop	{r4}
 800f558:	f000 bb6a 	b.w	800fc30 <__swbuf_r>
 800f55c:	6813      	ldr	r3, [r2, #0]
 800f55e:	1c58      	adds	r0, r3, #1
 800f560:	6010      	str	r0, [r2, #0]
 800f562:	7019      	strb	r1, [r3, #0]
 800f564:	4608      	mov	r0, r1
 800f566:	bc10      	pop	{r4}
 800f568:	4770      	bx	lr

0800f56a <__sfputs_r>:
 800f56a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f56c:	4606      	mov	r6, r0
 800f56e:	460f      	mov	r7, r1
 800f570:	4614      	mov	r4, r2
 800f572:	18d5      	adds	r5, r2, r3
 800f574:	42ac      	cmp	r4, r5
 800f576:	d101      	bne.n	800f57c <__sfputs_r+0x12>
 800f578:	2000      	movs	r0, #0
 800f57a:	e007      	b.n	800f58c <__sfputs_r+0x22>
 800f57c:	463a      	mov	r2, r7
 800f57e:	4630      	mov	r0, r6
 800f580:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f584:	f7ff ffdc 	bl	800f540 <__sfputc_r>
 800f588:	1c43      	adds	r3, r0, #1
 800f58a:	d1f3      	bne.n	800f574 <__sfputs_r+0xa>
 800f58c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f590 <_vfiprintf_r>:
 800f590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f594:	460d      	mov	r5, r1
 800f596:	4614      	mov	r4, r2
 800f598:	4698      	mov	r8, r3
 800f59a:	4606      	mov	r6, r0
 800f59c:	b09d      	sub	sp, #116	@ 0x74
 800f59e:	b118      	cbz	r0, 800f5a8 <_vfiprintf_r+0x18>
 800f5a0:	6a03      	ldr	r3, [r0, #32]
 800f5a2:	b90b      	cbnz	r3, 800f5a8 <_vfiprintf_r+0x18>
 800f5a4:	f7ff fdb6 	bl	800f114 <__sinit>
 800f5a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f5aa:	07d9      	lsls	r1, r3, #31
 800f5ac:	d405      	bmi.n	800f5ba <_vfiprintf_r+0x2a>
 800f5ae:	89ab      	ldrh	r3, [r5, #12]
 800f5b0:	059a      	lsls	r2, r3, #22
 800f5b2:	d402      	bmi.n	800f5ba <_vfiprintf_r+0x2a>
 800f5b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f5b6:	f7ff febc 	bl	800f332 <__retarget_lock_acquire_recursive>
 800f5ba:	89ab      	ldrh	r3, [r5, #12]
 800f5bc:	071b      	lsls	r3, r3, #28
 800f5be:	d501      	bpl.n	800f5c4 <_vfiprintf_r+0x34>
 800f5c0:	692b      	ldr	r3, [r5, #16]
 800f5c2:	b99b      	cbnz	r3, 800f5ec <_vfiprintf_r+0x5c>
 800f5c4:	4629      	mov	r1, r5
 800f5c6:	4630      	mov	r0, r6
 800f5c8:	f000 fb70 	bl	800fcac <__swsetup_r>
 800f5cc:	b170      	cbz	r0, 800f5ec <_vfiprintf_r+0x5c>
 800f5ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f5d0:	07dc      	lsls	r4, r3, #31
 800f5d2:	d504      	bpl.n	800f5de <_vfiprintf_r+0x4e>
 800f5d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f5d8:	b01d      	add	sp, #116	@ 0x74
 800f5da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5de:	89ab      	ldrh	r3, [r5, #12]
 800f5e0:	0598      	lsls	r0, r3, #22
 800f5e2:	d4f7      	bmi.n	800f5d4 <_vfiprintf_r+0x44>
 800f5e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f5e6:	f7ff fea5 	bl	800f334 <__retarget_lock_release_recursive>
 800f5ea:	e7f3      	b.n	800f5d4 <_vfiprintf_r+0x44>
 800f5ec:	2300      	movs	r3, #0
 800f5ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800f5f0:	2320      	movs	r3, #32
 800f5f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f5f6:	2330      	movs	r3, #48	@ 0x30
 800f5f8:	f04f 0901 	mov.w	r9, #1
 800f5fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800f600:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800f7ac <_vfiprintf_r+0x21c>
 800f604:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f608:	4623      	mov	r3, r4
 800f60a:	469a      	mov	sl, r3
 800f60c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f610:	b10a      	cbz	r2, 800f616 <_vfiprintf_r+0x86>
 800f612:	2a25      	cmp	r2, #37	@ 0x25
 800f614:	d1f9      	bne.n	800f60a <_vfiprintf_r+0x7a>
 800f616:	ebba 0b04 	subs.w	fp, sl, r4
 800f61a:	d00b      	beq.n	800f634 <_vfiprintf_r+0xa4>
 800f61c:	465b      	mov	r3, fp
 800f61e:	4622      	mov	r2, r4
 800f620:	4629      	mov	r1, r5
 800f622:	4630      	mov	r0, r6
 800f624:	f7ff ffa1 	bl	800f56a <__sfputs_r>
 800f628:	3001      	adds	r0, #1
 800f62a:	f000 80a7 	beq.w	800f77c <_vfiprintf_r+0x1ec>
 800f62e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f630:	445a      	add	r2, fp
 800f632:	9209      	str	r2, [sp, #36]	@ 0x24
 800f634:	f89a 3000 	ldrb.w	r3, [sl]
 800f638:	2b00      	cmp	r3, #0
 800f63a:	f000 809f 	beq.w	800f77c <_vfiprintf_r+0x1ec>
 800f63e:	2300      	movs	r3, #0
 800f640:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f644:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f648:	f10a 0a01 	add.w	sl, sl, #1
 800f64c:	9304      	str	r3, [sp, #16]
 800f64e:	9307      	str	r3, [sp, #28]
 800f650:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f654:	931a      	str	r3, [sp, #104]	@ 0x68
 800f656:	4654      	mov	r4, sl
 800f658:	2205      	movs	r2, #5
 800f65a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f65e:	4853      	ldr	r0, [pc, #332]	@ (800f7ac <_vfiprintf_r+0x21c>)
 800f660:	f000 fb8a 	bl	800fd78 <memchr>
 800f664:	9a04      	ldr	r2, [sp, #16]
 800f666:	b9d8      	cbnz	r0, 800f6a0 <_vfiprintf_r+0x110>
 800f668:	06d1      	lsls	r1, r2, #27
 800f66a:	bf44      	itt	mi
 800f66c:	2320      	movmi	r3, #32
 800f66e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f672:	0713      	lsls	r3, r2, #28
 800f674:	bf44      	itt	mi
 800f676:	232b      	movmi	r3, #43	@ 0x2b
 800f678:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f67c:	f89a 3000 	ldrb.w	r3, [sl]
 800f680:	2b2a      	cmp	r3, #42	@ 0x2a
 800f682:	d015      	beq.n	800f6b0 <_vfiprintf_r+0x120>
 800f684:	4654      	mov	r4, sl
 800f686:	2000      	movs	r0, #0
 800f688:	f04f 0c0a 	mov.w	ip, #10
 800f68c:	9a07      	ldr	r2, [sp, #28]
 800f68e:	4621      	mov	r1, r4
 800f690:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f694:	3b30      	subs	r3, #48	@ 0x30
 800f696:	2b09      	cmp	r3, #9
 800f698:	d94b      	bls.n	800f732 <_vfiprintf_r+0x1a2>
 800f69a:	b1b0      	cbz	r0, 800f6ca <_vfiprintf_r+0x13a>
 800f69c:	9207      	str	r2, [sp, #28]
 800f69e:	e014      	b.n	800f6ca <_vfiprintf_r+0x13a>
 800f6a0:	eba0 0308 	sub.w	r3, r0, r8
 800f6a4:	fa09 f303 	lsl.w	r3, r9, r3
 800f6a8:	4313      	orrs	r3, r2
 800f6aa:	46a2      	mov	sl, r4
 800f6ac:	9304      	str	r3, [sp, #16]
 800f6ae:	e7d2      	b.n	800f656 <_vfiprintf_r+0xc6>
 800f6b0:	9b03      	ldr	r3, [sp, #12]
 800f6b2:	1d19      	adds	r1, r3, #4
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	9103      	str	r1, [sp, #12]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	bfbb      	ittet	lt
 800f6bc:	425b      	neglt	r3, r3
 800f6be:	f042 0202 	orrlt.w	r2, r2, #2
 800f6c2:	9307      	strge	r3, [sp, #28]
 800f6c4:	9307      	strlt	r3, [sp, #28]
 800f6c6:	bfb8      	it	lt
 800f6c8:	9204      	strlt	r2, [sp, #16]
 800f6ca:	7823      	ldrb	r3, [r4, #0]
 800f6cc:	2b2e      	cmp	r3, #46	@ 0x2e
 800f6ce:	d10a      	bne.n	800f6e6 <_vfiprintf_r+0x156>
 800f6d0:	7863      	ldrb	r3, [r4, #1]
 800f6d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800f6d4:	d132      	bne.n	800f73c <_vfiprintf_r+0x1ac>
 800f6d6:	9b03      	ldr	r3, [sp, #12]
 800f6d8:	3402      	adds	r4, #2
 800f6da:	1d1a      	adds	r2, r3, #4
 800f6dc:	681b      	ldr	r3, [r3, #0]
 800f6de:	9203      	str	r2, [sp, #12]
 800f6e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f6e4:	9305      	str	r3, [sp, #20]
 800f6e6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800f7b0 <_vfiprintf_r+0x220>
 800f6ea:	2203      	movs	r2, #3
 800f6ec:	4650      	mov	r0, sl
 800f6ee:	7821      	ldrb	r1, [r4, #0]
 800f6f0:	f000 fb42 	bl	800fd78 <memchr>
 800f6f4:	b138      	cbz	r0, 800f706 <_vfiprintf_r+0x176>
 800f6f6:	2240      	movs	r2, #64	@ 0x40
 800f6f8:	9b04      	ldr	r3, [sp, #16]
 800f6fa:	eba0 000a 	sub.w	r0, r0, sl
 800f6fe:	4082      	lsls	r2, r0
 800f700:	4313      	orrs	r3, r2
 800f702:	3401      	adds	r4, #1
 800f704:	9304      	str	r3, [sp, #16]
 800f706:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f70a:	2206      	movs	r2, #6
 800f70c:	4829      	ldr	r0, [pc, #164]	@ (800f7b4 <_vfiprintf_r+0x224>)
 800f70e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f712:	f000 fb31 	bl	800fd78 <memchr>
 800f716:	2800      	cmp	r0, #0
 800f718:	d03f      	beq.n	800f79a <_vfiprintf_r+0x20a>
 800f71a:	4b27      	ldr	r3, [pc, #156]	@ (800f7b8 <_vfiprintf_r+0x228>)
 800f71c:	bb1b      	cbnz	r3, 800f766 <_vfiprintf_r+0x1d6>
 800f71e:	9b03      	ldr	r3, [sp, #12]
 800f720:	3307      	adds	r3, #7
 800f722:	f023 0307 	bic.w	r3, r3, #7
 800f726:	3308      	adds	r3, #8
 800f728:	9303      	str	r3, [sp, #12]
 800f72a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f72c:	443b      	add	r3, r7
 800f72e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f730:	e76a      	b.n	800f608 <_vfiprintf_r+0x78>
 800f732:	460c      	mov	r4, r1
 800f734:	2001      	movs	r0, #1
 800f736:	fb0c 3202 	mla	r2, ip, r2, r3
 800f73a:	e7a8      	b.n	800f68e <_vfiprintf_r+0xfe>
 800f73c:	2300      	movs	r3, #0
 800f73e:	f04f 0c0a 	mov.w	ip, #10
 800f742:	4619      	mov	r1, r3
 800f744:	3401      	adds	r4, #1
 800f746:	9305      	str	r3, [sp, #20]
 800f748:	4620      	mov	r0, r4
 800f74a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f74e:	3a30      	subs	r2, #48	@ 0x30
 800f750:	2a09      	cmp	r2, #9
 800f752:	d903      	bls.n	800f75c <_vfiprintf_r+0x1cc>
 800f754:	2b00      	cmp	r3, #0
 800f756:	d0c6      	beq.n	800f6e6 <_vfiprintf_r+0x156>
 800f758:	9105      	str	r1, [sp, #20]
 800f75a:	e7c4      	b.n	800f6e6 <_vfiprintf_r+0x156>
 800f75c:	4604      	mov	r4, r0
 800f75e:	2301      	movs	r3, #1
 800f760:	fb0c 2101 	mla	r1, ip, r1, r2
 800f764:	e7f0      	b.n	800f748 <_vfiprintf_r+0x1b8>
 800f766:	ab03      	add	r3, sp, #12
 800f768:	9300      	str	r3, [sp, #0]
 800f76a:	462a      	mov	r2, r5
 800f76c:	4630      	mov	r0, r6
 800f76e:	4b13      	ldr	r3, [pc, #76]	@ (800f7bc <_vfiprintf_r+0x22c>)
 800f770:	a904      	add	r1, sp, #16
 800f772:	f3af 8000 	nop.w
 800f776:	4607      	mov	r7, r0
 800f778:	1c78      	adds	r0, r7, #1
 800f77a:	d1d6      	bne.n	800f72a <_vfiprintf_r+0x19a>
 800f77c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f77e:	07d9      	lsls	r1, r3, #31
 800f780:	d405      	bmi.n	800f78e <_vfiprintf_r+0x1fe>
 800f782:	89ab      	ldrh	r3, [r5, #12]
 800f784:	059a      	lsls	r2, r3, #22
 800f786:	d402      	bmi.n	800f78e <_vfiprintf_r+0x1fe>
 800f788:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f78a:	f7ff fdd3 	bl	800f334 <__retarget_lock_release_recursive>
 800f78e:	89ab      	ldrh	r3, [r5, #12]
 800f790:	065b      	lsls	r3, r3, #25
 800f792:	f53f af1f 	bmi.w	800f5d4 <_vfiprintf_r+0x44>
 800f796:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f798:	e71e      	b.n	800f5d8 <_vfiprintf_r+0x48>
 800f79a:	ab03      	add	r3, sp, #12
 800f79c:	9300      	str	r3, [sp, #0]
 800f79e:	462a      	mov	r2, r5
 800f7a0:	4630      	mov	r0, r6
 800f7a2:	4b06      	ldr	r3, [pc, #24]	@ (800f7bc <_vfiprintf_r+0x22c>)
 800f7a4:	a904      	add	r1, sp, #16
 800f7a6:	f000 f87d 	bl	800f8a4 <_printf_i>
 800f7aa:	e7e4      	b.n	800f776 <_vfiprintf_r+0x1e6>
 800f7ac:	08011c86 	.word	0x08011c86
 800f7b0:	08011c8c 	.word	0x08011c8c
 800f7b4:	08011c90 	.word	0x08011c90
 800f7b8:	00000000 	.word	0x00000000
 800f7bc:	0800f56b 	.word	0x0800f56b

0800f7c0 <_printf_common>:
 800f7c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f7c4:	4616      	mov	r6, r2
 800f7c6:	4698      	mov	r8, r3
 800f7c8:	688a      	ldr	r2, [r1, #8]
 800f7ca:	690b      	ldr	r3, [r1, #16]
 800f7cc:	4607      	mov	r7, r0
 800f7ce:	4293      	cmp	r3, r2
 800f7d0:	bfb8      	it	lt
 800f7d2:	4613      	movlt	r3, r2
 800f7d4:	6033      	str	r3, [r6, #0]
 800f7d6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f7da:	460c      	mov	r4, r1
 800f7dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f7e0:	b10a      	cbz	r2, 800f7e6 <_printf_common+0x26>
 800f7e2:	3301      	adds	r3, #1
 800f7e4:	6033      	str	r3, [r6, #0]
 800f7e6:	6823      	ldr	r3, [r4, #0]
 800f7e8:	0699      	lsls	r1, r3, #26
 800f7ea:	bf42      	ittt	mi
 800f7ec:	6833      	ldrmi	r3, [r6, #0]
 800f7ee:	3302      	addmi	r3, #2
 800f7f0:	6033      	strmi	r3, [r6, #0]
 800f7f2:	6825      	ldr	r5, [r4, #0]
 800f7f4:	f015 0506 	ands.w	r5, r5, #6
 800f7f8:	d106      	bne.n	800f808 <_printf_common+0x48>
 800f7fa:	f104 0a19 	add.w	sl, r4, #25
 800f7fe:	68e3      	ldr	r3, [r4, #12]
 800f800:	6832      	ldr	r2, [r6, #0]
 800f802:	1a9b      	subs	r3, r3, r2
 800f804:	42ab      	cmp	r3, r5
 800f806:	dc2b      	bgt.n	800f860 <_printf_common+0xa0>
 800f808:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f80c:	6822      	ldr	r2, [r4, #0]
 800f80e:	3b00      	subs	r3, #0
 800f810:	bf18      	it	ne
 800f812:	2301      	movne	r3, #1
 800f814:	0692      	lsls	r2, r2, #26
 800f816:	d430      	bmi.n	800f87a <_printf_common+0xba>
 800f818:	4641      	mov	r1, r8
 800f81a:	4638      	mov	r0, r7
 800f81c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f820:	47c8      	blx	r9
 800f822:	3001      	adds	r0, #1
 800f824:	d023      	beq.n	800f86e <_printf_common+0xae>
 800f826:	6823      	ldr	r3, [r4, #0]
 800f828:	6922      	ldr	r2, [r4, #16]
 800f82a:	f003 0306 	and.w	r3, r3, #6
 800f82e:	2b04      	cmp	r3, #4
 800f830:	bf14      	ite	ne
 800f832:	2500      	movne	r5, #0
 800f834:	6833      	ldreq	r3, [r6, #0]
 800f836:	f04f 0600 	mov.w	r6, #0
 800f83a:	bf08      	it	eq
 800f83c:	68e5      	ldreq	r5, [r4, #12]
 800f83e:	f104 041a 	add.w	r4, r4, #26
 800f842:	bf08      	it	eq
 800f844:	1aed      	subeq	r5, r5, r3
 800f846:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800f84a:	bf08      	it	eq
 800f84c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f850:	4293      	cmp	r3, r2
 800f852:	bfc4      	itt	gt
 800f854:	1a9b      	subgt	r3, r3, r2
 800f856:	18ed      	addgt	r5, r5, r3
 800f858:	42b5      	cmp	r5, r6
 800f85a:	d11a      	bne.n	800f892 <_printf_common+0xd2>
 800f85c:	2000      	movs	r0, #0
 800f85e:	e008      	b.n	800f872 <_printf_common+0xb2>
 800f860:	2301      	movs	r3, #1
 800f862:	4652      	mov	r2, sl
 800f864:	4641      	mov	r1, r8
 800f866:	4638      	mov	r0, r7
 800f868:	47c8      	blx	r9
 800f86a:	3001      	adds	r0, #1
 800f86c:	d103      	bne.n	800f876 <_printf_common+0xb6>
 800f86e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f872:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f876:	3501      	adds	r5, #1
 800f878:	e7c1      	b.n	800f7fe <_printf_common+0x3e>
 800f87a:	2030      	movs	r0, #48	@ 0x30
 800f87c:	18e1      	adds	r1, r4, r3
 800f87e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f882:	1c5a      	adds	r2, r3, #1
 800f884:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f888:	4422      	add	r2, r4
 800f88a:	3302      	adds	r3, #2
 800f88c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f890:	e7c2      	b.n	800f818 <_printf_common+0x58>
 800f892:	2301      	movs	r3, #1
 800f894:	4622      	mov	r2, r4
 800f896:	4641      	mov	r1, r8
 800f898:	4638      	mov	r0, r7
 800f89a:	47c8      	blx	r9
 800f89c:	3001      	adds	r0, #1
 800f89e:	d0e6      	beq.n	800f86e <_printf_common+0xae>
 800f8a0:	3601      	adds	r6, #1
 800f8a2:	e7d9      	b.n	800f858 <_printf_common+0x98>

0800f8a4 <_printf_i>:
 800f8a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f8a8:	7e0f      	ldrb	r7, [r1, #24]
 800f8aa:	4691      	mov	r9, r2
 800f8ac:	2f78      	cmp	r7, #120	@ 0x78
 800f8ae:	4680      	mov	r8, r0
 800f8b0:	460c      	mov	r4, r1
 800f8b2:	469a      	mov	sl, r3
 800f8b4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f8b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f8ba:	d807      	bhi.n	800f8cc <_printf_i+0x28>
 800f8bc:	2f62      	cmp	r7, #98	@ 0x62
 800f8be:	d80a      	bhi.n	800f8d6 <_printf_i+0x32>
 800f8c0:	2f00      	cmp	r7, #0
 800f8c2:	f000 80d1 	beq.w	800fa68 <_printf_i+0x1c4>
 800f8c6:	2f58      	cmp	r7, #88	@ 0x58
 800f8c8:	f000 80b8 	beq.w	800fa3c <_printf_i+0x198>
 800f8cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f8d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f8d4:	e03a      	b.n	800f94c <_printf_i+0xa8>
 800f8d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f8da:	2b15      	cmp	r3, #21
 800f8dc:	d8f6      	bhi.n	800f8cc <_printf_i+0x28>
 800f8de:	a101      	add	r1, pc, #4	@ (adr r1, 800f8e4 <_printf_i+0x40>)
 800f8e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f8e4:	0800f93d 	.word	0x0800f93d
 800f8e8:	0800f951 	.word	0x0800f951
 800f8ec:	0800f8cd 	.word	0x0800f8cd
 800f8f0:	0800f8cd 	.word	0x0800f8cd
 800f8f4:	0800f8cd 	.word	0x0800f8cd
 800f8f8:	0800f8cd 	.word	0x0800f8cd
 800f8fc:	0800f951 	.word	0x0800f951
 800f900:	0800f8cd 	.word	0x0800f8cd
 800f904:	0800f8cd 	.word	0x0800f8cd
 800f908:	0800f8cd 	.word	0x0800f8cd
 800f90c:	0800f8cd 	.word	0x0800f8cd
 800f910:	0800fa4f 	.word	0x0800fa4f
 800f914:	0800f97b 	.word	0x0800f97b
 800f918:	0800fa09 	.word	0x0800fa09
 800f91c:	0800f8cd 	.word	0x0800f8cd
 800f920:	0800f8cd 	.word	0x0800f8cd
 800f924:	0800fa71 	.word	0x0800fa71
 800f928:	0800f8cd 	.word	0x0800f8cd
 800f92c:	0800f97b 	.word	0x0800f97b
 800f930:	0800f8cd 	.word	0x0800f8cd
 800f934:	0800f8cd 	.word	0x0800f8cd
 800f938:	0800fa11 	.word	0x0800fa11
 800f93c:	6833      	ldr	r3, [r6, #0]
 800f93e:	1d1a      	adds	r2, r3, #4
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	6032      	str	r2, [r6, #0]
 800f944:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f948:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f94c:	2301      	movs	r3, #1
 800f94e:	e09c      	b.n	800fa8a <_printf_i+0x1e6>
 800f950:	6833      	ldr	r3, [r6, #0]
 800f952:	6820      	ldr	r0, [r4, #0]
 800f954:	1d19      	adds	r1, r3, #4
 800f956:	6031      	str	r1, [r6, #0]
 800f958:	0606      	lsls	r6, r0, #24
 800f95a:	d501      	bpl.n	800f960 <_printf_i+0xbc>
 800f95c:	681d      	ldr	r5, [r3, #0]
 800f95e:	e003      	b.n	800f968 <_printf_i+0xc4>
 800f960:	0645      	lsls	r5, r0, #25
 800f962:	d5fb      	bpl.n	800f95c <_printf_i+0xb8>
 800f964:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f968:	2d00      	cmp	r5, #0
 800f96a:	da03      	bge.n	800f974 <_printf_i+0xd0>
 800f96c:	232d      	movs	r3, #45	@ 0x2d
 800f96e:	426d      	negs	r5, r5
 800f970:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f974:	230a      	movs	r3, #10
 800f976:	4858      	ldr	r0, [pc, #352]	@ (800fad8 <_printf_i+0x234>)
 800f978:	e011      	b.n	800f99e <_printf_i+0xfa>
 800f97a:	6821      	ldr	r1, [r4, #0]
 800f97c:	6833      	ldr	r3, [r6, #0]
 800f97e:	0608      	lsls	r0, r1, #24
 800f980:	f853 5b04 	ldr.w	r5, [r3], #4
 800f984:	d402      	bmi.n	800f98c <_printf_i+0xe8>
 800f986:	0649      	lsls	r1, r1, #25
 800f988:	bf48      	it	mi
 800f98a:	b2ad      	uxthmi	r5, r5
 800f98c:	2f6f      	cmp	r7, #111	@ 0x6f
 800f98e:	6033      	str	r3, [r6, #0]
 800f990:	bf14      	ite	ne
 800f992:	230a      	movne	r3, #10
 800f994:	2308      	moveq	r3, #8
 800f996:	4850      	ldr	r0, [pc, #320]	@ (800fad8 <_printf_i+0x234>)
 800f998:	2100      	movs	r1, #0
 800f99a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f99e:	6866      	ldr	r6, [r4, #4]
 800f9a0:	2e00      	cmp	r6, #0
 800f9a2:	60a6      	str	r6, [r4, #8]
 800f9a4:	db05      	blt.n	800f9b2 <_printf_i+0x10e>
 800f9a6:	6821      	ldr	r1, [r4, #0]
 800f9a8:	432e      	orrs	r6, r5
 800f9aa:	f021 0104 	bic.w	r1, r1, #4
 800f9ae:	6021      	str	r1, [r4, #0]
 800f9b0:	d04b      	beq.n	800fa4a <_printf_i+0x1a6>
 800f9b2:	4616      	mov	r6, r2
 800f9b4:	fbb5 f1f3 	udiv	r1, r5, r3
 800f9b8:	fb03 5711 	mls	r7, r3, r1, r5
 800f9bc:	5dc7      	ldrb	r7, [r0, r7]
 800f9be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f9c2:	462f      	mov	r7, r5
 800f9c4:	42bb      	cmp	r3, r7
 800f9c6:	460d      	mov	r5, r1
 800f9c8:	d9f4      	bls.n	800f9b4 <_printf_i+0x110>
 800f9ca:	2b08      	cmp	r3, #8
 800f9cc:	d10b      	bne.n	800f9e6 <_printf_i+0x142>
 800f9ce:	6823      	ldr	r3, [r4, #0]
 800f9d0:	07df      	lsls	r7, r3, #31
 800f9d2:	d508      	bpl.n	800f9e6 <_printf_i+0x142>
 800f9d4:	6923      	ldr	r3, [r4, #16]
 800f9d6:	6861      	ldr	r1, [r4, #4]
 800f9d8:	4299      	cmp	r1, r3
 800f9da:	bfde      	ittt	le
 800f9dc:	2330      	movle	r3, #48	@ 0x30
 800f9de:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f9e2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800f9e6:	1b92      	subs	r2, r2, r6
 800f9e8:	6122      	str	r2, [r4, #16]
 800f9ea:	464b      	mov	r3, r9
 800f9ec:	4621      	mov	r1, r4
 800f9ee:	4640      	mov	r0, r8
 800f9f0:	f8cd a000 	str.w	sl, [sp]
 800f9f4:	aa03      	add	r2, sp, #12
 800f9f6:	f7ff fee3 	bl	800f7c0 <_printf_common>
 800f9fa:	3001      	adds	r0, #1
 800f9fc:	d14a      	bne.n	800fa94 <_printf_i+0x1f0>
 800f9fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fa02:	b004      	add	sp, #16
 800fa04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa08:	6823      	ldr	r3, [r4, #0]
 800fa0a:	f043 0320 	orr.w	r3, r3, #32
 800fa0e:	6023      	str	r3, [r4, #0]
 800fa10:	2778      	movs	r7, #120	@ 0x78
 800fa12:	4832      	ldr	r0, [pc, #200]	@ (800fadc <_printf_i+0x238>)
 800fa14:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800fa18:	6823      	ldr	r3, [r4, #0]
 800fa1a:	6831      	ldr	r1, [r6, #0]
 800fa1c:	061f      	lsls	r7, r3, #24
 800fa1e:	f851 5b04 	ldr.w	r5, [r1], #4
 800fa22:	d402      	bmi.n	800fa2a <_printf_i+0x186>
 800fa24:	065f      	lsls	r7, r3, #25
 800fa26:	bf48      	it	mi
 800fa28:	b2ad      	uxthmi	r5, r5
 800fa2a:	6031      	str	r1, [r6, #0]
 800fa2c:	07d9      	lsls	r1, r3, #31
 800fa2e:	bf44      	itt	mi
 800fa30:	f043 0320 	orrmi.w	r3, r3, #32
 800fa34:	6023      	strmi	r3, [r4, #0]
 800fa36:	b11d      	cbz	r5, 800fa40 <_printf_i+0x19c>
 800fa38:	2310      	movs	r3, #16
 800fa3a:	e7ad      	b.n	800f998 <_printf_i+0xf4>
 800fa3c:	4826      	ldr	r0, [pc, #152]	@ (800fad8 <_printf_i+0x234>)
 800fa3e:	e7e9      	b.n	800fa14 <_printf_i+0x170>
 800fa40:	6823      	ldr	r3, [r4, #0]
 800fa42:	f023 0320 	bic.w	r3, r3, #32
 800fa46:	6023      	str	r3, [r4, #0]
 800fa48:	e7f6      	b.n	800fa38 <_printf_i+0x194>
 800fa4a:	4616      	mov	r6, r2
 800fa4c:	e7bd      	b.n	800f9ca <_printf_i+0x126>
 800fa4e:	6833      	ldr	r3, [r6, #0]
 800fa50:	6825      	ldr	r5, [r4, #0]
 800fa52:	1d18      	adds	r0, r3, #4
 800fa54:	6961      	ldr	r1, [r4, #20]
 800fa56:	6030      	str	r0, [r6, #0]
 800fa58:	062e      	lsls	r6, r5, #24
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	d501      	bpl.n	800fa62 <_printf_i+0x1be>
 800fa5e:	6019      	str	r1, [r3, #0]
 800fa60:	e002      	b.n	800fa68 <_printf_i+0x1c4>
 800fa62:	0668      	lsls	r0, r5, #25
 800fa64:	d5fb      	bpl.n	800fa5e <_printf_i+0x1ba>
 800fa66:	8019      	strh	r1, [r3, #0]
 800fa68:	2300      	movs	r3, #0
 800fa6a:	4616      	mov	r6, r2
 800fa6c:	6123      	str	r3, [r4, #16]
 800fa6e:	e7bc      	b.n	800f9ea <_printf_i+0x146>
 800fa70:	6833      	ldr	r3, [r6, #0]
 800fa72:	2100      	movs	r1, #0
 800fa74:	1d1a      	adds	r2, r3, #4
 800fa76:	6032      	str	r2, [r6, #0]
 800fa78:	681e      	ldr	r6, [r3, #0]
 800fa7a:	6862      	ldr	r2, [r4, #4]
 800fa7c:	4630      	mov	r0, r6
 800fa7e:	f000 f97b 	bl	800fd78 <memchr>
 800fa82:	b108      	cbz	r0, 800fa88 <_printf_i+0x1e4>
 800fa84:	1b80      	subs	r0, r0, r6
 800fa86:	6060      	str	r0, [r4, #4]
 800fa88:	6863      	ldr	r3, [r4, #4]
 800fa8a:	6123      	str	r3, [r4, #16]
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fa92:	e7aa      	b.n	800f9ea <_printf_i+0x146>
 800fa94:	4632      	mov	r2, r6
 800fa96:	4649      	mov	r1, r9
 800fa98:	4640      	mov	r0, r8
 800fa9a:	6923      	ldr	r3, [r4, #16]
 800fa9c:	47d0      	blx	sl
 800fa9e:	3001      	adds	r0, #1
 800faa0:	d0ad      	beq.n	800f9fe <_printf_i+0x15a>
 800faa2:	6823      	ldr	r3, [r4, #0]
 800faa4:	079b      	lsls	r3, r3, #30
 800faa6:	d413      	bmi.n	800fad0 <_printf_i+0x22c>
 800faa8:	68e0      	ldr	r0, [r4, #12]
 800faaa:	9b03      	ldr	r3, [sp, #12]
 800faac:	4298      	cmp	r0, r3
 800faae:	bfb8      	it	lt
 800fab0:	4618      	movlt	r0, r3
 800fab2:	e7a6      	b.n	800fa02 <_printf_i+0x15e>
 800fab4:	2301      	movs	r3, #1
 800fab6:	4632      	mov	r2, r6
 800fab8:	4649      	mov	r1, r9
 800faba:	4640      	mov	r0, r8
 800fabc:	47d0      	blx	sl
 800fabe:	3001      	adds	r0, #1
 800fac0:	d09d      	beq.n	800f9fe <_printf_i+0x15a>
 800fac2:	3501      	adds	r5, #1
 800fac4:	68e3      	ldr	r3, [r4, #12]
 800fac6:	9903      	ldr	r1, [sp, #12]
 800fac8:	1a5b      	subs	r3, r3, r1
 800faca:	42ab      	cmp	r3, r5
 800facc:	dcf2      	bgt.n	800fab4 <_printf_i+0x210>
 800face:	e7eb      	b.n	800faa8 <_printf_i+0x204>
 800fad0:	2500      	movs	r5, #0
 800fad2:	f104 0619 	add.w	r6, r4, #25
 800fad6:	e7f5      	b.n	800fac4 <_printf_i+0x220>
 800fad8:	08011c97 	.word	0x08011c97
 800fadc:	08011ca8 	.word	0x08011ca8

0800fae0 <__sflush_r>:
 800fae0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fae6:	0716      	lsls	r6, r2, #28
 800fae8:	4605      	mov	r5, r0
 800faea:	460c      	mov	r4, r1
 800faec:	d454      	bmi.n	800fb98 <__sflush_r+0xb8>
 800faee:	684b      	ldr	r3, [r1, #4]
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	dc02      	bgt.n	800fafa <__sflush_r+0x1a>
 800faf4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	dd48      	ble.n	800fb8c <__sflush_r+0xac>
 800fafa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fafc:	2e00      	cmp	r6, #0
 800fafe:	d045      	beq.n	800fb8c <__sflush_r+0xac>
 800fb00:	2300      	movs	r3, #0
 800fb02:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fb06:	682f      	ldr	r7, [r5, #0]
 800fb08:	6a21      	ldr	r1, [r4, #32]
 800fb0a:	602b      	str	r3, [r5, #0]
 800fb0c:	d030      	beq.n	800fb70 <__sflush_r+0x90>
 800fb0e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fb10:	89a3      	ldrh	r3, [r4, #12]
 800fb12:	0759      	lsls	r1, r3, #29
 800fb14:	d505      	bpl.n	800fb22 <__sflush_r+0x42>
 800fb16:	6863      	ldr	r3, [r4, #4]
 800fb18:	1ad2      	subs	r2, r2, r3
 800fb1a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fb1c:	b10b      	cbz	r3, 800fb22 <__sflush_r+0x42>
 800fb1e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fb20:	1ad2      	subs	r2, r2, r3
 800fb22:	2300      	movs	r3, #0
 800fb24:	4628      	mov	r0, r5
 800fb26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fb28:	6a21      	ldr	r1, [r4, #32]
 800fb2a:	47b0      	blx	r6
 800fb2c:	1c43      	adds	r3, r0, #1
 800fb2e:	89a3      	ldrh	r3, [r4, #12]
 800fb30:	d106      	bne.n	800fb40 <__sflush_r+0x60>
 800fb32:	6829      	ldr	r1, [r5, #0]
 800fb34:	291d      	cmp	r1, #29
 800fb36:	d82b      	bhi.n	800fb90 <__sflush_r+0xb0>
 800fb38:	4a28      	ldr	r2, [pc, #160]	@ (800fbdc <__sflush_r+0xfc>)
 800fb3a:	40ca      	lsrs	r2, r1
 800fb3c:	07d6      	lsls	r6, r2, #31
 800fb3e:	d527      	bpl.n	800fb90 <__sflush_r+0xb0>
 800fb40:	2200      	movs	r2, #0
 800fb42:	6062      	str	r2, [r4, #4]
 800fb44:	6922      	ldr	r2, [r4, #16]
 800fb46:	04d9      	lsls	r1, r3, #19
 800fb48:	6022      	str	r2, [r4, #0]
 800fb4a:	d504      	bpl.n	800fb56 <__sflush_r+0x76>
 800fb4c:	1c42      	adds	r2, r0, #1
 800fb4e:	d101      	bne.n	800fb54 <__sflush_r+0x74>
 800fb50:	682b      	ldr	r3, [r5, #0]
 800fb52:	b903      	cbnz	r3, 800fb56 <__sflush_r+0x76>
 800fb54:	6560      	str	r0, [r4, #84]	@ 0x54
 800fb56:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fb58:	602f      	str	r7, [r5, #0]
 800fb5a:	b1b9      	cbz	r1, 800fb8c <__sflush_r+0xac>
 800fb5c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fb60:	4299      	cmp	r1, r3
 800fb62:	d002      	beq.n	800fb6a <__sflush_r+0x8a>
 800fb64:	4628      	mov	r0, r5
 800fb66:	f7ff fbf5 	bl	800f354 <_free_r>
 800fb6a:	2300      	movs	r3, #0
 800fb6c:	6363      	str	r3, [r4, #52]	@ 0x34
 800fb6e:	e00d      	b.n	800fb8c <__sflush_r+0xac>
 800fb70:	2301      	movs	r3, #1
 800fb72:	4628      	mov	r0, r5
 800fb74:	47b0      	blx	r6
 800fb76:	4602      	mov	r2, r0
 800fb78:	1c50      	adds	r0, r2, #1
 800fb7a:	d1c9      	bne.n	800fb10 <__sflush_r+0x30>
 800fb7c:	682b      	ldr	r3, [r5, #0]
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d0c6      	beq.n	800fb10 <__sflush_r+0x30>
 800fb82:	2b1d      	cmp	r3, #29
 800fb84:	d001      	beq.n	800fb8a <__sflush_r+0xaa>
 800fb86:	2b16      	cmp	r3, #22
 800fb88:	d11d      	bne.n	800fbc6 <__sflush_r+0xe6>
 800fb8a:	602f      	str	r7, [r5, #0]
 800fb8c:	2000      	movs	r0, #0
 800fb8e:	e021      	b.n	800fbd4 <__sflush_r+0xf4>
 800fb90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb94:	b21b      	sxth	r3, r3
 800fb96:	e01a      	b.n	800fbce <__sflush_r+0xee>
 800fb98:	690f      	ldr	r7, [r1, #16]
 800fb9a:	2f00      	cmp	r7, #0
 800fb9c:	d0f6      	beq.n	800fb8c <__sflush_r+0xac>
 800fb9e:	0793      	lsls	r3, r2, #30
 800fba0:	bf18      	it	ne
 800fba2:	2300      	movne	r3, #0
 800fba4:	680e      	ldr	r6, [r1, #0]
 800fba6:	bf08      	it	eq
 800fba8:	694b      	ldreq	r3, [r1, #20]
 800fbaa:	1bf6      	subs	r6, r6, r7
 800fbac:	600f      	str	r7, [r1, #0]
 800fbae:	608b      	str	r3, [r1, #8]
 800fbb0:	2e00      	cmp	r6, #0
 800fbb2:	ddeb      	ble.n	800fb8c <__sflush_r+0xac>
 800fbb4:	4633      	mov	r3, r6
 800fbb6:	463a      	mov	r2, r7
 800fbb8:	4628      	mov	r0, r5
 800fbba:	6a21      	ldr	r1, [r4, #32]
 800fbbc:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800fbc0:	47e0      	blx	ip
 800fbc2:	2800      	cmp	r0, #0
 800fbc4:	dc07      	bgt.n	800fbd6 <__sflush_r+0xf6>
 800fbc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fbce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fbd2:	81a3      	strh	r3, [r4, #12]
 800fbd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fbd6:	4407      	add	r7, r0
 800fbd8:	1a36      	subs	r6, r6, r0
 800fbda:	e7e9      	b.n	800fbb0 <__sflush_r+0xd0>
 800fbdc:	20400001 	.word	0x20400001

0800fbe0 <_fflush_r>:
 800fbe0:	b538      	push	{r3, r4, r5, lr}
 800fbe2:	690b      	ldr	r3, [r1, #16]
 800fbe4:	4605      	mov	r5, r0
 800fbe6:	460c      	mov	r4, r1
 800fbe8:	b913      	cbnz	r3, 800fbf0 <_fflush_r+0x10>
 800fbea:	2500      	movs	r5, #0
 800fbec:	4628      	mov	r0, r5
 800fbee:	bd38      	pop	{r3, r4, r5, pc}
 800fbf0:	b118      	cbz	r0, 800fbfa <_fflush_r+0x1a>
 800fbf2:	6a03      	ldr	r3, [r0, #32]
 800fbf4:	b90b      	cbnz	r3, 800fbfa <_fflush_r+0x1a>
 800fbf6:	f7ff fa8d 	bl	800f114 <__sinit>
 800fbfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d0f3      	beq.n	800fbea <_fflush_r+0xa>
 800fc02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fc04:	07d0      	lsls	r0, r2, #31
 800fc06:	d404      	bmi.n	800fc12 <_fflush_r+0x32>
 800fc08:	0599      	lsls	r1, r3, #22
 800fc0a:	d402      	bmi.n	800fc12 <_fflush_r+0x32>
 800fc0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fc0e:	f7ff fb90 	bl	800f332 <__retarget_lock_acquire_recursive>
 800fc12:	4628      	mov	r0, r5
 800fc14:	4621      	mov	r1, r4
 800fc16:	f7ff ff63 	bl	800fae0 <__sflush_r>
 800fc1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fc1c:	4605      	mov	r5, r0
 800fc1e:	07da      	lsls	r2, r3, #31
 800fc20:	d4e4      	bmi.n	800fbec <_fflush_r+0xc>
 800fc22:	89a3      	ldrh	r3, [r4, #12]
 800fc24:	059b      	lsls	r3, r3, #22
 800fc26:	d4e1      	bmi.n	800fbec <_fflush_r+0xc>
 800fc28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fc2a:	f7ff fb83 	bl	800f334 <__retarget_lock_release_recursive>
 800fc2e:	e7dd      	b.n	800fbec <_fflush_r+0xc>

0800fc30 <__swbuf_r>:
 800fc30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc32:	460e      	mov	r6, r1
 800fc34:	4614      	mov	r4, r2
 800fc36:	4605      	mov	r5, r0
 800fc38:	b118      	cbz	r0, 800fc42 <__swbuf_r+0x12>
 800fc3a:	6a03      	ldr	r3, [r0, #32]
 800fc3c:	b90b      	cbnz	r3, 800fc42 <__swbuf_r+0x12>
 800fc3e:	f7ff fa69 	bl	800f114 <__sinit>
 800fc42:	69a3      	ldr	r3, [r4, #24]
 800fc44:	60a3      	str	r3, [r4, #8]
 800fc46:	89a3      	ldrh	r3, [r4, #12]
 800fc48:	071a      	lsls	r2, r3, #28
 800fc4a:	d501      	bpl.n	800fc50 <__swbuf_r+0x20>
 800fc4c:	6923      	ldr	r3, [r4, #16]
 800fc4e:	b943      	cbnz	r3, 800fc62 <__swbuf_r+0x32>
 800fc50:	4621      	mov	r1, r4
 800fc52:	4628      	mov	r0, r5
 800fc54:	f000 f82a 	bl	800fcac <__swsetup_r>
 800fc58:	b118      	cbz	r0, 800fc62 <__swbuf_r+0x32>
 800fc5a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800fc5e:	4638      	mov	r0, r7
 800fc60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc62:	6823      	ldr	r3, [r4, #0]
 800fc64:	6922      	ldr	r2, [r4, #16]
 800fc66:	b2f6      	uxtb	r6, r6
 800fc68:	1a98      	subs	r0, r3, r2
 800fc6a:	6963      	ldr	r3, [r4, #20]
 800fc6c:	4637      	mov	r7, r6
 800fc6e:	4283      	cmp	r3, r0
 800fc70:	dc05      	bgt.n	800fc7e <__swbuf_r+0x4e>
 800fc72:	4621      	mov	r1, r4
 800fc74:	4628      	mov	r0, r5
 800fc76:	f7ff ffb3 	bl	800fbe0 <_fflush_r>
 800fc7a:	2800      	cmp	r0, #0
 800fc7c:	d1ed      	bne.n	800fc5a <__swbuf_r+0x2a>
 800fc7e:	68a3      	ldr	r3, [r4, #8]
 800fc80:	3b01      	subs	r3, #1
 800fc82:	60a3      	str	r3, [r4, #8]
 800fc84:	6823      	ldr	r3, [r4, #0]
 800fc86:	1c5a      	adds	r2, r3, #1
 800fc88:	6022      	str	r2, [r4, #0]
 800fc8a:	701e      	strb	r6, [r3, #0]
 800fc8c:	6962      	ldr	r2, [r4, #20]
 800fc8e:	1c43      	adds	r3, r0, #1
 800fc90:	429a      	cmp	r2, r3
 800fc92:	d004      	beq.n	800fc9e <__swbuf_r+0x6e>
 800fc94:	89a3      	ldrh	r3, [r4, #12]
 800fc96:	07db      	lsls	r3, r3, #31
 800fc98:	d5e1      	bpl.n	800fc5e <__swbuf_r+0x2e>
 800fc9a:	2e0a      	cmp	r6, #10
 800fc9c:	d1df      	bne.n	800fc5e <__swbuf_r+0x2e>
 800fc9e:	4621      	mov	r1, r4
 800fca0:	4628      	mov	r0, r5
 800fca2:	f7ff ff9d 	bl	800fbe0 <_fflush_r>
 800fca6:	2800      	cmp	r0, #0
 800fca8:	d0d9      	beq.n	800fc5e <__swbuf_r+0x2e>
 800fcaa:	e7d6      	b.n	800fc5a <__swbuf_r+0x2a>

0800fcac <__swsetup_r>:
 800fcac:	b538      	push	{r3, r4, r5, lr}
 800fcae:	4b29      	ldr	r3, [pc, #164]	@ (800fd54 <__swsetup_r+0xa8>)
 800fcb0:	4605      	mov	r5, r0
 800fcb2:	6818      	ldr	r0, [r3, #0]
 800fcb4:	460c      	mov	r4, r1
 800fcb6:	b118      	cbz	r0, 800fcc0 <__swsetup_r+0x14>
 800fcb8:	6a03      	ldr	r3, [r0, #32]
 800fcba:	b90b      	cbnz	r3, 800fcc0 <__swsetup_r+0x14>
 800fcbc:	f7ff fa2a 	bl	800f114 <__sinit>
 800fcc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcc4:	0719      	lsls	r1, r3, #28
 800fcc6:	d422      	bmi.n	800fd0e <__swsetup_r+0x62>
 800fcc8:	06da      	lsls	r2, r3, #27
 800fcca:	d407      	bmi.n	800fcdc <__swsetup_r+0x30>
 800fccc:	2209      	movs	r2, #9
 800fcce:	602a      	str	r2, [r5, #0]
 800fcd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fcd4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fcd8:	81a3      	strh	r3, [r4, #12]
 800fcda:	e033      	b.n	800fd44 <__swsetup_r+0x98>
 800fcdc:	0758      	lsls	r0, r3, #29
 800fcde:	d512      	bpl.n	800fd06 <__swsetup_r+0x5a>
 800fce0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fce2:	b141      	cbz	r1, 800fcf6 <__swsetup_r+0x4a>
 800fce4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fce8:	4299      	cmp	r1, r3
 800fcea:	d002      	beq.n	800fcf2 <__swsetup_r+0x46>
 800fcec:	4628      	mov	r0, r5
 800fcee:	f7ff fb31 	bl	800f354 <_free_r>
 800fcf2:	2300      	movs	r3, #0
 800fcf4:	6363      	str	r3, [r4, #52]	@ 0x34
 800fcf6:	89a3      	ldrh	r3, [r4, #12]
 800fcf8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fcfc:	81a3      	strh	r3, [r4, #12]
 800fcfe:	2300      	movs	r3, #0
 800fd00:	6063      	str	r3, [r4, #4]
 800fd02:	6923      	ldr	r3, [r4, #16]
 800fd04:	6023      	str	r3, [r4, #0]
 800fd06:	89a3      	ldrh	r3, [r4, #12]
 800fd08:	f043 0308 	orr.w	r3, r3, #8
 800fd0c:	81a3      	strh	r3, [r4, #12]
 800fd0e:	6923      	ldr	r3, [r4, #16]
 800fd10:	b94b      	cbnz	r3, 800fd26 <__swsetup_r+0x7a>
 800fd12:	89a3      	ldrh	r3, [r4, #12]
 800fd14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fd18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fd1c:	d003      	beq.n	800fd26 <__swsetup_r+0x7a>
 800fd1e:	4621      	mov	r1, r4
 800fd20:	4628      	mov	r0, r5
 800fd22:	f000 f85c 	bl	800fdde <__smakebuf_r>
 800fd26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fd2a:	f013 0201 	ands.w	r2, r3, #1
 800fd2e:	d00a      	beq.n	800fd46 <__swsetup_r+0x9a>
 800fd30:	2200      	movs	r2, #0
 800fd32:	60a2      	str	r2, [r4, #8]
 800fd34:	6962      	ldr	r2, [r4, #20]
 800fd36:	4252      	negs	r2, r2
 800fd38:	61a2      	str	r2, [r4, #24]
 800fd3a:	6922      	ldr	r2, [r4, #16]
 800fd3c:	b942      	cbnz	r2, 800fd50 <__swsetup_r+0xa4>
 800fd3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fd42:	d1c5      	bne.n	800fcd0 <__swsetup_r+0x24>
 800fd44:	bd38      	pop	{r3, r4, r5, pc}
 800fd46:	0799      	lsls	r1, r3, #30
 800fd48:	bf58      	it	pl
 800fd4a:	6962      	ldrpl	r2, [r4, #20]
 800fd4c:	60a2      	str	r2, [r4, #8]
 800fd4e:	e7f4      	b.n	800fd3a <__swsetup_r+0x8e>
 800fd50:	2000      	movs	r0, #0
 800fd52:	e7f7      	b.n	800fd44 <__swsetup_r+0x98>
 800fd54:	20000020 	.word	0x20000020

0800fd58 <_sbrk_r>:
 800fd58:	b538      	push	{r3, r4, r5, lr}
 800fd5a:	2300      	movs	r3, #0
 800fd5c:	4d05      	ldr	r5, [pc, #20]	@ (800fd74 <_sbrk_r+0x1c>)
 800fd5e:	4604      	mov	r4, r0
 800fd60:	4608      	mov	r0, r1
 800fd62:	602b      	str	r3, [r5, #0]
 800fd64:	f7f1 fcd6 	bl	8001714 <_sbrk>
 800fd68:	1c43      	adds	r3, r0, #1
 800fd6a:	d102      	bne.n	800fd72 <_sbrk_r+0x1a>
 800fd6c:	682b      	ldr	r3, [r5, #0]
 800fd6e:	b103      	cbz	r3, 800fd72 <_sbrk_r+0x1a>
 800fd70:	6023      	str	r3, [r4, #0]
 800fd72:	bd38      	pop	{r3, r4, r5, pc}
 800fd74:	20008438 	.word	0x20008438

0800fd78 <memchr>:
 800fd78:	4603      	mov	r3, r0
 800fd7a:	b510      	push	{r4, lr}
 800fd7c:	b2c9      	uxtb	r1, r1
 800fd7e:	4402      	add	r2, r0
 800fd80:	4293      	cmp	r3, r2
 800fd82:	4618      	mov	r0, r3
 800fd84:	d101      	bne.n	800fd8a <memchr+0x12>
 800fd86:	2000      	movs	r0, #0
 800fd88:	e003      	b.n	800fd92 <memchr+0x1a>
 800fd8a:	7804      	ldrb	r4, [r0, #0]
 800fd8c:	3301      	adds	r3, #1
 800fd8e:	428c      	cmp	r4, r1
 800fd90:	d1f6      	bne.n	800fd80 <memchr+0x8>
 800fd92:	bd10      	pop	{r4, pc}

0800fd94 <__swhatbuf_r>:
 800fd94:	b570      	push	{r4, r5, r6, lr}
 800fd96:	460c      	mov	r4, r1
 800fd98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd9c:	4615      	mov	r5, r2
 800fd9e:	2900      	cmp	r1, #0
 800fda0:	461e      	mov	r6, r3
 800fda2:	b096      	sub	sp, #88	@ 0x58
 800fda4:	da0c      	bge.n	800fdc0 <__swhatbuf_r+0x2c>
 800fda6:	89a3      	ldrh	r3, [r4, #12]
 800fda8:	2100      	movs	r1, #0
 800fdaa:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fdae:	bf14      	ite	ne
 800fdb0:	2340      	movne	r3, #64	@ 0x40
 800fdb2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fdb6:	2000      	movs	r0, #0
 800fdb8:	6031      	str	r1, [r6, #0]
 800fdba:	602b      	str	r3, [r5, #0]
 800fdbc:	b016      	add	sp, #88	@ 0x58
 800fdbe:	bd70      	pop	{r4, r5, r6, pc}
 800fdc0:	466a      	mov	r2, sp
 800fdc2:	f000 f849 	bl	800fe58 <_fstat_r>
 800fdc6:	2800      	cmp	r0, #0
 800fdc8:	dbed      	blt.n	800fda6 <__swhatbuf_r+0x12>
 800fdca:	9901      	ldr	r1, [sp, #4]
 800fdcc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fdd0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fdd4:	4259      	negs	r1, r3
 800fdd6:	4159      	adcs	r1, r3
 800fdd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fddc:	e7eb      	b.n	800fdb6 <__swhatbuf_r+0x22>

0800fdde <__smakebuf_r>:
 800fdde:	898b      	ldrh	r3, [r1, #12]
 800fde0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fde2:	079d      	lsls	r5, r3, #30
 800fde4:	4606      	mov	r6, r0
 800fde6:	460c      	mov	r4, r1
 800fde8:	d507      	bpl.n	800fdfa <__smakebuf_r+0x1c>
 800fdea:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fdee:	6023      	str	r3, [r4, #0]
 800fdf0:	6123      	str	r3, [r4, #16]
 800fdf2:	2301      	movs	r3, #1
 800fdf4:	6163      	str	r3, [r4, #20]
 800fdf6:	b003      	add	sp, #12
 800fdf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fdfa:	466a      	mov	r2, sp
 800fdfc:	ab01      	add	r3, sp, #4
 800fdfe:	f7ff ffc9 	bl	800fd94 <__swhatbuf_r>
 800fe02:	9f00      	ldr	r7, [sp, #0]
 800fe04:	4605      	mov	r5, r0
 800fe06:	4639      	mov	r1, r7
 800fe08:	4630      	mov	r0, r6
 800fe0a:	f7ff fb0d 	bl	800f428 <_malloc_r>
 800fe0e:	b948      	cbnz	r0, 800fe24 <__smakebuf_r+0x46>
 800fe10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe14:	059a      	lsls	r2, r3, #22
 800fe16:	d4ee      	bmi.n	800fdf6 <__smakebuf_r+0x18>
 800fe18:	f023 0303 	bic.w	r3, r3, #3
 800fe1c:	f043 0302 	orr.w	r3, r3, #2
 800fe20:	81a3      	strh	r3, [r4, #12]
 800fe22:	e7e2      	b.n	800fdea <__smakebuf_r+0xc>
 800fe24:	89a3      	ldrh	r3, [r4, #12]
 800fe26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fe2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe2e:	81a3      	strh	r3, [r4, #12]
 800fe30:	9b01      	ldr	r3, [sp, #4]
 800fe32:	6020      	str	r0, [r4, #0]
 800fe34:	b15b      	cbz	r3, 800fe4e <__smakebuf_r+0x70>
 800fe36:	4630      	mov	r0, r6
 800fe38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fe3c:	f000 f81e 	bl	800fe7c <_isatty_r>
 800fe40:	b128      	cbz	r0, 800fe4e <__smakebuf_r+0x70>
 800fe42:	89a3      	ldrh	r3, [r4, #12]
 800fe44:	f023 0303 	bic.w	r3, r3, #3
 800fe48:	f043 0301 	orr.w	r3, r3, #1
 800fe4c:	81a3      	strh	r3, [r4, #12]
 800fe4e:	89a3      	ldrh	r3, [r4, #12]
 800fe50:	431d      	orrs	r5, r3
 800fe52:	81a5      	strh	r5, [r4, #12]
 800fe54:	e7cf      	b.n	800fdf6 <__smakebuf_r+0x18>
	...

0800fe58 <_fstat_r>:
 800fe58:	b538      	push	{r3, r4, r5, lr}
 800fe5a:	2300      	movs	r3, #0
 800fe5c:	4d06      	ldr	r5, [pc, #24]	@ (800fe78 <_fstat_r+0x20>)
 800fe5e:	4604      	mov	r4, r0
 800fe60:	4608      	mov	r0, r1
 800fe62:	4611      	mov	r1, r2
 800fe64:	602b      	str	r3, [r5, #0]
 800fe66:	f7f1 fc2f 	bl	80016c8 <_fstat>
 800fe6a:	1c43      	adds	r3, r0, #1
 800fe6c:	d102      	bne.n	800fe74 <_fstat_r+0x1c>
 800fe6e:	682b      	ldr	r3, [r5, #0]
 800fe70:	b103      	cbz	r3, 800fe74 <_fstat_r+0x1c>
 800fe72:	6023      	str	r3, [r4, #0]
 800fe74:	bd38      	pop	{r3, r4, r5, pc}
 800fe76:	bf00      	nop
 800fe78:	20008438 	.word	0x20008438

0800fe7c <_isatty_r>:
 800fe7c:	b538      	push	{r3, r4, r5, lr}
 800fe7e:	2300      	movs	r3, #0
 800fe80:	4d05      	ldr	r5, [pc, #20]	@ (800fe98 <_isatty_r+0x1c>)
 800fe82:	4604      	mov	r4, r0
 800fe84:	4608      	mov	r0, r1
 800fe86:	602b      	str	r3, [r5, #0]
 800fe88:	f7f1 fc2d 	bl	80016e6 <_isatty>
 800fe8c:	1c43      	adds	r3, r0, #1
 800fe8e:	d102      	bne.n	800fe96 <_isatty_r+0x1a>
 800fe90:	682b      	ldr	r3, [r5, #0]
 800fe92:	b103      	cbz	r3, 800fe96 <_isatty_r+0x1a>
 800fe94:	6023      	str	r3, [r4, #0]
 800fe96:	bd38      	pop	{r3, r4, r5, pc}
 800fe98:	20008438 	.word	0x20008438

0800fe9c <_init>:
 800fe9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe9e:	bf00      	nop
 800fea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fea2:	bc08      	pop	{r3}
 800fea4:	469e      	mov	lr, r3
 800fea6:	4770      	bx	lr

0800fea8 <_fini>:
 800fea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800feaa:	bf00      	nop
 800feac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800feae:	bc08      	pop	{r3}
 800feb0:	469e      	mov	lr, r3
 800feb2:	4770      	bx	lr
