[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  24146       tick       3182980       1483977       1429476       3182980 
      2  24146       tick       4247202       2080674       2060217       4247202 
      3  24146       tick       4247408       2080580       2062965       4247408 
      4  24146       tick       4249745       2081901       2058256       4249745 
      5  24146       tick       4250483       2081977       2059487       4250483 
      6  24146       tick       4245580       2080196       2060728       4245580 
      7  24146       tick       4249077       2080292       2061566       4249077 
      8  24146       tick       4246001       2079578       2063644       4246001 
      9  24146       tick       4254461       2083243       2062274       4254461 
     10  24146       tick       4248004       2081041       2062769       4248004 
     11  24146       tick       4243333       2078589       2062868       4243333 
     12  24146       tick       4252178       2083051       2061028       4252178 
     13  24146       tick       4242771       2077590       2062565       4242771 
     14  24146       tick       4246085       2080174       2057222       4246085 
     15  24146       tick       4241101       2077034       2059029       4241101 
     16  24146       tick       4241723       2077286       2062239       4241723 
     17  24146       tick       4250817       2081570       2060099       4250817 
     18  24146       tick       4242974       2077912       2061325       4242974 
     19  24146       tick       4244473       2078832       2063476       4244473 
     20  24146       exit       2028593        993519        975878       2028593 
