<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/REC-html40/loose.dtd">
<html>
<head>
<base target="_top">
<title>Patent Database Search Results: ref/5504440 in US Patent Collection</title>
<script language="javascript">
function unesc(){
   srchForm.Srch1.value = unescape(srchForm.Srch1.value);
   srchForm.Srch2.value = unescape(srchForm.Srch2.value);
}
function unesc2(){
   srchForm2.Srch1.value = unescape(srchForm2.Srch1.value);
   srchForm2.Srch2.value = unescape(srchForm2.Srch2.value);
}
</script>
</head>
<body bgcolor="#FFFFFF">
<center>
<img src="/netaicon/PTO/patfthdr.gif" alt="[US Patent &amp; Trademark Office, Patent Full Text and Image Database]"><br><a name="top">
</a><table><tr><td>
<a href="http://www.uspto.gov/patft/index.html"><img src="/netaicon/PTO/home.gif" alt="[Home]" border="0"></a>
<a href="/netahtml/PTO/search-bool.html"><img src="/netaicon/PTO/boolean.gif" alt="[Boolean Search]" border="0"></a>
<a href="/netahtml/PTO/search-adv.htm"><img src="/netaicon/PTO/manual.gif" alt="[Manual Search]" border="0"></a>
<a href="/netahtml/PTO/srchnum.htm"><img src="/netaicon/PTO/number.gif" alt="[Number Search]" border="0"></a>
<a href="http://www.uspto.gov/patft/help/help.htm"><img border="0" src="/netaicon/PTO/help.gif" alt="[Help]"></a>
</td></tr></table>
<a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=2&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=0&amp;f=S&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;Page=Next&amp;OS=ref/5504440&amp;RS=REF/5504440"><img align="MIDDLE" src="/netaicon/PTO/nextlist.gif" border="0" alt="[NEXT_LIST]"></a>
<a href="#bottom"><img src="/netaicon/PTO/bottom.gif" alt="[Bottom]" align="middle" border="0"></a>
<a href="http://ebiz1.uspto.gov/vision-service/ShoppingCart_P/ShowShoppingCart?backUrl1=http%3A//patft1.uspto.gov/netacgi/nph-Parser?Sect1%3DPTO2%26Sect2%3DHITOFF%26p%3D1%26u%3D%252Fnetahtml%252Fsearch-adv.htm%26r%3D0%26f%3DS%26l%3D50%26d%3DPALL%26Query%3Dref%2F5504440&amp;backLabel1=Back%20to%20Document%3A%20ref/5504440"><img src="/netaicon/PTO/cart.gif" align="middle" border="0" alt="[View Shop
ping Cart]"></a>
</center>
<p>
<i>Searching US Patent Collection...</i><br></p>
<b>Results of Search in US Patent Collection db for:<br> REF/5504440</b>: 64 patents.
<br><i>Hits <strong>1</strong> through <strong>50
</strong> out of <strong>64</strong>
</i><p>

<br></p>
<form name="srchForm" action="/netacgi/nph-Parser" method="GET" onsubmit="unesc()">
    <input type="HIDDEN" name="Sect1" value="PTO2"><input type="HIDDEN" name="Sect2" value="HITOFF"><input type="HIDDEN" name="u" value="/netahtml/PTO/search-adv.htm"><input type="HIDDEN" name="r" value="0"><input type="HIDDEN" name="f" value="S"><input type="HIDDEN" name="l" value="50"><input type="HIDDEN" name="d" value="PALL"><input type="HIDDEN" name="OS" value="ref/5504440"><input type="HIDDEN" name="RS" value="REF/5504440"><input type="HIDDEN" name="Query" value="ref/5504440"><input type="HIDDEN" name="TD" value="64"><input type="HIDDEN" name="Srch1" value="5504440.UREF."><input type="submit" name="NextList2" value="Final 14 Hits"><br><br>
</form>
<form name="srchForm2" action="/netacgi/nph-Parser" method="GET" onsubmit="unesc2()">
    <input type="HIDDEN" name="Sect1" value="PTO2"><input type="HIDDEN" name="Sect2" value="HITOFF"><input type="HIDDEN" name="u" value="/netahtml/PTO/search-adv.htm"><input type="HIDDEN" name="r" value="0"><input type="HIDDEN" name="f" value="S"><input type="HIDDEN" name="l" value="50"><input type="HIDDEN" name="d" value="PALL"><input type="HIDDEN" name="RS" value="REF/5504440"><input type="HIDDEN" name="Query" value="ref/5504440"><input type="HIDDEN" name="TD" value="64"><input type="HIDDEN" name="Srch1" value="5504440.UREF."><input type="hidden" name="StartAt" value="Jump To"><input type="submit" name="StartAt" value="Jump To">
&nbsp;
<input size="6" name="StartNum">
</form>
<br><br><form action="/netacgi/nph-Parser" method="GET">
    <input type="HIDDEN" name="Sect1" value="PTO2"><input type="HIDDEN" name="Sect2" value="HITOFF"><input type="HIDDEN" name="u" value="/netahtml/PTO/search-adv.htm"><input type="HIDDEN" name="r" value="0"><input type="HIDDEN" name="f" value="S"><input type="HIDDEN" name="l" value="50"><input type="HIDDEN" name="d" value="PALL"><input type="HIDDEN" name="RS" value="REF/5504440"><input type="hidden" name="Refine" value="Refine Search"><input type="submit" name="Refine" value="Refine Search"><input size="50" name="Query" value="ref/5504440">
</form>
<table>
<tr>
<td></td>
<th scope="col">PAT. NO.</th>
<td></td>
<th scope="col">Title</th>
</tr>
<tr>
<td valign="top">1</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">7,915,918</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">Method and apparatus for universal program controlled bus architecture
</a></td>
<docs:><tr>
<td valign="top">2</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=2&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">7,893,712</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=2&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">Integrated circuit with a selectable interconnect circuit for low power or
     high performance operation
</a></td>
<docs:><tr>
<td valign="top">3</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=3&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">7,839,167</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=3&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">Interconnection and input/output resources for programmable logic
     integrated circuit devices
</a></td>
<docs:><tr>
<td valign="top">4</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=4&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">7,830,173</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=4&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">Method and apparatus for universal program controlled bus architecture
</a></td>
<docs:><tr>
<td valign="top">5</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=5&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">7,492,188</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=5&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">Interconnection and input/output resources for programmable logic
     integrated circuit devices
</a></td>
<docs:><tr>
<td valign="top">6</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=6&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">7,389,485</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=6&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">Methods of routing low-power designs in programmable logic devices having
     heterogeneous routing architectures
</a></td>
<docs:><tr>
<td valign="top">7</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=7&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">7,382,156</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=7&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">Method and apparatus for universal program controlled bus architecture
</a></td>
<docs:><tr>
<td valign="top">8</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=8&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">7,317,332</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=8&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">Interconnection and input/output resources for programmable logic
     integrated circuit devices
</a></td>
<docs:><tr>
<td valign="top">9</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=9&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">7,243,312</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=9&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">Method and apparatus for power optimization during an integrated circuit
     design process
</a></td>
<docs:><tr>
<td valign="top">10</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=10&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">7,138,828</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=10&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">FPGA architecture with mixed interconnect resources optimized for fast and
     low-power routing and methods of utilizing the same
</a></td>
<docs:><tr>
<td valign="top">11</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=11&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">7,111,213</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=11&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">Failure isolation and repair techniques for integrated circuits
</a></td>
<docs:><tr>
<td valign="top">12</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=12&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,975,138</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=12&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Method and apparatus for universal program controlled bus architecture
</a></td>
<docs:><tr>
<td valign="top">13</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=13&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,960,934</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=13&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> FPGA architecture with mixed interconnect resources optimized for fast and
     low-power routing and methods of utilizing the same
</a></td>
<docs:><tr>
<td valign="top">14</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=14&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,930,510</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=14&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> FPGA architecture with mixed interconnect resources optimized for fast and
     low-power routing and methods of utilizing the same
</a></td>
<docs:><tr>
<td valign="top">15</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=15&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,882,177</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=15&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Tristate structures for programmable logic devices
</a></td>
<docs:><tr>
<td valign="top">16</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=16&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,828,824</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=16&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Heterogeneous interconnection architecture for programmable logic devices
</a></td>
<docs:><tr>
<td valign="top">17</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=17&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,765,409</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=17&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Very low power, high performance universal connector for reconfigurable
     macro cell arrays
</a></td>
<docs:><tr>
<td valign="top">18</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=18&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,759,871</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=18&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Line segmentation in programmable logic devices having redundancy circuitry
</a></td>
<docs:><tr>
<td valign="top">19</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=19&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,636,070</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=19&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Driver circuitry for programmable logic devices with hierarchical
     interconnection resources
</a></td>
<docs:><tr>
<td valign="top">20</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=20&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,600,337</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=20&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Line segmentation in programmable logic devices having redundancy circuitry
</a></td>
<docs:><tr>
<td valign="top">21</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=21&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,590,419</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=21&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Heterogeneous interconnection architecture for programmable logic devices
</a></td>
<docs:><tr>
<td valign="top">22</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=22&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,480,025</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=22&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Driver circuitry for programmable logic devices with hierarchical
     interconnection resources
</a></td>
<docs:><tr>
<td valign="top">23</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=23&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,448,808</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=23&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Interconnect structure for a programmable logic device
</a></td>
<docs:><tr>
<td valign="top">24</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=24&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,323,678</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=24&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Integrated circuit device with programmable junctions and method of
     designing such integrated circuit device
</a></td>
<docs:><tr>
<td valign="top">25</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=25&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,292,022</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=25&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Interconnect structure for a programmable logic device
</a></td>
<docs:><tr>
<td valign="top">26</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=26&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,275,065</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=26&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Programmable logic integrated circuit architecture incorporating a lonely
     register
</a></td>
<docs:><tr>
<td valign="top">27</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=27&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,246,260</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=27&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Programmable logic integrated circuit architecture incorporating a global
     shareable expander
</a></td>
<docs:><tr>
<td valign="top">28</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=28&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,246,259</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=28&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> High-speed programmable logic architecture having active CMOS device
     drivers
</a></td>
<docs:><tr>
<td valign="top">29</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=29&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,239,613</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=29&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Tristate structures for programmable logic devices
</a></td>
<docs:><tr>
<td valign="top">30</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=30&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,218,856</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=30&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> High speed programmable logic architecture
</a></td>
<docs:><tr>
<td valign="top">31</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=31&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,204,690</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=31&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> FPGA architecture with offset interconnect lines
</a></td>
<docs:><tr>
<td valign="top">32</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=32&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,204,689</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=32&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Input/output interconnect circuit for FPGAs
</a></td>
<docs:><tr>
<td valign="top">33</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=33&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,204,686</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=33&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Methods for configuring FPGA's having variable grain blocks and shared
     logic for providing symmetric routing of result output to
     differently-directed and tristateable interconnect resources
</a></td>
<docs:><tr>
<td valign="top">34</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=34&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,201,410</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=34&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Wide logic gate implemented in an FPGA configurable logic element
</a></td>
<docs:><tr>
<td valign="top">35</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=35&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,191,611</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=35&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Driver circuitry for programmable logic devices with hierarchical
     interconnection resources
</a></td>
<docs:><tr>
<td valign="top">36</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=36&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,184,711</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=36&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Low impact signal buffering in integrated circuits
</a></td>
<docs:><tr>
<td valign="top">37</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=37&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,169,418</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=37&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Efficient routing from multiple sources to embedded DRAM and other large
     circuit blocks
</a></td>
<docs:><tr>
<td valign="top">38</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=38&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,160,420</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=38&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Programmable interconnect architecture
</a></td>
<docs:><tr>
<td valign="top">39</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=39&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,130,550</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=39&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Scaleable padframe interface circuit for FPGA yielding improved
     routability and faster chip layout
</a></td>
<docs:><tr>
<td valign="top">40</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=40&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,124,731</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=40&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Configurable logic element with ability to evaluate wide logic functions
</a></td>
<docs:><tr>
<td valign="top">41</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=41&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,107,827</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=41&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> FPGA CLE with two independent carry chains
</a></td>
<docs:><tr>
<td valign="top">42</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=42&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,051,992</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=42&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Configurable logic element with ability to evaluate five and six input
     functions
</a></td>
<docs:><tr>
<td valign="top">43</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=43&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,034,540</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=43&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Programmable logic integrated circuit architecture incorporating a
     lonely register
</a></td>
<docs:><tr>
<td valign="top">44</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=44&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,025,736</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=44&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Fast reprogrammable logic with active links between cells
</a></td>
<docs:><tr>
<td valign="top">45</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=45&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">6,002,268</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=45&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> FPGA with conductors segmented by active repeaters
</a></td>
<docs:><tr>
<td valign="top">46</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=46&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">5,986,465</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=46&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Programmable logic integrated circuit architecture incorporating a
     global shareable expander
</a></td>
<docs:><tr>
<td valign="top">47</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=47&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">5,963,050</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=47&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> Configurable logic element with fast feedback paths
</a></td>
<docs:><tr>
<td valign="top">48</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=48&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">5,942,913</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=48&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> FPGA repeatable interconnect structure with bidirectional and
     unidirectional interconnect lines
</a></td>
<docs:><tr>
<td valign="top">49</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=49&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">5,936,424</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=49&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> High speed bus with tree structure for selecting bus driver
</a></td>
<docs:><tr>
<td valign="top">50</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=50&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440">5,933,023</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=50&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;OS=ref/5504440&amp;RS=REF/5504440"> FPGA architecture having RAM blocks with programmable word length and
     width and dedicated address and data lines
</a></td>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr>
</table>
<hr>
<br><center>
<table><tr><td>
<a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=2&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=0&amp;f=S&amp;l=50&amp;d=PALL&amp;S1=5504440.UREF.&amp;Page=Next&amp;OS=ref/5504440&amp;RS=REF/5504440"><img align="MIDDLE" src="/netaicon/PTO/nextlist.gif" border="0" alt="[NEXT_LIST]"></a>
<a name="bottom"></a><a href="#top"><img src="/netaicon/PTO/top.gif" alt="[Top]" border="0" align="middle"></a>
<a href="http://ebiz1.uspto.gov/vision-service/ShoppingCart_P/ShowShoppingCart?backUrl1=http%3A//patft1.uspto.gov/netacgi/nph-Parser?Sect1%3DPTO2%26Sect2%3DHITOFF%26p%3D1%26u%3D%252Fnetahtml%252Fsearch-adv.htm%26r%3D0%26f%3DS%26l%3D50%26d%3DPALL%26Query%3Dref%2F5504440&amp;backLabel1=Back%20to%20Document%3A%20ref/5504440"><img border="0" src="/netaicon/PTO/cart.gif" alt="[View Shopping Cart]" b order="0" align="middle"></a>
</td></tr></table>
<a href="http://www.uspto.gov/patft/index.html"><img src="/netaicon/PTO/home.gif" alt="[Home]" border="0" valign="baseline"></a>
<a href="/netahtml/PTO/search-bool.html"><img src="/netaicon/PTO/boolean.gif" alt="[Boolean Search]" border="0" valign="baseline"></a>
<a href="/netahtml/PTO/search-adv.htm"><img src="/netaicon/PTO/manual.gif" alt="[Manual Search]" border="0" valign="baseline"></a>
<a href="/netahtml/PTO/srchnum.htm"><img src="/netaicon/PTO/number.gif" alt="[Number Search]" border="0" valign="baseline"></a>
<a href="http://www.uspto.gov/patft/help/help.htm"><img border="0" src="/netaicon/PTO/help.gif" alt="[Help]" valign="baseline"></a>
<!-- <IMG border=0 src=/netaicon/PTO/titlebar.gif> -->
</center>
</body>
</html>
