/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [18:0] _03_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [25:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [15:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_52z;
  wire [14:0] celloutsig_0_55z;
  wire [5:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [15:0] _04_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 16'h0000;
    else _04_ <= { celloutsig_0_8z[7], 1'h1, celloutsig_0_22z, 5'h1f, celloutsig_0_5z[0], 5'h1f, celloutsig_0_5z[0], celloutsig_0_12z };
  assign { _03_[18], _03_[14:5], celloutsig_0_55z[1], _03_[3:0] } = _04_;
  assign celloutsig_0_7z = celloutsig_0_1z[3] ? celloutsig_0_0z[3] : 1'h1;
  assign celloutsig_0_12z = celloutsig_0_0z[1] ? celloutsig_0_10z : 1'h1;
  assign celloutsig_0_21z = celloutsig_0_0z[5] ? 1'h0 : celloutsig_0_6z[1];
  assign celloutsig_0_35z = ~(celloutsig_0_14z[3] | celloutsig_0_21z);
  assign celloutsig_1_6z = ~(_02_ | celloutsig_1_3z);
  assign celloutsig_0_9z = ~(celloutsig_0_7z | celloutsig_0_0z[6]);
  assign celloutsig_1_16z = ~(celloutsig_1_10z[9] | celloutsig_1_3z);
  assign celloutsig_1_17z = ~(celloutsig_1_16z | celloutsig_1_11z[12]);
  assign celloutsig_0_19z = ~(in_data[48] | celloutsig_0_6z[1]);
  assign celloutsig_0_22z = ~(celloutsig_0_9z | celloutsig_0_6z[2]);
  assign celloutsig_0_3z = ~(in_data[71] | in_data[0]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[7] ^ celloutsig_1_1z);
  assign celloutsig_1_9z = ~(in_data[111] ^ celloutsig_1_6z);
  assign celloutsig_0_10z = ~(celloutsig_0_6z[0] ^ celloutsig_0_0z[5]);
  reg [6:0] _19_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _19_ <= 7'h00;
    else _19_ <= { celloutsig_0_71z[3:1], celloutsig_0_52z };
  assign out_data[6:0] = _19_;
  reg [2:0] _20_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _20_ <= 3'h0;
    else _20_ <= in_data[103:101];
  assign { _00_, _01_, _02_ } = _20_;
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z } & celloutsig_0_0z[6:4];
  assign celloutsig_1_5z = in_data[148:146] & celloutsig_1_4z[2:0];
  assign celloutsig_1_11z = { in_data[140:128], celloutsig_1_6z } & { celloutsig_1_8z[2:0], celloutsig_1_10z[10:3], celloutsig_1_10z[10], celloutsig_1_10z[1:0] };
  assign celloutsig_0_47z = { celloutsig_0_30z[14:1], celloutsig_0_2z } * { celloutsig_0_37z[3:1], celloutsig_0_2z, celloutsig_0_18z, 2'h0, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_22z, 1'h1, celloutsig_0_6z, celloutsig_0_18z };
  assign celloutsig_0_52z = { celloutsig_0_47z[13:11], 1'h1 } * { celloutsig_0_15z[0], celloutsig_0_35z, celloutsig_0_3z, celloutsig_0_22z };
  assign celloutsig_0_71z = celloutsig_0_23z[15:12] * { celloutsig_0_55z[10:8], 1'h1 };
  assign celloutsig_1_2z = in_data[139:130] * { in_data[183:181], celloutsig_1_1z, _00_, _01_, _02_, _00_, _01_, _02_ };
  assign celloutsig_1_7z = in_data[121:105] * { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_23z = { celloutsig_0_20z[19:15], in_data[84:80], celloutsig_0_20z[9:4] } * { celloutsig_0_8z[7], celloutsig_0_8z[7], 6'h00, celloutsig_0_0z[6], celloutsig_0_14z[5], celloutsig_0_0z[4], celloutsig_0_14z[3:0], celloutsig_0_19z };
  assign celloutsig_0_30z = { celloutsig_0_8z[8:7], celloutsig_0_8z[7], 3'h1, celloutsig_0_8z[8:7], celloutsig_0_8z[7], 5'h00, celloutsig_0_8z[0] } * { celloutsig_0_20z[18:15], in_data[84:80], celloutsig_0_20z[9:8], 1'h1, celloutsig_0_12z, 1'h1, celloutsig_0_7z };
  assign celloutsig_1_1z = { in_data[109:104], _00_, _01_, _02_, _00_, _01_, _02_ } !== in_data[165:154];
  assign celloutsig_0_18z = { celloutsig_0_4z, celloutsig_0_6z } !== { 3'h7, celloutsig_0_12z };
  assign celloutsig_0_0z = ~ in_data[27:19];
  assign celloutsig_1_18z = ~ { celloutsig_1_5z[2:1], celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_0_4z = | { celloutsig_0_3z, celloutsig_0_1z, in_data[91:87], celloutsig_0_0z };
  assign celloutsig_0_2z = | celloutsig_0_1z;
  assign celloutsig_1_4z = { celloutsig_1_3z, _00_, _01_, _02_ } >>> celloutsig_1_2z[7:4];
  assign celloutsig_1_8z = in_data[106:100] >>> celloutsig_1_7z[8:2];
  assign celloutsig_0_1z = celloutsig_0_0z[5:1] >>> celloutsig_0_0z[6:2];
  assign celloutsig_1_19z = celloutsig_1_10z[9:6] ~^ celloutsig_1_7z[15:12];
  assign celloutsig_0_20z[5] = ~ in_data[75];
  assign celloutsig_0_20z[6] = ~ in_data[76];
  assign celloutsig_0_20z[7] = ~ in_data[77];
  assign celloutsig_0_20z[8] = ~ in_data[78];
  assign celloutsig_0_55z[10] = ~ _03_[13];
  assign celloutsig_0_5z[0] = celloutsig_0_0z[1] ~^ celloutsig_0_3z;
  assign { celloutsig_1_10z[8:3], celloutsig_1_10z[9], celloutsig_1_10z[10], celloutsig_1_10z[1:0] } = ~ { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, _00_, _01_, _02_ };
  assign { celloutsig_0_8z[0], celloutsig_0_8z[7], celloutsig_0_8z[8] } = ~ { celloutsig_0_5z[0], celloutsig_0_4z, celloutsig_0_0z[1] };
  assign celloutsig_0_37z[3:1] = celloutsig_0_30z[2:0] & { celloutsig_0_6z[2:1], celloutsig_0_3z };
  assign { celloutsig_0_14z[0], celloutsig_0_14z[5], celloutsig_0_14z[3:1] } = { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z } & { celloutsig_0_0z[0], celloutsig_0_0z[5], celloutsig_0_0z[3:1] };
  assign celloutsig_0_15z[0] = celloutsig_0_0z[6] & celloutsig_0_1z[1];
  assign { celloutsig_0_16z[0], celloutsig_0_16z[3] } = { celloutsig_0_15z[0], celloutsig_0_8z[0] } & { celloutsig_0_10z, celloutsig_0_9z };
  assign { celloutsig_0_20z[25:24], celloutsig_0_20z[21:15], celloutsig_0_20z[9], celloutsig_0_20z[4], celloutsig_0_20z[1:0] } = { in_data[95:94], in_data[91:85], in_data[79], in_data[74], in_data[71:70] } ~^ { celloutsig_0_6z[1], celloutsig_0_7z, celloutsig_0_0z[6], celloutsig_0_14z[5], celloutsig_0_0z[4], celloutsig_0_14z[3:0], celloutsig_0_5z[0], celloutsig_0_16z[3], celloutsig_0_16z[0], celloutsig_0_12z };
  assign { celloutsig_0_55z[0], celloutsig_0_55z[8], celloutsig_0_55z[6:2], celloutsig_0_55z[9], celloutsig_0_55z[7] } = { celloutsig_0_21z, celloutsig_0_14z[5], celloutsig_0_14z[3:0], celloutsig_0_10z, celloutsig_0_0z[6], celloutsig_0_0z[4] } ~^ { _03_[3], _03_[11], _03_[9:5], _03_[12], _03_[10] };
  assign { _03_[17:15], _03_[4] } = { 3'h0, celloutsig_0_55z[1] };
  assign { celloutsig_0_14z[8:6], celloutsig_0_14z[4] } = { 2'h0, celloutsig_0_0z[6], celloutsig_0_0z[4] };
  assign celloutsig_0_15z[2:1] = 2'h0;
  assign { celloutsig_0_16z[7:4], celloutsig_0_16z[2:1] } = 6'h00;
  assign celloutsig_0_20z[14:10] = in_data[84:80];
  assign celloutsig_0_5z[5:1] = 5'h1f;
  assign celloutsig_0_8z[6:1] = { celloutsig_0_8z[7], 5'h00 };
  assign celloutsig_1_10z[2] = celloutsig_1_10z[10];
  assign { out_data[138:128], out_data[99:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h1 };
endmodule
