-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cordic_circ_apfixed_16_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    z_V_read : IN STD_LOGIC_VECTOR (14 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of cordic_circ_apfixed_16_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv16_1921 : STD_LOGIC_VECTOR (15 downto 0) := "0001100100100001";
    constant ap_const_lv16_E6DF : STD_LOGIC_VECTOR (15 downto 0) := "1110011011011111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv13_9B7 : STD_LOGIC_VECTOR (12 downto 0) := "0100110110111";
    constant ap_const_lv13_1D25 : STD_LOGIC_VECTOR (12 downto 0) := "1110100100101";
    constant ap_const_lv14_22DB : STD_LOGIC_VECTOR (13 downto 0) := "10001011011011";
    constant ap_const_lv14_9B7 : STD_LOGIC_VECTOR (13 downto 0) := "00100110110111";
    constant ap_const_lv14_3649 : STD_LOGIC_VECTOR (13 downto 0) := "11011001001001";
    constant ap_const_lv14_1D25 : STD_LOGIC_VECTOR (13 downto 0) := "01110100100101";
    constant ap_const_lv16_1DAC : STD_LOGIC_VECTOR (15 downto 0) := "0001110110101100";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_F12A : STD_LOGIC_VECTOR (15 downto 0) := "1111000100101010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv16_FAC : STD_LOGIC_VECTOR (15 downto 0) := "0000111110101100";
    constant ap_const_lv16_F82A : STD_LOGIC_VECTOR (15 downto 0) := "1111100000101010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv16_7F4 : STD_LOGIC_VECTOR (15 downto 0) := "0000011111110100";
    constant ap_const_lv16_FC06 : STD_LOGIC_VECTOR (15 downto 0) := "1111110000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv16_3FE : STD_LOGIC_VECTOR (15 downto 0) := "0000001111111110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv16_FE01 : STD_LOGIC_VECTOR (15 downto 0) := "1111111000000001";
    constant ap_const_lv16_1FE : STD_LOGIC_VECTOR (15 downto 0) := "0000000111111110";
    constant ap_const_lv16_FF01 : STD_LOGIC_VECTOR (15 downto 0) := "1111111100000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv16_FE : STD_LOGIC_VECTOR (15 downto 0) := "0000000011111110";
    constant ap_const_lv16_FF81 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv16_7E : STD_LOGIC_VECTOR (15 downto 0) := "0000000001111110";
    constant ap_const_lv16_FFC1 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv16_3E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000111110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv16_FFE1 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111100001";
    constant ap_const_lv16_1E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011110";
    constant ap_const_lv16_FFF1 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111110001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv16_E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001110";
    constant ap_const_lv16_FFF9 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv16_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000110";
    constant ap_const_lv16_FFFD : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111101";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal add_ln101_6_fu_462_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_6_reg_1591 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln101_11_fu_552_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_11_reg_1596 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_12_fu_560_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_12_reg_1601 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_13_fu_568_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_13_reg_1606 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_14_reg_1612 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_15_reg_1617 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln101_14_fu_875_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_14_reg_1622 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_23_fu_965_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_23_reg_1627 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_24_fu_973_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_24_reg_1632 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_25_fu_981_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_25_reg_1638 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_30_reg_1644 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_reg_1649 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln101_22_fu_1283_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_22_reg_1654 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_reg_1659 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_36_fu_1373_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_36_reg_1664 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_37_fu_1381_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_37_reg_1670 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_46_reg_1676 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_reg_1681 : STD_LOGIC_VECTOR (2 downto 0);
    signal z_V_read_cast_fu_154_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_fu_158_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_fu_158_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_1_fu_166_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal z_V_read_cast_fu_154_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_fu_174_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_220_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_1_fu_236_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_2_fu_228_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_180_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln203_1_fu_196_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln203_3_fu_212_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_3_fu_248_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln203_fu_188_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln203_2_fu_204_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_4_fu_260_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_fu_272_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_3_fu_286_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln101_2_fu_242_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1333_2_fu_268_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln101_1_fu_296_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln101_fu_256_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1333_fu_282_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_5_fu_332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_3_fu_348_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_5_fu_340_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_300_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_fu_314_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln203_1_fu_326_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln203_fu_308_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln203_1_fu_320_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_7_fu_368_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_6_fu_380_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln101_6_fu_360_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_7_fu_394_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln101_4_fu_354_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln101_fu_376_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln101_3_fu_404_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1333_1_fu_390_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_9_fu_440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_5_fu_456_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_8_fu_448_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_408_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_2_fu_422_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln203_3_fu_434_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln203_2_fu_416_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_3_fu_428_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_10_fu_476_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_10_fu_484_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln101_9_fu_468_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_11_fu_498_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln101_4_fu_508_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1333_fu_494_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_13_fu_544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_512_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_4_fu_526_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln203_14_fu_538_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln203_4_fu_520_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_15_fu_532_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln101_7_fu_596_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_8_fu_601_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_5_fu_612_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln101_2_fu_606_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1371_fu_609_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_645_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_9_fu_661_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_14_fu_653_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_615_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_5_fu_628_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_15_fu_639_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_5_fu_623_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_16_fu_634_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_16_fu_681_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_18_fu_689_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln101_15_fu_673_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_fu_703_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln101_10_fu_667_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_6_fu_713_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_1_fu_699_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_fu_749_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_11_fu_765_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_17_fu_757_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_717_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_6_fu_731_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_16_fu_743_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_6_fu_725_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_17_fu_737_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_19_fu_785_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_22_fu_793_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln101_18_fu_777_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_fu_807_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln101_12_fu_771_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_7_fu_817_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_2_fu_803_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_fu_853_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_13_fu_869_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_20_fu_861_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_fu_821_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_7_fu_835_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_17_fu_847_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_7_fu_829_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_18_fu_841_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_22_fu_889_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_26_fu_897_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln101_21_fu_881_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_fu_911_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln101_8_fu_921_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_3_fu_907_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_957_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_925_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_8_fu_939_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_18_fu_951_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_8_fu_933_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_19_fu_945_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln101_15_fu_1009_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_16_fu_1014_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_9_fu_1022_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_4_fu_1019_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_1053_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_17_fu_1069_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_26_fu_1061_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_1025_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_9_fu_1038_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_19_fu_1048_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_9_fu_1033_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_20_fu_1043_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_28_fu_1089_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_34_fu_1097_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln101_27_fu_1081_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_fu_1111_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln101_18_fu_1075_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_10_fu_1121_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_5_fu_1107_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_fu_1157_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_19_fu_1173_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_29_fu_1165_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_fu_1125_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_10_fu_1139_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_20_fu_1151_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_10_fu_1133_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_21_fu_1145_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_31_fu_1193_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_38_fu_1201_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln101_30_fu_1185_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_fu_1215_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln101_20_fu_1179_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_11_fu_1225_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_6_fu_1211_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_fu_1261_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_21_fu_1277_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_32_fu_1269_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_fu_1229_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_11_fu_1243_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_21_fu_1255_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_11_fu_1237_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_22_fu_1249_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_34_fu_1297_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_42_fu_1305_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln101_33_fu_1289_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_fu_1319_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln101_12_fu_1329_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_7_fu_1315_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_1333_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_12_fu_1347_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_22_fu_1359_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_12_fu_1341_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_23_fu_1353_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln101_23_fu_1416_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_35_fu_1409_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_24_fu_1421_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_13_fu_1430_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_8_fu_1427_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_1433_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_13_fu_1446_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_23_fu_1456_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_13_fu_1441_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_24_fu_1451_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_39_fu_1469_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_49_fu_1477_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_38_fu_1461_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_1493_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln203_fu_1503_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln1371_fu_1485_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln203_14_fu_1513_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_25_fu_1525_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_24_fu_1507_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_25_fu_1519_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_51_fu_1539_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_1547_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_41_fu_1555_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_40_fu_1531_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1371_1_fu_1563_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln203_26_fu_1571_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_26_fu_1577_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal z_V_read_int_reg : STD_LOGIC_VECTOR (14 downto 0);


begin



    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln101_14_reg_1622 <= add_ln101_14_fu_875_p2;
                add_ln101_22_reg_1654 <= add_ln101_22_fu_1283_p2;
                add_ln101_6_reg_1591 <= add_ln101_6_fu_462_p2;
                    select_ln101_11_reg_1596(9 downto 1) <= select_ln101_11_fu_552_p3(9 downto 1);
                select_ln101_12_reg_1601 <= select_ln101_12_fu_560_p3;
                select_ln101_13_reg_1606 <= select_ln101_13_fu_568_p3;
                    select_ln101_23_reg_1627(5 downto 1) <= select_ln101_23_fu_965_p3(5 downto 1);
                select_ln101_24_reg_1632 <= select_ln101_24_fu_973_p3;
                select_ln101_25_reg_1638 <= select_ln101_25_fu_981_p3;
                select_ln101_36_reg_1664 <= select_ln101_36_fu_1373_p3;
                select_ln101_37_reg_1670 <= select_ln101_37_fu_1381_p3;
                tmp_14_reg_1612 <= select_ln101_13_fu_568_p3(14 downto 5);
                tmp_15_reg_1617 <= select_ln101_12_fu_560_p3(14 downto 5);
                tmp_30_reg_1644 <= select_ln101_25_fu_981_p3(14 downto 9);
                tmp_31_reg_1649 <= select_ln101_24_fu_973_p3(15 downto 9);
                tmp_45_reg_1659 <= add_ln101_22_fu_1283_p2(15 downto 15);
                tmp_46_reg_1676 <= select_ln101_37_fu_1381_p3(14 downto 13);
                tmp_47_reg_1681 <= select_ln101_36_fu_1373_p3(15 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                z_V_read_int_reg <= z_V_read;
            end if;
        end if;
    end process;
    select_ln101_11_reg_1596(0) <= '0';
    select_ln101_11_reg_1596(15 downto 10) <= "000000";
    select_ln101_23_reg_1627(0) <= '0';
    select_ln101_23_reg_1627(15 downto 6) <= "0000000000";
    add_ln101_10_fu_667_p2 <= std_logic_vector(unsigned(add_ln101_9_fu_661_p2) + unsigned(select_ln101_14_fu_653_p3));
    add_ln101_11_fu_765_p2 <= std_logic_vector(signed(ap_const_lv16_FF81) + signed(add_ln101_10_fu_667_p2));
    add_ln101_12_fu_771_p2 <= std_logic_vector(unsigned(add_ln101_11_fu_765_p2) + unsigned(select_ln101_17_fu_757_p3));
    add_ln101_13_fu_869_p2 <= std_logic_vector(signed(ap_const_lv16_FFC1) + signed(add_ln101_12_fu_771_p2));
    add_ln101_14_fu_875_p2 <= std_logic_vector(unsigned(add_ln101_13_fu_869_p2) + unsigned(select_ln101_20_fu_861_p3));
    add_ln101_15_fu_1009_p2 <= std_logic_vector(signed(ap_const_lv16_FFE1) + signed(add_ln101_14_reg_1622));
    add_ln101_16_fu_1014_p2 <= std_logic_vector(unsigned(add_ln101_15_fu_1009_p2) + unsigned(select_ln101_23_reg_1627));
    add_ln101_17_fu_1069_p2 <= std_logic_vector(signed(ap_const_lv16_FFF1) + signed(add_ln101_16_fu_1014_p2));
    add_ln101_18_fu_1075_p2 <= std_logic_vector(unsigned(add_ln101_17_fu_1069_p2) + unsigned(select_ln101_26_fu_1061_p3));
    add_ln101_19_fu_1173_p2 <= std_logic_vector(signed(ap_const_lv16_FFF9) + signed(add_ln101_18_fu_1075_p2));
    add_ln101_1_fu_236_p2 <= std_logic_vector(signed(ap_const_lv16_F12A) + signed(add_ln101_fu_174_p2));
    add_ln101_20_fu_1179_p2 <= std_logic_vector(unsigned(add_ln101_19_fu_1173_p2) + unsigned(select_ln101_29_fu_1165_p3));
    add_ln101_21_fu_1277_p2 <= std_logic_vector(signed(ap_const_lv16_FFFD) + signed(add_ln101_20_fu_1179_p2));
    add_ln101_22_fu_1283_p2 <= std_logic_vector(unsigned(add_ln101_21_fu_1277_p2) + unsigned(select_ln101_32_fu_1269_p3));
    add_ln101_23_fu_1416_p2 <= std_logic_vector(signed(ap_const_lv16_FFFF) + signed(add_ln101_22_reg_1654));
    add_ln101_24_fu_1421_p2 <= std_logic_vector(unsigned(add_ln101_23_fu_1416_p2) + unsigned(select_ln101_35_fu_1409_p3));
    add_ln101_2_fu_242_p2 <= std_logic_vector(unsigned(add_ln101_1_fu_236_p2) + unsigned(select_ln101_2_fu_228_p3));
    add_ln101_3_fu_348_p2 <= std_logic_vector(signed(ap_const_lv16_F82A) + signed(add_ln101_2_fu_242_p2));
    add_ln101_4_fu_354_p2 <= std_logic_vector(unsigned(add_ln101_3_fu_348_p2) + unsigned(select_ln101_5_fu_340_p3));
    add_ln101_5_fu_456_p2 <= std_logic_vector(signed(ap_const_lv16_FC06) + signed(add_ln101_4_fu_354_p2));
    add_ln101_6_fu_462_p2 <= std_logic_vector(unsigned(add_ln101_5_fu_456_p2) + unsigned(select_ln101_8_fu_448_p3));
    add_ln101_7_fu_596_p2 <= std_logic_vector(signed(ap_const_lv16_FE01) + signed(add_ln101_6_reg_1591));
    add_ln101_8_fu_601_p2 <= std_logic_vector(unsigned(add_ln101_7_fu_596_p2) + unsigned(select_ln101_11_reg_1596));
    add_ln101_9_fu_661_p2 <= std_logic_vector(signed(ap_const_lv16_FF01) + signed(add_ln101_8_fu_601_p2));
    add_ln101_fu_174_p2 <= std_logic_vector(unsigned(select_ln101_1_fu_166_p3) + unsigned(z_V_read_cast_fu_154_p1));
    add_ln203_10_fu_1133_p2 <= std_logic_vector(unsigned(select_ln101_28_fu_1089_p3) + unsigned(sext_ln101_10_fu_1121_p1));
    add_ln203_11_fu_1237_p2 <= std_logic_vector(unsigned(select_ln101_31_fu_1193_p3) + unsigned(sext_ln101_11_fu_1225_p1));
    add_ln203_12_fu_1341_p2 <= std_logic_vector(unsigned(select_ln101_34_fu_1297_p3) + unsigned(sext_ln101_12_fu_1329_p1));
    add_ln203_13_fu_1441_p2 <= std_logic_vector(unsigned(select_ln101_37_reg_1670) + unsigned(sext_ln101_13_fu_1430_p1));
    add_ln203_14_fu_538_p2 <= std_logic_vector(unsigned(select_ln101_9_fu_468_p3) + unsigned(sext_ln1333_fu_494_p1));
    add_ln203_15_fu_639_p2 <= std_logic_vector(signed(sext_ln101_2_fu_606_p1) + signed(sext_ln1371_fu_609_p1));
    add_ln203_16_fu_743_p2 <= std_logic_vector(unsigned(select_ln101_15_fu_673_p3) + unsigned(sext_ln1371_1_fu_699_p1));
    add_ln203_17_fu_847_p2 <= std_logic_vector(unsigned(select_ln101_18_fu_777_p3) + unsigned(sext_ln1371_2_fu_803_p1));
    add_ln203_18_fu_951_p2 <= std_logic_vector(unsigned(select_ln101_21_fu_881_p3) + unsigned(sext_ln1371_3_fu_907_p1));
    add_ln203_19_fu_1048_p2 <= std_logic_vector(unsigned(select_ln101_24_reg_1632) + unsigned(sext_ln1371_4_fu_1019_p1));
    add_ln203_1_fu_326_p2 <= std_logic_vector(signed(sext_ln101_fu_256_p1) + signed(zext_ln1333_fu_282_p1));
    add_ln203_20_fu_1151_p2 <= std_logic_vector(unsigned(select_ln101_27_fu_1081_p3) + unsigned(sext_ln1371_5_fu_1107_p1));
    add_ln203_21_fu_1255_p2 <= std_logic_vector(unsigned(select_ln101_30_fu_1185_p3) + unsigned(sext_ln1371_6_fu_1211_p1));
    add_ln203_22_fu_1359_p2 <= std_logic_vector(unsigned(select_ln101_33_fu_1289_p3) + unsigned(sext_ln1371_7_fu_1315_p1));
    add_ln203_23_fu_1456_p2 <= std_logic_vector(unsigned(select_ln101_36_reg_1664) + unsigned(sext_ln1371_8_fu_1427_p1));
    add_ln203_24_fu_1507_p2 <= std_logic_vector(unsigned(select_ln101_39_fu_1469_p3) + unsigned(sext_ln203_fu_1503_p1));
    add_ln203_25_fu_1525_p2 <= std_logic_vector(unsigned(select_ln101_38_fu_1461_p3) + unsigned(select_ln1371_fu_1485_p3));
    add_ln203_26_fu_1577_p2 <= std_logic_vector(unsigned(select_ln101_40_fu_1531_p3) + unsigned(select_ln1371_1_fu_1563_p3));
    add_ln203_2_fu_416_p2 <= std_logic_vector(unsigned(zext_ln101_fu_376_p1) + unsigned(sext_ln101_3_fu_404_p1));
    add_ln203_3_fu_434_p2 <= std_logic_vector(unsigned(select_ln101_6_fu_360_p3) + unsigned(zext_ln1333_1_fu_390_p1));
    add_ln203_4_fu_520_p2 <= std_logic_vector(unsigned(select_ln101_10_fu_476_p3) + unsigned(sext_ln101_4_fu_508_p1));
    add_ln203_5_fu_623_p2 <= std_logic_vector(unsigned(select_ln101_13_reg_1606) + unsigned(sext_ln101_5_fu_612_p1));
    add_ln203_6_fu_725_p2 <= std_logic_vector(unsigned(select_ln101_16_fu_681_p3) + unsigned(sext_ln101_6_fu_713_p1));
    add_ln203_7_fu_829_p2 <= std_logic_vector(unsigned(select_ln101_19_fu_785_p3) + unsigned(sext_ln101_7_fu_817_p1));
    add_ln203_8_fu_933_p2 <= std_logic_vector(unsigned(select_ln101_22_fu_889_p3) + unsigned(sext_ln101_8_fu_921_p1));
    add_ln203_9_fu_1033_p2 <= std_logic_vector(unsigned(select_ln101_25_reg_1638) + unsigned(sext_ln101_9_fu_1022_p1));
    add_ln203_fu_308_p2 <= std_logic_vector(unsigned(zext_ln1333_2_fu_268_p1) + unsigned(sext_ln101_1_fu_296_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= 
        sub_ln203_26_fu_1571_p2 when (tmp_48_fu_1433_p3(0) = '1') else 
        add_ln203_26_fu_1577_p2;
    lshr_ln_fu_272_p4 <= select_ln101_4_fu_260_p3(12 downto 2);
    select_ln101_10_fu_476_p3 <= 
        add_ln203_2_fu_416_p2 when (tmp_8_fu_408_p3(0) = '1') else 
        sub_ln203_3_fu_428_p2;
    select_ln101_11_fu_552_p3 <= 
        ap_const_lv16_3FE when (tmp_13_fu_544_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_12_fu_560_p3 <= 
        sub_ln203_4_fu_526_p2 when (tmp_12_fu_512_p3(0) = '1') else 
        add_ln203_14_fu_538_p2;
    select_ln101_13_fu_568_p3 <= 
        add_ln203_4_fu_520_p2 when (tmp_12_fu_512_p3(0) = '1') else 
        sub_ln203_15_fu_532_p2;
    select_ln101_14_fu_653_p3 <= 
        ap_const_lv16_1FE when (tmp_17_fu_645_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_15_fu_673_p3 <= 
        sub_ln203_5_fu_628_p2 when (tmp_16_fu_615_p3(0) = '1') else 
        add_ln203_15_fu_639_p2;
    select_ln101_16_fu_681_p3 <= 
        add_ln203_5_fu_623_p2 when (tmp_16_fu_615_p3(0) = '1') else 
        sub_ln203_16_fu_634_p2;
    select_ln101_17_fu_757_p3 <= 
        ap_const_lv16_FE when (tmp_21_fu_749_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_18_fu_777_p3 <= 
        sub_ln203_6_fu_731_p2 when (tmp_20_fu_717_p3(0) = '1') else 
        add_ln203_16_fu_743_p2;
    select_ln101_19_fu_785_p3 <= 
        add_ln203_6_fu_725_p2 when (tmp_20_fu_717_p3(0) = '1') else 
        sub_ln203_17_fu_737_p2;
    select_ln101_1_fu_166_p3 <= 
        ap_const_lv16_1921 when (tmp_fu_158_p3(0) = '1') else 
        ap_const_lv16_E6DF;
    select_ln101_20_fu_861_p3 <= 
        ap_const_lv16_7E when (tmp_25_fu_853_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_21_fu_881_p3 <= 
        sub_ln203_7_fu_835_p2 when (tmp_24_fu_821_p3(0) = '1') else 
        add_ln203_17_fu_847_p2;
    select_ln101_22_fu_889_p3 <= 
        add_ln203_7_fu_829_p2 when (tmp_24_fu_821_p3(0) = '1') else 
        sub_ln203_18_fu_841_p2;
    select_ln101_23_fu_965_p3 <= 
        ap_const_lv16_3E when (tmp_29_fu_957_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_24_fu_973_p3 <= 
        sub_ln203_8_fu_939_p2 when (tmp_28_fu_925_p3(0) = '1') else 
        add_ln203_18_fu_951_p2;
    select_ln101_25_fu_981_p3 <= 
        add_ln203_8_fu_933_p2 when (tmp_28_fu_925_p3(0) = '1') else 
        sub_ln203_19_fu_945_p2;
    select_ln101_26_fu_1061_p3 <= 
        ap_const_lv16_1E when (tmp_33_fu_1053_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_27_fu_1081_p3 <= 
        sub_ln203_9_fu_1038_p2 when (tmp_32_fu_1025_p3(0) = '1') else 
        add_ln203_19_fu_1048_p2;
    select_ln101_28_fu_1089_p3 <= 
        add_ln203_9_fu_1033_p2 when (tmp_32_fu_1025_p3(0) = '1') else 
        sub_ln203_20_fu_1043_p2;
    select_ln101_29_fu_1165_p3 <= 
        ap_const_lv16_E when (tmp_37_fu_1157_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_2_fu_228_p3 <= 
        ap_const_lv16_1DAC when (tmp_2_fu_220_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_30_fu_1185_p3 <= 
        sub_ln203_10_fu_1139_p2 when (tmp_36_fu_1125_p3(0) = '1') else 
        add_ln203_20_fu_1151_p2;
    select_ln101_31_fu_1193_p3 <= 
        add_ln203_10_fu_1133_p2 when (tmp_36_fu_1125_p3(0) = '1') else 
        sub_ln203_21_fu_1145_p2;
    select_ln101_32_fu_1269_p3 <= 
        ap_const_lv16_6 when (tmp_41_fu_1261_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_33_fu_1289_p3 <= 
        sub_ln203_11_fu_1243_p2 when (tmp_40_fu_1229_p3(0) = '1') else 
        add_ln203_21_fu_1255_p2;
    select_ln101_34_fu_1297_p3 <= 
        add_ln203_11_fu_1237_p2 when (tmp_40_fu_1229_p3(0) = '1') else 
        sub_ln203_22_fu_1249_p2;
    select_ln101_35_fu_1409_p3 <= 
        ap_const_lv16_2 when (tmp_45_reg_1659(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_36_fu_1373_p3 <= 
        sub_ln203_12_fu_1347_p2 when (tmp_44_fu_1333_p3(0) = '1') else 
        add_ln203_22_fu_1359_p2;
    select_ln101_37_fu_1381_p3 <= 
        add_ln203_12_fu_1341_p2 when (tmp_44_fu_1333_p3(0) = '1') else 
        sub_ln203_23_fu_1353_p2;
    select_ln101_38_fu_1461_p3 <= 
        sub_ln203_13_fu_1446_p2 when (tmp_48_fu_1433_p3(0) = '1') else 
        add_ln203_23_fu_1456_p2;
    select_ln101_39_fu_1469_p3 <= 
        add_ln203_13_fu_1441_p2 when (tmp_48_fu_1433_p3(0) = '1') else 
        sub_ln203_24_fu_1451_p2;
    select_ln101_3_fu_248_p3 <= 
        select_ln203_1_fu_196_p3 when (tmp_1_fu_180_p3(0) = '1') else 
        select_ln203_3_fu_212_p3;
    select_ln101_40_fu_1531_p3 <= 
        sub_ln203_14_fu_1513_p2 when (tmp_48_fu_1433_p3(0) = '1') else 
        add_ln203_25_fu_1525_p2;
    select_ln101_41_fu_1555_p3 <= 
        tmp_51_fu_1539_p3 when (tmp_48_fu_1433_p3(0) = '1') else 
        tmp_52_fu_1547_p3;
    select_ln101_4_fu_260_p3 <= 
        select_ln203_fu_188_p3 when (tmp_1_fu_180_p3(0) = '1') else 
        select_ln203_2_fu_204_p3;
    select_ln101_5_fu_340_p3 <= 
        ap_const_lv16_FAC when (tmp_5_fu_332_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_6_fu_360_p3 <= 
        sub_ln203_fu_314_p2 when (tmp_4_fu_300_p3(0) = '1') else 
        add_ln203_1_fu_326_p2;
    select_ln101_7_fu_368_p3 <= 
        add_ln203_fu_308_p2 when (tmp_4_fu_300_p3(0) = '1') else 
        sub_ln203_1_fu_320_p2;
    select_ln101_8_fu_448_p3 <= 
        ap_const_lv16_7F4 when (tmp_9_fu_440_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_9_fu_468_p3 <= 
        sub_ln203_2_fu_422_p2 when (tmp_8_fu_408_p3(0) = '1') else 
        add_ln203_3_fu_434_p2;
    select_ln1371_1_fu_1563_p3 <= 
        ap_const_lv16_FFFF when (select_ln101_41_fu_1555_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1371_fu_1485_p3 <= 
        ap_const_lv16_FFFF when (tmp_49_fu_1477_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln203_1_fu_196_p3 <= 
        ap_const_lv14_22DB when (tmp_fu_158_p3(0) = '1') else 
        ap_const_lv14_9B7;
    select_ln203_2_fu_204_p3 <= 
        ap_const_lv13_1D25 when (tmp_fu_158_p3(0) = '1') else 
        ap_const_lv13_9B7;
    select_ln203_3_fu_212_p3 <= 
        ap_const_lv14_3649 when (tmp_fu_158_p3(0) = '1') else 
        ap_const_lv14_1D25;
    select_ln203_fu_188_p3 <= 
        ap_const_lv13_9B7 when (tmp_fu_158_p3(0) = '1') else 
        ap_const_lv13_1D25;
        sext_ln101_10_fu_1121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_35_fu_1111_p4),15));

        sext_ln101_11_fu_1225_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_39_fu_1215_p4),15));

        sext_ln101_12_fu_1329_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_43_fu_1319_p4),15));

        sext_ln101_13_fu_1430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_47_reg_1681),15));

        sext_ln101_1_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_286_p4),14));

        sext_ln101_2_fu_606_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_12_reg_1601),16));

        sext_ln101_3_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_394_p4),15));

        sext_ln101_4_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_498_p4),15));

        sext_ln101_5_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_reg_1617),15));

        sext_ln101_6_fu_713_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_19_fu_703_p4),15));

        sext_ln101_7_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_23_fu_807_p4),15));

        sext_ln101_8_fu_921_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_27_fu_911_p4),15));

        sext_ln101_9_fu_1022_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_31_reg_1649),15));

        sext_ln101_fu_256_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_3_fu_248_p3),15));

        sext_ln1333_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_484_p4),15));

        sext_ln1371_1_fu_699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_689_p4),16));

        sext_ln1371_2_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_793_p4),16));

        sext_ln1371_3_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_fu_897_p4),16));

        sext_ln1371_4_fu_1019_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_reg_1644),16));

        sext_ln1371_5_fu_1107_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_34_fu_1097_p4),16));

        sext_ln1371_6_fu_1211_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_fu_1201_p4),16));

        sext_ln1371_7_fu_1315_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_42_fu_1305_p4),16));

        sext_ln1371_8_fu_1427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_46_reg_1676),16));

        sext_ln1371_fu_609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_reg_1612),16));

        sext_ln203_fu_1503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_50_fu_1493_p4),15));

    sub_ln203_10_fu_1139_p2 <= std_logic_vector(unsigned(select_ln101_27_fu_1081_p3) - unsigned(sext_ln1371_5_fu_1107_p1));
    sub_ln203_11_fu_1243_p2 <= std_logic_vector(unsigned(select_ln101_30_fu_1185_p3) - unsigned(sext_ln1371_6_fu_1211_p1));
    sub_ln203_12_fu_1347_p2 <= std_logic_vector(unsigned(select_ln101_33_fu_1289_p3) - unsigned(sext_ln1371_7_fu_1315_p1));
    sub_ln203_13_fu_1446_p2 <= std_logic_vector(unsigned(select_ln101_36_reg_1664) - unsigned(sext_ln1371_8_fu_1427_p1));
    sub_ln203_14_fu_1513_p2 <= std_logic_vector(unsigned(select_ln101_38_fu_1461_p3) - unsigned(select_ln1371_fu_1485_p3));
    sub_ln203_15_fu_532_p2 <= std_logic_vector(unsigned(select_ln101_10_fu_476_p3) - unsigned(sext_ln101_4_fu_508_p1));
    sub_ln203_16_fu_634_p2 <= std_logic_vector(unsigned(select_ln101_13_reg_1606) - unsigned(sext_ln101_5_fu_612_p1));
    sub_ln203_17_fu_737_p2 <= std_logic_vector(unsigned(select_ln101_16_fu_681_p3) - unsigned(sext_ln101_6_fu_713_p1));
    sub_ln203_18_fu_841_p2 <= std_logic_vector(unsigned(select_ln101_19_fu_785_p3) - unsigned(sext_ln101_7_fu_817_p1));
    sub_ln203_19_fu_945_p2 <= std_logic_vector(unsigned(select_ln101_22_fu_889_p3) - unsigned(sext_ln101_8_fu_921_p1));
    sub_ln203_1_fu_320_p2 <= std_logic_vector(unsigned(zext_ln1333_2_fu_268_p1) - unsigned(sext_ln101_1_fu_296_p1));
    sub_ln203_20_fu_1043_p2 <= std_logic_vector(unsigned(select_ln101_25_reg_1638) - unsigned(sext_ln101_9_fu_1022_p1));
    sub_ln203_21_fu_1145_p2 <= std_logic_vector(unsigned(select_ln101_28_fu_1089_p3) - unsigned(sext_ln101_10_fu_1121_p1));
    sub_ln203_22_fu_1249_p2 <= std_logic_vector(unsigned(select_ln101_31_fu_1193_p3) - unsigned(sext_ln101_11_fu_1225_p1));
    sub_ln203_23_fu_1353_p2 <= std_logic_vector(unsigned(select_ln101_34_fu_1297_p3) - unsigned(sext_ln101_12_fu_1329_p1));
    sub_ln203_24_fu_1451_p2 <= std_logic_vector(unsigned(select_ln101_37_reg_1670) - unsigned(sext_ln101_13_fu_1430_p1));
    sub_ln203_25_fu_1519_p2 <= std_logic_vector(unsigned(select_ln101_39_fu_1469_p3) - unsigned(sext_ln203_fu_1503_p1));
    sub_ln203_26_fu_1571_p2 <= std_logic_vector(unsigned(select_ln101_40_fu_1531_p3) - unsigned(select_ln1371_1_fu_1563_p3));
    sub_ln203_2_fu_422_p2 <= std_logic_vector(unsigned(select_ln101_6_fu_360_p3) - unsigned(zext_ln1333_1_fu_390_p1));
    sub_ln203_3_fu_428_p2 <= std_logic_vector(unsigned(zext_ln101_fu_376_p1) - unsigned(sext_ln101_3_fu_404_p1));
    sub_ln203_4_fu_526_p2 <= std_logic_vector(unsigned(select_ln101_9_fu_468_p3) - unsigned(sext_ln1333_fu_494_p1));
    sub_ln203_5_fu_628_p2 <= std_logic_vector(signed(sext_ln101_2_fu_606_p1) - signed(sext_ln1371_fu_609_p1));
    sub_ln203_6_fu_731_p2 <= std_logic_vector(unsigned(select_ln101_15_fu_673_p3) - unsigned(sext_ln1371_1_fu_699_p1));
    sub_ln203_7_fu_835_p2 <= std_logic_vector(unsigned(select_ln101_18_fu_777_p3) - unsigned(sext_ln1371_2_fu_803_p1));
    sub_ln203_8_fu_939_p2 <= std_logic_vector(unsigned(select_ln101_21_fu_881_p3) - unsigned(sext_ln1371_3_fu_907_p1));
    sub_ln203_9_fu_1038_p2 <= std_logic_vector(unsigned(select_ln101_24_reg_1632) - unsigned(sext_ln1371_4_fu_1019_p1));
    sub_ln203_fu_314_p2 <= std_logic_vector(signed(sext_ln101_fu_256_p1) - signed(zext_ln1333_fu_282_p1));
    tmp_10_fu_484_p4 <= select_ln101_10_fu_476_p3(14 downto 4);
    tmp_11_fu_498_p4 <= select_ln101_9_fu_468_p3(14 downto 4);
    tmp_12_fu_512_p3 <= add_ln101_6_fu_462_p2(15 downto 15);
    tmp_13_fu_544_p3 <= add_ln101_6_fu_462_p2(15 downto 15);
    tmp_16_fu_615_p3 <= add_ln101_8_fu_601_p2(15 downto 15);
    tmp_17_fu_645_p3 <= add_ln101_8_fu_601_p2(15 downto 15);
    tmp_18_fu_689_p4 <= select_ln101_16_fu_681_p3(14 downto 6);
    tmp_19_fu_703_p4 <= select_ln101_15_fu_673_p3(15 downto 6);
    tmp_1_fu_180_p3 <= add_ln101_fu_174_p2(15 downto 15);
    tmp_20_fu_717_p3 <= add_ln101_10_fu_667_p2(15 downto 15);
    tmp_21_fu_749_p3 <= add_ln101_10_fu_667_p2(15 downto 15);
    tmp_22_fu_793_p4 <= select_ln101_19_fu_785_p3(14 downto 7);
    tmp_23_fu_807_p4 <= select_ln101_18_fu_777_p3(15 downto 7);
    tmp_24_fu_821_p3 <= add_ln101_12_fu_771_p2(15 downto 15);
    tmp_25_fu_853_p3 <= add_ln101_12_fu_771_p2(15 downto 15);
    tmp_26_fu_897_p4 <= select_ln101_22_fu_889_p3(14 downto 8);
    tmp_27_fu_911_p4 <= select_ln101_21_fu_881_p3(15 downto 8);
    tmp_28_fu_925_p3 <= add_ln101_14_fu_875_p2(15 downto 15);
    tmp_29_fu_957_p3 <= add_ln101_14_fu_875_p2(15 downto 15);
    tmp_2_fu_220_p3 <= add_ln101_fu_174_p2(15 downto 15);
    tmp_32_fu_1025_p3 <= add_ln101_16_fu_1014_p2(15 downto 15);
    tmp_33_fu_1053_p3 <= add_ln101_16_fu_1014_p2(15 downto 15);
    tmp_34_fu_1097_p4 <= select_ln101_28_fu_1089_p3(14 downto 10);
    tmp_35_fu_1111_p4 <= select_ln101_27_fu_1081_p3(15 downto 10);
    tmp_36_fu_1125_p3 <= add_ln101_18_fu_1075_p2(15 downto 15);
    tmp_37_fu_1157_p3 <= add_ln101_18_fu_1075_p2(15 downto 15);
    tmp_38_fu_1201_p4 <= select_ln101_31_fu_1193_p3(14 downto 11);
    tmp_39_fu_1215_p4 <= select_ln101_30_fu_1185_p3(15 downto 11);
    tmp_3_fu_286_p4 <= select_ln101_3_fu_248_p3(13 downto 2);
    tmp_40_fu_1229_p3 <= add_ln101_20_fu_1179_p2(15 downto 15);
    tmp_41_fu_1261_p3 <= add_ln101_20_fu_1179_p2(15 downto 15);
    tmp_42_fu_1305_p4 <= select_ln101_34_fu_1297_p3(14 downto 12);
    tmp_43_fu_1319_p4 <= select_ln101_33_fu_1289_p3(15 downto 12);
    tmp_44_fu_1333_p3 <= add_ln101_22_fu_1283_p2(15 downto 15);
    tmp_48_fu_1433_p3 <= add_ln101_24_fu_1421_p2(15 downto 15);
    tmp_49_fu_1477_p3 <= select_ln101_39_fu_1469_p3(14 downto 14);
    tmp_4_fu_300_p3 <= add_ln101_2_fu_242_p2(15 downto 15);
    tmp_50_fu_1493_p4 <= select_ln101_38_fu_1461_p3(15 downto 14);
    tmp_51_fu_1539_p3 <= add_ln203_24_fu_1507_p2(14 downto 14);
    tmp_52_fu_1547_p3 <= sub_ln203_25_fu_1519_p2(14 downto 14);
    tmp_5_fu_332_p3 <= add_ln101_2_fu_242_p2(15 downto 15);
    tmp_6_fu_380_p4 <= select_ln101_7_fu_368_p3(13 downto 3);
    tmp_7_fu_394_p4 <= select_ln101_6_fu_360_p3(14 downto 3);
    tmp_8_fu_408_p3 <= add_ln101_4_fu_354_p2(15 downto 15);
    tmp_9_fu_440_p3 <= add_ln101_4_fu_354_p2(15 downto 15);
    tmp_fu_158_p1 <= z_V_read_int_reg;
    tmp_fu_158_p3 <= tmp_fu_158_p1(14 downto 14);
    z_V_read_cast_fu_154_p0 <= z_V_read_int_reg;
        z_V_read_cast_fu_154_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z_V_read_cast_fu_154_p0),16));

    zext_ln101_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln101_7_fu_368_p3),15));
    zext_ln1333_1_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_380_p4),15));
    zext_ln1333_2_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln101_4_fu_260_p3),14));
    zext_ln1333_fu_282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_272_p4),15));
end behav;
