Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: vga_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_display.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_display"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vga_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\vga_controller_640_60.v" into library work
Parsing module <vga_controller_640_60>.
Analyzing Verilog file "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\Player_input.v" into library work
Parsing module <Player_input>.
Analyzing Verilog file "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\format_board_state.v" into library work
Parsing module <format_board_state>.
Analyzing Verilog file "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\debouncer2.v" into library work
Parsing module <debouncer2>.
Analyzing Verilog file "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\comp_input.v" into library work
Parsing module <comp_input>.
Analyzing Verilog file "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\board_state_control.v" into library work
Parsing module <board_state_control>.
Analyzing Verilog file "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\board_state_checker.v" into library work
Parsing module <board_state_checker>.
Analyzing Verilog file "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\vga_display.v" into library work
Parsing module <vga_display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_display>.

Elaborating module <clock_divider>.

Elaborating module <debouncer>.

Elaborating module <debouncer2>.

Elaborating module <vga_controller_640_60>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\vga_controller_640_60.v" Line 31: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\vga_controller_640_60.v" Line 41: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <format_board_state>.

Elaborating module <Player_input>.

Elaborating module <comp_input>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\comp_input.v" Line 525: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <board_state_control>.

Elaborating module <board_state_checker>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\vga_display.v" Line 138: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\vga_display.v" Line 144: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\vga_display.v" Line 185: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_display>.
    Related source file is "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\vga_display.v".
    Found 1-bit register for signal <light>.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_73_OUT> created at line 147.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_75_OUT> created at line 147.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_109_OUT> created at line 150.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_111_OUT> created at line 150.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_282_OUT> created at line 185.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_285_OUT> created at line 185.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_298_OUT> created at line 186.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_314_OUT> created at line 187.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_333_OUT> created at line 188.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_381_OUT> created at line 191.
    Found 12-bit adder for signal <n0524> created at line 144.
    Found 12-bit adder for signal <n0527> created at line 144.
    Found 12-bit adder for signal <n0528> created at line 144.
    Found 12-bit adder for signal <n0530> created at line 145.
    Found 12-bit adder for signal <n0533> created at line 145.
    Found 12-bit adder for signal <n0536> created at line 146.
    Found 12-bit adder for signal <n0539> created at line 146.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_287_OUT> created at line 185.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_303_OUT> created at line 186.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_319_OUT> created at line 187.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_335_OUT> created at line 188.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_351_OUT> created at line 189.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_367_OUT> created at line 190.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_383_OUT> created at line 191.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_399_OUT> created at line 192.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_415_OUT> created at line 193.
    Found 32x32-bit multiplier for signal <n0500> created at line 185.
    Found 32x32-bit multiplier for signal <n0502> created at line 185.
    Found 32x32-bit multiplier for signal <n0505> created at line 186.
    Found 32x32-bit multiplier for signal <n0508> created at line 187.
    Found 32x32-bit multiplier for signal <n0511> created at line 188.
    Found 32x32-bit multiplier for signal <n0516> created at line 191.
    Found 3x1-bit multiplier for signal <n0473> created at line 226.
    Found 3x1-bit multiplier for signal <n0474> created at line 227.
    Found 2x1-bit multiplier for signal <n0475> created at line 228.
    Found 11-bit comparator greater for signal <GND_1_o_hcount[10]_LessThan_16_o> created at line 138
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_18_o> created at line 138
    Found 11-bit comparator greater for signal <GND_1_o_hcount[10]_LessThan_20_o> created at line 139
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_22_o> created at line 139
    Found 11-bit comparator greater for signal <GND_1_o_vcount[10]_LessThan_25_o> created at line 140
    Found 11-bit comparator greater for signal <vcount[10]_GND_1_o_LessThan_27_o> created at line 140
    Found 11-bit comparator greater for signal <GND_1_o_vcount[10]_LessThan_29_o> created at line 141
    Found 11-bit comparator greater for signal <vcount[10]_GND_1_o_LessThan_31_o> created at line 141
    Found 11-bit comparator greater for signal <GND_1_o_hcount[10]_LessThan_33_o> created at line 144
    Found 11-bit comparator greater for signal <GND_1_o_vcount[10]_LessThan_34_o> created at line 144
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_35_o> created at line 144
    Found 11-bit comparator greater for signal <vcount[10]_GND_1_o_LessThan_36_o> created at line 144
    Found 12-bit comparator greater for signal <BUS_0001_GND_1_o_LessThan_38_o> created at line 144
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0002_LessThan_40_o> created at line 144
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0003_LessThan_42_o> created at line 144
    Found 12-bit comparator greater for signal <BUS_0004_GND_1_o_LessThan_44_o> created at line 144
    Found 11-bit comparator greater for signal <GND_1_o_hcount[10]_LessThan_45_o> created at line 145
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_47_o> created at line 145
    Found 12-bit comparator greater for signal <BUS_0005_GND_1_o_LessThan_50_o> created at line 145
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0006_LessThan_52_o> created at line 145
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0007_LessThan_54_o> created at line 145
    Found 12-bit comparator greater for signal <BUS_0008_GND_1_o_LessThan_56_o> created at line 145
    Found 11-bit comparator greater for signal <GND_1_o_hcount[10]_LessThan_57_o> created at line 146
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_59_o> created at line 146
    Found 12-bit comparator greater for signal <BUS_0009_GND_1_o_LessThan_62_o> created at line 146
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0010_LessThan_64_o> created at line 146
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0011_LessThan_66_o> created at line 146
    Found 12-bit comparator greater for signal <BUS_0012_GND_1_o_LessThan_68_o> created at line 146
    Found 11-bit comparator greater for signal <GND_1_o_vcount[10]_LessThan_70_o> created at line 147
    Found 11-bit comparator greater for signal <vcount[10]_GND_1_o_LessThan_72_o> created at line 147
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_74_o> created at line 147
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_76_o> created at line 147
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0021_LessThan_102_o> created at line 149
    Found 12-bit comparator greater for signal <BUS_0022_GND_1_o_LessThan_104_o> created at line 149
    Found 11-bit comparator greater for signal <GND_1_o_vcount[10]_LessThan_106_o> created at line 150
    Found 11-bit comparator greater for signal <vcount[10]_GND_1_o_LessThan_108_o> created at line 150
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_110_o> created at line 150
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_112_o> created at line 150
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0029_LessThan_138_o> created at line 152
    Found 12-bit comparator greater for signal <BUS_0030_GND_1_o_LessThan_140_o> created at line 152
    Found 11-bit comparator greater for signal <GND_1_o_hcount[10]_LessThan_141_o> created at line 155
    Found 11-bit comparator greater for signal <GND_1_o_vcount[10]_LessThan_142_o> created at line 155
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_143_o> created at line 155
    Found 11-bit comparator greater for signal <vcount[10]_GND_1_o_LessThan_144_o> created at line 155
    Found 11-bit comparator greater for signal <GND_1_o_hcount[10]_LessThan_149_o> created at line 156
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_151_o> created at line 156
    Found 11-bit comparator greater for signal <GND_1_o_hcount[10]_LessThan_157_o> created at line 157
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_159_o> created at line 157
    Found 11-bit comparator greater for signal <GND_1_o_vcount[10]_LessThan_166_o> created at line 158
    Found 11-bit comparator greater for signal <vcount[10]_GND_1_o_LessThan_168_o> created at line 158
    Found 11-bit comparator greater for signal <GND_1_o_vcount[10]_LessThan_190_o> created at line 161
    Found 11-bit comparator greater for signal <vcount[10]_GND_1_o_LessThan_192_o> created at line 161
    Found 11-bit comparator greater for signal <GND_1_o_hcount[10]_LessThan_213_o> created at line 165
    Found 11-bit comparator greater for signal <GND_1_o_vcount[10]_LessThan_214_o> created at line 165
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_215_o> created at line 165
    Found 11-bit comparator greater for signal <vcount[10]_GND_1_o_LessThan_216_o> created at line 165
    Found 11-bit comparator lessequal for signal <n0278> created at line 166
    Found 11-bit comparator greater for signal <vcount[10]_GND_1_o_LessThan_220_o> created at line 166
    Found 11-bit comparator lessequal for signal <n0284> created at line 167
    Found 11-bit comparator greater for signal <GND_1_o_vcount[10]_LessThan_222_o> created at line 167
    Found 11-bit comparator lessequal for signal <n0288> created at line 167
    Found 11-bit comparator greater for signal <n0291> created at line 167
    Found 11-bit comparator lessequal for signal <n0295> created at line 168
    Found 11-bit comparator greater for signal <n0299> created at line 168
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_231_o> created at line 169
    Found 11-bit comparator greater for signal <GND_1_o_hcount[10]_LessThan_233_o> created at line 170
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_235_o> created at line 170
    Found 11-bit comparator greater for signal <GND_1_o_hcount[10]_LessThan_237_o> created at line 171
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_239_o> created at line 171
    Found 11-bit comparator greater for signal <GND_1_o_vcount[10]_LessThan_242_o> created at line 172
    Found 11-bit comparator lessequal for signal <n0326> created at line 172
    Found 11-bit comparator lessequal for signal <n0333> created at line 173
    Found 11-bit comparator lessequal for signal <n0335> created at line 173
    Found 11-bit comparator greater for signal <n0338> created at line 173
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_251_o> created at line 174
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_255_o> created at line 176
    Found 11-bit comparator greater for signal <vcount[10]_GND_1_o_LessThan_256_o> created at line 176
    Found 11-bit comparator greater for signal <GND_1_o_hcount[10]_LessThan_257_o> created at line 177
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_259_o> created at line 177
    Found 11-bit comparator greater for signal <GND_1_o_hcount[10]_LessThan_261_o> created at line 178
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_263_o> created at line 178
    Found 11-bit comparator greater for signal <GND_1_o_hcount[10]_LessThan_265_o> created at line 179
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_267_o> created at line 179
    Found 11-bit comparator greater for signal <GND_1_o_vcount[10]_LessThan_274_o> created at line 181
    Found 11-bit comparator greater for signal <hcount[10]_GND_1_o_LessThan_275_o> created at line 181
    Found 11-bit comparator greater for signal <vcount[10]_GND_1_o_LessThan_276_o> created at line 181
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_289_o> created at line 185
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_297_o> created at line 185
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_305_o> created at line 186
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_313_o> created at line 186
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_321_o> created at line 187
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_329_o> created at line 187
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_337_o> created at line 188
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_345_o> created at line 188
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_353_o> created at line 189
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_361_o> created at line 189
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_369_o> created at line 190
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_377_o> created at line 190
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_385_o> created at line 191
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_393_o> created at line 191
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_401_o> created at line 192
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_409_o> created at line 192
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_417_o> created at line 193
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_425_o> created at line 193
    Summary:
	inferred   9 Multiplier(s).
	inferred  26 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred 104 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vga_display> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\clock_divider.v".
    Found 2-bit register for signal <count>.
    Found 1-bit register for signal <clock_out>.
    Found 2-bit adder for signal <count[1]_GND_2_o_add_0_OUT> created at line 13.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\debouncer.v".
    Found 1-bit register for signal <out>.
    Found 32-bit register for signal <counterVal>.
    Found 32-bit adder for signal <counterVal[31]_GND_3_o_add_3_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <debouncer2>.
    Related source file is "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\debouncer2.v".
    Found 4-bit register for signal <out>.
    Found 32-bit register for signal <counterVal>.
    Found 32-bit adder for signal <counterVal[31]_GND_4_o_add_3_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
Unit <debouncer2> synthesized.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\vga_controller_640_60.v".
        HMAX = 800
        VMAX = 525
        HLINES = 640
        HFP = 648
        HSP = 744
        VLINES = 480
        VFP = 482
        VSP = 484
        SPP = 0
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_5_o_add_4_OUT> created at line 31.
    Found 11-bit adder for signal <vcounter[10]_GND_5_o_add_12_OUT> created at line 41.
    Found 11-bit comparator lessequal for signal <n0014> created at line 46
    Found 11-bit comparator greater for signal <hcounter[10]_GND_5_o_LessThan_20_o> created at line 46
    Found 11-bit comparator lessequal for signal <n0020> created at line 50
    Found 11-bit comparator greater for signal <vcounter[10]_GND_5_o_LessThan_23_o> created at line 50
    Found 11-bit comparator greater for signal <hcounter[10]_GND_5_o_LessThan_24_o> created at line 53
    Found 11-bit comparator greater for signal <vcounter[10]_GND_5_o_LessThan_25_o> created at line 53
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.

Synthesizing Unit <format_board_state>.
    Related source file is "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\format_board_state.v".
    Summary:
	inferred  20 Multiplexer(s).
Unit <format_board_state> synthesized.

Synthesizing Unit <Player_input>.
    Related source file is "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\Player_input.v".
    Found 4-bit register for signal <choice>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Player_input> synthesized.

Synthesizing Unit <comp_input>.
    Related source file is "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\comp_input.v".
    Found 1-bit register for signal <choice<3>>.
    Found 1-bit register for signal <choice<2>>.
    Found 1-bit register for signal <choice<1>>.
    Found 1-bit register for signal <choice<0>>.
    Found 2-bit adder for signal <n0510[1:0]> created at line 53.
    Found 3-bit adder for signal <n0513[2:0]> created at line 53.
    Found 2-bit adder for signal <n0517> created at line 54.
    Found 2-bit adder for signal <row2_sum> created at line 54.
    Found 2-bit adder for signal <n0523> created at line 55.
    Found 2-bit adder for signal <row3_sum> created at line 55.
    Found 2-bit adder for signal <n0529> created at line 57.
    Found 2-bit adder for signal <col1_sum> created at line 57.
    Found 2-bit adder for signal <n0535> created at line 58.
    Found 2-bit adder for signal <col2_sum> created at line 58.
    Found 2-bit adder for signal <n0541> created at line 59.
    Found 2-bit adder for signal <col3_sum> created at line 59.
    Found 2-bit adder for signal <n0547> created at line 61.
    Found 2-bit adder for signal <diag1_sum> created at line 61.
    Found 2-bit adder for signal <n0553> created at line 62.
    Found 2-bit adder for signal <diag2_sum> created at line 62.
    Found 4-bit adder for signal <_n0680> created at line 525.
    Found 4-bit adder for signal <_n0691> created at line 28.
    Found 4-bit adder for signal <_n0692> created at line 28.
    Found 4-bit adder for signal <_n0693> created at line 28.
    Found 4-bit adder for signal <_n0694> created at line 28.
    Found 4-bit adder for signal <_n0695> created at line 28.
    Found 4-bit adder for signal <board_sum> created at line 28.
    Found 4-bit 4-to-1 multiplexer for signal <_n0699> created at line 87.
WARNING:Xst:737 - Found 1-bit latch for signal <choice1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <choice1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <choice1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <choice1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  23 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred  80 Multiplexer(s).
Unit <comp_input> synthesized.

Synthesizing Unit <board_state_control>.
    Related source file is "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\board_state_control.v".
    Found 18-bit register for signal <board_state>.
    Found 1-bit register for signal <turn>.
    Found 2-bit adder for signal <n0149[1:0]> created at line 55.
    Found 3-bit adder for signal <n0152[2:0]> created at line 55.
    Found 4-bit adder for signal <_n0203> created at line 29.
    Found 4-bit adder for signal <_n0204> created at line 29.
    Found 4-bit adder for signal <_n0205> created at line 29.
    Found 4-bit adder for signal <_n0206> created at line 29.
    Found 4-bit adder for signal <_n0207> created at line 29.
    Found 4-bit adder for signal <valid> created at line 29.
    Found 18-bit 12-to-1 multiplexer for signal <GND_13_o_board_state[17]_mux_47_OUT> created at line 84.
    Found 1-bit 12-to-1 multiplexer for signal <GND_13_o_turn_MUX_163_o> created at line 84.
    Found 4-bit comparator greater for signal <GND_13_o_BUS_0003_LessThan_10_o> created at line 57
    Found 4-bit comparator greater for signal <PWR_9_o_position[3]_LessThan_12_o> created at line 61
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <board_state_control> synthesized.

Synthesizing Unit <board_state_checker>.
    Related source file is "\\ad\eng\users\d\s\dsak\EC311\FinalTTT\board_state_checker.v".
WARNING:Xst:737 - Found 1-bit latch for signal <O_win>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tie>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <X_win>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
	inferred   7 Multiplexer(s).
Unit <board_state_checker> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 9
 2x1-bit multiplier                                    : 1
 32x32-bit multiplier                                  : 6
 3x1-bit multiplier                                    : 2
# Adders/Subtractors                                   : 62
 11-bit adder                                          : 2
 12-bit adder                                          : 7
 12-bit subtractor                                     : 10
 2-bit adder                                           : 17
 3-bit adder                                           : 2
 32-bit adder                                          : 11
 4-bit adder                                           : 13
# Registers                                            : 19
 1-bit register                                        : 11
 11-bit register                                       : 2
 18-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 2
# Latches                                              : 7
 1-bit latch                                           : 7
# Comparators                                          : 112
 11-bit comparator greater                             : 63
 11-bit comparator lessequal                           : 9
 12-bit comparator greater                             : 16
 32-bit comparator greater                             : 22
 4-bit comparator greater                              : 2
# Multiplexers                                         : 140
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 59
 18-bit 12-to-1 multiplexer                            : 1
 18-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 75
 4-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <choice1_3> (without init value) has a constant value of 0 in block <c1>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <board_state_control>.
	The following adders/subtractors are grouped into adder tree <Madd_valid_Madd1> :
 	<Madd__n0205> in block <board_state_control>, 	<Madd__n0206_Madd> in block <board_state_control>, 	<Madd__n0207_Madd> in block <board_state_control>, 	<Madd_n0149[1:0]> in block <board_state_control>, 	<Madd_valid_Madd> in block <board_state_control>.
Unit <board_state_control> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <comp_input>.
	The following adders/subtractors are grouped into adder tree <Madd__n0695_Madd1> :
 	<Madd__n0693> in block <comp_input>, 	<Madd__n0694_Madd> in block <comp_input>, 	<Madd__n0695_Madd> in block <comp_input>.
Unit <comp_input> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <counterVal>: 1 register on signal <counterVal>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer2>.
The following registers are absorbed into counter <counterVal>: 1 register on signal <counterVal>.
Unit <debouncer2> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller_640_60>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller_640_60> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 9
 12x12-bit multiplier                                  : 6
 2x1-bit multiplier                                    : 1
 3x1-bit multiplier                                    : 2
# Adders/Subtractors                                   : 36
 12-bit adder                                          : 7
 12-bit subtractor                                     : 10
 2-bit adder carry in                                  : 7
 3-bit adder carry in                                  : 1
 32-bit adder                                          : 9
 4-bit adder                                           : 2
# Adder Trees                                          : 2
 4-bit / 4-inputs adder tree                           : 1
 4-bit / 6-inputs adder tree                           : 1
# Counters                                             : 5
 11-bit up counter                                     : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 2
# Registers                                            : 37
 Flip-Flops                                            : 37
# Comparators                                          : 112
 11-bit comparator greater                             : 63
 11-bit comparator lessequal                           : 9
 12-bit comparator greater                             : 16
 32-bit comparator greater                             : 22
 4-bit comparator greater                              : 2
# Multiplexers                                         : 140
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 59
 18-bit 12-to-1 multiplexer                            : 1
 18-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 75
 4-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <choice1_3> (without init value) has a constant value of 0 in block <comp_input>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    choice_0 in unit <comp_input>
    choice_1 in unit <comp_input>
    choice_2 in unit <comp_input>
    choice_3 in unit <comp_input>


Optimizing unit <vga_display> ...

Optimizing unit <Player_input> ...

Optimizing unit <debouncer2> ...

Optimizing unit <vga_controller_640_60> ...

Optimizing unit <comp_input> ...

Optimizing unit <board_state_control> ...

Optimizing unit <board_state_checker> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_display, actual ratio is 17.
FlipFlop control/board_state_0 has been replicated 1 time(s)
FlipFlop control/board_state_16 has been replicated 1 time(s)
FlipFlop control/board_state_2 has been replicated 1 time(s)
FlipFlop control/board_state_4 has been replicated 1 time(s)
FlipFlop vc/hcounter_0 has been replicated 1 time(s)
FlipFlop vc/hcounter_1 has been replicated 1 time(s)
FlipFlop vc/hcounter_10 has been replicated 1 time(s)
FlipFlop vc/hcounter_2 has been replicated 1 time(s)
FlipFlop vc/hcounter_3 has been replicated 1 time(s)
FlipFlop vc/hcounter_5 has been replicated 1 time(s)
FlipFlop vc/hcounter_6 has been replicated 1 time(s)
FlipFlop vc/hcounter_7 has been replicated 1 time(s)
FlipFlop vc/hcounter_8 has been replicated 1 time(s)
FlipFlop vc/hcounter_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 143
 Flip-Flops                                            : 143

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1967
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 82
#      LUT2                        : 307
#      LUT3                        : 110
#      LUT4                        : 184
#      LUT5                        : 158
#      LUT6                        : 384
#      MUXCY                       : 404
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 322
# FlipFlops/Latches                : 153
#      FD                          : 32
#      FDC                         : 10
#      FDCE                        : 24
#      FDP                         : 4
#      FDR                         : 24
#      FDRE                        : 49
#      LD                          : 2
#      LDC                         : 4
#      LDE_1                       : 3
#      LDP                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 9
#      OBUF                        : 11
# DSPs                             : 6
#      DSP48A1                     : 6

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             153  out of  18224     0%  
 Number of Slice LUTs:                 1237  out of   9112    13%  
    Number used as Logic:              1237  out of   9112    13%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1255
   Number with an unused Flip Flop:    1102  out of   1255    87%  
   Number with an unused LUT:            18  out of   1255     1%  
   Number of fully used LUT-FF pairs:   135  out of   1255    10%  
   Number of unique control sets:        29

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------+-------------------------+-------+
Clock Signal                                                                           | Clock buffer(FF name)   | Load  |
---------------------------------------------------------------------------------------+-------------------------+-------+
clk_div_25/clock_out                                                                   | BUFG                    | 59    |
clk                                                                                    | BUFGP                   | 84    |
c1/GND_8_o_play_OR_63_o(c1/GND_8_o_play_OR_63_o1:O)                                    | NONE(*)(c1/choice1_0)   | 3     |
state/board_in[17]_board_in[11]_AND_154_o(state/board_in[17]_board_in[11]_AND_154_o1:O)| NONE(*)(state/O_win)    | 1     |
state/board_in[17]_board_in[11]_AND_146_o(state/board_in[17]_board_in[11]_AND_146_o1:O)| NONE(*)(state/X_win)    | 1     |
state/board_in[17]_board_in[11]_AND_169_o(state/board_in[17]_board_in[11]_AND_169_o6:O)| NONE(*)(state/tie)      | 1     |
c1/reset_out[0]_AND_97_o(c1/reset_out[0]_AND_97_o1:O)                                  | NONE(*)(c1/choice_0_LDC)| 1     |
c1/reset_out[1]_AND_95_o(c1/reset_out[1]_AND_95_o1:O)                                  | NONE(*)(c1/choice_1_LDC)| 1     |
c1/reset_out[2]_AND_93_o(c1/reset_out[2]_AND_93_o1:O)                                  | NONE(*)(c1/choice_2_LDC)| 1     |
c1/reset_out[3]_AND_91_o(c1/reset_out[3]_AND_91_o1:O)                                  | NONE(*)(c1/choice_3_LDC)| 1     |
---------------------------------------------------------------------------------------+-------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.291ns (Maximum Frequency: 188.990MHz)
   Minimum input arrival time before clock: 6.644ns
   Maximum output required time after clock: 18.002ns
   Maximum combinational path delay: 10.938ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div_25/clock_out'
  Clock period: 4.803ns (frequency: 208.194MHz)
  Total number of paths / destination ports: 2177 / 79
-------------------------------------------------------------------------
Delay:               4.803ns (Levels of Logic = 3)
  Source:            control/board_state_10 (FF)
  Destination:       control/board_state_16 (FF)
  Source Clock:      clk_div_25/clock_out rising
  Destination Clock: clk_div_25/clock_out rising

  Data Path: control/board_state_10 to control/board_state_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            31   0.447   1.506  control/board_state_10 (control/board_state_10)
     LUT3:I0->O            2   0.205   0.961  control/GND_13_o_BUS_0003_LessThan_10_o_SW0 (N96)
     LUT5:I0->O           19   0.203   1.176  control/GND_13_o_BUS_0003_LessThan_10_o (control/GND_13_o_BUS_0003_LessThan_10_o)
     LUT5:I3->O            2   0.203   0.000  control/board_state_16_rstpot (control/board_state_16_rstpot)
     FDC:D                     0.102          control/board_state_16
    ----------------------------------------
    Total                      4.803ns (1.160ns logic, 3.643ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.291ns (frequency: 188.990MHz)
  Total number of paths / destination ports: 3850 / 165
-------------------------------------------------------------------------
Delay:               5.291ns (Levels of Logic = 3)
  Source:            deb2/counterVal_24 (FF)
  Destination:       deb2/counterVal_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: deb2/counterVal_24 to deb2/counterVal_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  deb2/counterVal_24 (deb2/counterVal_24)
     LUT6:I0->O            1   0.203   0.924  deb2/counterVal[31]_GND_4_o_equal_2_o<31>5 (deb2/counterVal[31]_GND_4_o_equal_2_o<31>4)
     LUT6:I1->O            5   0.203   0.715  deb2/counterVal[31]_GND_4_o_equal_2_o<31>7 (deb2/counterVal[31]_GND_4_o_equal_2_o)
     LUT5:I4->O           32   0.205   1.291  deb2/_n0036_inv1 (deb2/_n0036_inv)
     FDRE:CE                   0.322          deb2/counterVal_0
    ----------------------------------------
    Total                      5.291ns (1.380ns logic, 3.911ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 262 / 133
-------------------------------------------------------------------------
Offset:              6.644ns (Levels of Logic = 5)
  Source:            player_num (PAD)
  Destination:       c1/choice_2_C_2 (FF)
  Destination Clock: clk rising

  Data Path: player_num to c1/choice_2_C_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.909  player_num_IBUF (player_num_IBUF)
     LUT6:I5->O           16   0.205   1.005  c1/GND_8_o_play_OR_63_o1 (c1/GND_8_o_play_OR_63_o)
     LUT5:I4->O           10   0.205   0.857  c1/Mmux_n0556224 (c1/Madd__n0680_lut<1>)
     LUT6:I5->O            4   0.205   0.788  c1/Madd__n0680_xor<2>11 (c1/out<2>)
     LUT2:I0->O            2   0.203   0.616  c1/reset_out[2]_AND_94_o1 (c1/reset_out[2]_AND_94_o)
     FDC:CLR                   0.430          c1/choice_2_C_2
    ----------------------------------------
    Total                      6.644ns (2.470ns logic, 4.174ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div_25/clock_out'
  Total number of paths / destination ports: 207 / 98
-------------------------------------------------------------------------
Offset:              6.427ns (Levels of Logic = 4)
  Source:            player_num (PAD)
  Destination:       control/turn (FF)
  Destination Clock: clk_div_25/clock_out rising

  Data Path: player_num to control/turn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.273  player_num_IBUF (player_num_IBUF)
     LUT6:I0->O            1   0.203   0.924  control/GND_13_o_BUS_0003_LessThan_10_o_SW1_SW2 (N107)
     LUT6:I1->O            1   0.203   0.944  control/GND_13_o_BUS_0003_LessThan_10_o_SW1 (N102)
     LUT6:I0->O           22   0.203   1.133  control/_n0213_inv (control/_n0213_inv)
     FDCE:CE                   0.322          control/board_state_0
    ----------------------------------------
    Total                      6.427ns (2.153ns logic, 4.274ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c1/reset_out[0]_AND_97_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              6.214ns (Levels of Logic = 4)
  Source:            player_num (PAD)
  Destination:       c1/choice_0_LDC (LATCH)
  Destination Clock: c1/reset_out[0]_AND_97_o falling

  Data Path: player_num to c1/choice_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.909  player_num_IBUF (player_num_IBUF)
     LUT6:I5->O           16   0.205   1.349  c1/GND_8_o_play_OR_63_o1 (c1/GND_8_o_play_OR_63_o)
     LUT5:I0->O            9   0.203   1.077  c1/Mmux_n0556413 (c1/Madd__n0680_lut<3>)
     LUT6:I2->O            2   0.203   0.616  c1/reset_out[0]_AND_98_o1 (c1/reset_out[0]_AND_98_o)
     LDC:CLR                   0.430          c1/choice_0_LDC
    ----------------------------------------
    Total                      6.214ns (2.263ns logic, 3.951ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c1/reset_out[1]_AND_95_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              6.214ns (Levels of Logic = 4)
  Source:            player_num (PAD)
  Destination:       c1/choice_1_LDC (LATCH)
  Destination Clock: c1/reset_out[1]_AND_95_o falling

  Data Path: player_num to c1/choice_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.909  player_num_IBUF (player_num_IBUF)
     LUT6:I5->O           16   0.205   1.252  c1/GND_8_o_play_OR_63_o1 (c1/GND_8_o_play_OR_63_o)
     LUT4:I0->O            9   0.203   1.174  c1/Mmux_n0556127 (c1/Madd__n0680_cy<0>)
     LUT6:I1->O            2   0.203   0.616  c1/reset_out[1]_AND_96_o1 (c1/reset_out[1]_AND_96_o)
     LDC:CLR                   0.430          c1/choice_1_LDC
    ----------------------------------------
    Total                      6.214ns (2.263ns logic, 3.951ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c1/reset_out[2]_AND_93_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              6.644ns (Levels of Logic = 5)
  Source:            player_num (PAD)
  Destination:       c1/choice_2_LDC (LATCH)
  Destination Clock: c1/reset_out[2]_AND_93_o falling

  Data Path: player_num to c1/choice_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.909  player_num_IBUF (player_num_IBUF)
     LUT6:I5->O           16   0.205   1.005  c1/GND_8_o_play_OR_63_o1 (c1/GND_8_o_play_OR_63_o)
     LUT5:I4->O           10   0.205   0.857  c1/Mmux_n0556224 (c1/Madd__n0680_lut<1>)
     LUT6:I5->O            4   0.205   0.788  c1/Madd__n0680_xor<2>11 (c1/out<2>)
     LUT2:I0->O            2   0.203   0.616  c1/reset_out[2]_AND_94_o1 (c1/reset_out[2]_AND_94_o)
     LDC:CLR                   0.430          c1/choice_2_LDC
    ----------------------------------------
    Total                      6.644ns (2.470ns logic, 4.174ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c1/reset_out[3]_AND_91_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              6.311ns (Levels of Logic = 4)
  Source:            player_num (PAD)
  Destination:       c1/choice_3_LDC (LATCH)
  Destination Clock: c1/reset_out[3]_AND_91_o falling

  Data Path: player_num to c1/choice_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.909  player_num_IBUF (player_num_IBUF)
     LUT6:I5->O           16   0.205   1.349  c1/GND_8_o_play_OR_63_o1 (c1/GND_8_o_play_OR_63_o)
     LUT5:I0->O            9   0.203   1.174  c1/Mmux_n0556413 (c1/Madd__n0680_lut<3>)
     LUT6:I1->O            2   0.203   0.616  c1/reset_out[3]_AND_92_o1 (c1/reset_out[3]_AND_92_o)
     LDC:CLR                   0.430          c1/choice_3_LDC
    ----------------------------------------
    Total                      6.311ns (2.263ns logic, 4.048ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state/board_in[17]_board_in[11]_AND_146_o'
  Total number of paths / destination ports: 13 / 5
-------------------------------------------------------------------------
Offset:              6.885ns (Levels of Logic = 4)
  Source:            state/X_win (LATCH)
  Destination:       B<1> (PAD)
  Source Clock:      state/board_in[17]_board_in[11]_AND_146_o falling

  Data Path: state/X_win to B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              4   0.498   1.048  state/X_win (state/X_win)
     LUT6:I0->O            2   0.203   0.961  blueEnable[0]_tie_OR_173_o18 (blueEnable[0]_tie_OR_173_o1)
     LUT6:I1->O            1   0.203   0.580  blueEnable[0]_tie_OR_173_o1 (blueEnable[0]_tie_OR_173_o2)
     LUT6:I5->O            2   0.205   0.616  blueEnable[0]_tie_OR_173_o59 (B_1_OBUF)
     OBUF:I->O                 2.571          B_1_OBUF (B<1>)
    ----------------------------------------
    Total                      6.885ns (3.680ns logic, 3.205ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div_25/clock_out'
  Total number of paths / destination ports: 8262539 / 11
-------------------------------------------------------------------------
Offset:              18.002ns (Levels of Logic = 18)
  Source:            vc/hcounter_1 (FF)
  Destination:       B<1> (PAD)
  Source Clock:      clk_div_25/clock_out rising

  Data Path: vc/hcounter_1 to B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              52   0.447   1.665  vc/hcounter_1 (vc/hcounter_1)
     LUT2:I0->O            5   0.203   1.059  hcount[10]_GND_1_o_LessThan_235_o21 (hcount[10]_GND_1_o_LessThan_235_o2)
     LUT6:I1->O            4   0.203   0.788  Msub_GND_1_o_GND_1_o_sub_282_OUT_cy<7>11 (Msub_GND_1_o_GND_1_o_sub_282_OUT_cy<7>)
     LUT4:I2->O           14   0.203   0.957  Msub_GND_1_o_GND_1_o_sub_282_OUT_xor<11>11 (GND_1_o_GND_1_o_sub_282_OUT<11>)
     DSP48A1:B11->M0       3   3.364   0.755  Mmult_n0500 (n0500<0>)
     LUT2:I0->O            1   0.203   0.000  Madd_GND_1_o_GND_1_o_add_287_OUT_lut<0> (Madd_GND_1_o_GND_1_o_add_287_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_GND_1_o_GND_1_o_add_287_OUT_cy<0> (Madd_GND_1_o_GND_1_o_add_287_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_1_o_GND_1_o_add_287_OUT_cy<1> (Madd_GND_1_o_GND_1_o_add_287_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_1_o_GND_1_o_add_287_OUT_cy<2> (Madd_GND_1_o_GND_1_o_add_287_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_1_o_GND_1_o_add_287_OUT_cy<3> (Madd_GND_1_o_GND_1_o_add_287_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_1_o_GND_1_o_add_287_OUT_cy<4> (Madd_GND_1_o_GND_1_o_add_287_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_1_o_GND_1_o_add_287_OUT_cy<5> (Madd_GND_1_o_GND_1_o_add_287_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_1_o_GND_1_o_add_287_OUT_cy<6> (Madd_GND_1_o_GND_1_o_add_287_OUT_cy<6>)
     XORCY:CI->O           3   0.180   0.995  Madd_GND_1_o_GND_1_o_add_287_OUT_xor<7> (GND_1_o_GND_1_o_add_287_OUT<7>)
     LUT6:I1->O            1   0.203   0.944  blueEnable[0]_tie_OR_173_o8 (blueEnable[0]_tie_OR_173_o9)
     LUT6:I0->O            1   0.203   0.924  blueEnable[0]_tie_OR_173_o9 (blueEnable[0]_tie_OR_173_o10)
     LUT6:I1->O            1   0.203   0.827  blueEnable[0]_tie_OR_173_o20 (blueEnable[0]_tie_OR_173_o20)
     LUT6:I2->O            2   0.203   0.616  blueEnable[0]_tie_OR_173_o59 (B_1_OBUF)
     OBUF:I->O                 2.571          B_1_OBUF (B<1>)
    ----------------------------------------
    Total                     18.002ns (8.472ns logic, 9.530ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state/board_in[17]_board_in[11]_AND_169_o'
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Offset:              6.853ns (Levels of Logic = 4)
  Source:            state/tie (LATCH)
  Destination:       B<1> (PAD)
  Source Clock:      state/board_in[17]_board_in[11]_AND_169_o falling

  Data Path: state/tie to B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.995  state/tie (state/tie)
     LUT5:I0->O            2   0.203   0.981  tie_GND_1_o_AND_377_o14 (tie_GND_1_o_AND_377_o)
     LUT6:I0->O            1   0.203   0.580  blueEnable[0]_tie_OR_173_o1 (blueEnable[0]_tie_OR_173_o2)
     LUT6:I5->O            2   0.205   0.616  blueEnable[0]_tie_OR_173_o59 (B_1_OBUF)
     OBUF:I->O                 2.571          B_1_OBUF (B<1>)
    ----------------------------------------
    Total                      6.853ns (3.680ns logic, 3.173ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state/board_in[17]_board_in[11]_AND_154_o'
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Offset:              6.736ns (Levels of Logic = 4)
  Source:            state/O_win (LATCH)
  Destination:       B<1> (PAD)
  Source Clock:      state/board_in[17]_board_in[11]_AND_154_o falling

  Data Path: state/O_win to B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.898  state/O_win (state/O_win)
     LUT6:I2->O            2   0.203   0.961  blueEnable[0]_tie_OR_173_o18 (blueEnable[0]_tie_OR_173_o1)
     LUT6:I1->O            1   0.203   0.580  blueEnable[0]_tie_OR_173_o1 (blueEnable[0]_tie_OR_173_o2)
     LUT6:I5->O            2   0.205   0.616  blueEnable[0]_tie_OR_173_o59 (B_1_OBUF)
     OBUF:I->O                 2.571          B_1_OBUF (B<1>)
    ----------------------------------------
    Total                      6.736ns (3.680ns logic, 3.056ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 167 / 5
-------------------------------------------------------------------------
Delay:               10.938ns (Levels of Logic = 8)
  Source:            switch<2> (PAD)
  Destination:       B<1> (PAD)

  Data Path: switch<2> to B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  switch_2_IBUF (switch_2_IBUF)
     LUT6:I0->O            2   0.203   0.845  highlight[0]_highlight[8]_OR_121_o344 (highlight[0]_highlight[8]_OR_121_o34)
     LUT4:I1->O            1   0.205   0.944  blueEnable[0]_tie_OR_173_o11 (blueEnable[0]_tie_OR_173_o11)
     LUT6:I0->O            1   0.203   0.808  blueEnable[0]_tie_OR_173_o13 (blueEnable[0]_tie_OR_173_o13)
     LUT6:I3->O            2   0.205   0.961  blueEnable[0]_tie_OR_173_o18 (blueEnable[0]_tie_OR_173_o1)
     LUT6:I1->O            1   0.203   0.580  blueEnable[0]_tie_OR_173_o1 (blueEnable[0]_tie_OR_173_o2)
     LUT6:I5->O            2   0.205   0.616  blueEnable[0]_tie_OR_173_o59 (B_1_OBUF)
     OBUF:I->O                 2.571          B_1_OBUF (B<1>)
    ----------------------------------------
    Total                     10.938ns (5.017ns logic, 5.921ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock c1/GND_8_o_play_OR_63_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_div_25/clock_out|    5.577|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock c1/reset_out[0]_AND_97_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
c1/GND_8_o_play_OR_63_o|         |         |   11.591|         |
clk_div_25/clock_out   |         |         |   19.670|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock c1/reset_out[1]_AND_95_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
c1/GND_8_o_play_OR_63_o|         |         |   11.249|         |
clk_div_25/clock_out   |         |         |   19.328|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock c1/reset_out[2]_AND_93_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
c1/GND_8_o_play_OR_63_o|         |         |   12.240|         |
clk_div_25/clock_out   |         |         |   20.319|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock c1/reset_out[3]_AND_91_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
c1/GND_8_o_play_OR_63_o|         |         |   11.249|         |
clk_div_25/clock_out   |         |         |   19.328|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
c1/GND_8_o_play_OR_63_o |   12.240|         |         |         |
c1/reset_out[0]_AND_97_o|         |    4.373|         |         |
c1/reset_out[1]_AND_95_o|         |    4.390|         |         |
c1/reset_out[2]_AND_93_o|         |    4.247|         |         |
c1/reset_out[3]_AND_91_o|         |    4.145|         |         |
clk                     |    5.291|         |         |         |
clk_div_25/clock_out    |   20.319|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div_25/clock_out
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
clk                                      |    6.176|         |         |         |
clk_div_25/clock_out                     |    4.803|         |         |         |
state/board_in[17]_board_in[11]_AND_146_o|         |    4.216|         |         |
state/board_in[17]_board_in[11]_AND_154_o|         |    4.058|         |         |
state/board_in[17]_board_in[11]_AND_169_o|         |    4.201|         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock state/board_in[17]_board_in[11]_AND_146_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_div_25/clock_out|         |         |    8.399|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock state/board_in[17]_board_in[11]_AND_154_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_div_25/clock_out|         |         |    5.017|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock state/board_in[17]_board_in[11]_AND_169_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_div_25/clock_out|         |         |    3.136|         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.36 secs
 
--> 

Total memory usage is 266348 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    1 (   0 filtered)

