# tb8
## 8 bit Transport Buffer Processor
Modified transport triggered architecture using an intermediate buffer in the control unit.  
Allows for 6 bits of internal address space with a 2 bit opcode in a 8 bit instruction.  
## Logisim Implementation
![Logisim Implementation](/logisim/tb8.png)
