$date
	Fri Sep 28 09:56:14 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! d5 $end
$var wire 1 " d4 $end
$var wire 1 # d3 $end
$var wire 1 $ d2 $end
$var wire 1 % d1 $end
$var reg 1 & A $end
$var reg 1 ' B $end
$var reg 1 ( C $end
$var reg 1 ) D $end
$var reg 1 * ready $end
$var reg 1 + reset $end
$scope module moduloNumero $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( C $end
$var wire 1 ) D $end
$var wire 1 * ready $end
$var wire 1 + reset $end
$var reg 1 % d1 $end
$var reg 1 $ d2 $end
$var reg 1 # d3 $end
$var reg 1 " d4 $end
$var reg 1 ! d5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
x*
x)
x(
x'
x&
0%
0$
0#
0"
0!
$end
#1
0+
#2
0)
0(
0'
0&
1*
#3
1!
1)
1*
#4
1"
0)
1(
1*
#5
1#
1)
1*
#6
1$
0)
0(
1'
1*
#7
1%
1)
1*
#8
0!
0)
1(
1*
#9
0"
1)
1*
#10
0#
0)
0(
0'
1&
1*
#11
0$
1)
1*
#12
