Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 00:06:27 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
|      Characteristics      |                                 WorstPath to Src                                |                                                                                Path #1                                                                               |                                WorstPath from Dst                               |
+---------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
| Requirement               |                                                                          12.500 |                                                                                                                                                               12.500 |                                                                          12.500 |
| Path Delay                |                                                                           8.494 |                                                                                                                                                               14.216 |                                                                           8.185 |
| Logic Delay               | 1.597(19%)                                                                      | 3.953(28%)                                                                                                                                                           | 1.973(25%)                                                                      |
| Net Delay                 | 6.897(81%)                                                                      | 10.263(72%)                                                                                                                                                          | 6.212(75%)                                                                      |
| Clock Skew                |                                                                          -0.197 |                                                                                                                                                               -0.137 |                                                                          -0.189 |
| Slack                     |                                                                           3.801 |                                                                                                                                                               -1.861 |                                                                           4.118 |
| Timing Exception          |                                                                                 |                                                                                                                                                                      |                                                                                 |
| Bounding Box Size         | 5% x 6%                                                                         | 7% x 3%                                                                                                                                                              | 5% x 6%                                                                         |
| Clock Region Distance     | (0, 1)                                                                          | (0, 1)                                                                                                                                                               | (0, 1)                                                                          |
| Cumulative Fanout         |                                                                              92 |                                                                                                                                                                  229 |                                                                              78 |
| Fixed Loc                 |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| Fixed Route               |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| Hold Fix Detour           |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| Combined LUT Pairs        |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| Clock Relationship        | Safely Timed                                                                    | Safely Timed                                                                                                                                                         | Safely Timed                                                                    |
| Logic Levels              |                                                                              14 |                                                                                                                                                                   31 |                                                                              14 |
| Routes                    |                                                                              14 |                                                                                                                                                                   31 |                                                                              14 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                             | clk                                                                                                                                                                  | clk                                                                             |
| End Point Clock           | clk                                                                             | clk                                                                                                                                                                  | clk                                                                             |
| DSP Block                 | None                                                                            | None                                                                                                                                                                 | None                                                                            |
| BRAM                      | None                                                                            | None                                                                                                                                                                 | None                                                                            |
| IO Crossings              |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| SLR Crossings             |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| PBlocks                   |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| High Fanout               |                                                                              15 |                                                                                                                                                                   15 |                                                                              15 |
| Dont Touch                |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| Mark Debug                |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| Start Point Pin Primitive | FDRE/C                                                                          | FDRE/C                                                                                                                                                               | FDRE/C                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                          | FDRE/D                                                                                                                                                               | FDRE/D                                                                          |
| Start Point Pin           | sr_p.sr_1_15.roi_ret_98/C                                                       | sr_p.sr_2_3.pt_ret_53/C                                                                                                                                              | sr_p.sr_1_15.sector_ret_568/C                                                   |
| End Point Pin             | sr_p.sr_2_3.pt_ret_53/D                                                         | sr_p.sr_1_15.sector_ret_568/D                                                                                                                                        | sr_p.sr_2_8.pt_ret_37_fast/D                                                    |
+---------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
|      Characteristics      |                                 WorstPath to Src                                |                                                                                     Path #2                                                                                    |                                WorstPath from Dst                               |
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
| Requirement               |                                                                          12.500 |                                                                                                                                                                         12.500 |                                                                          12.500 |
| Path Delay                |                                                                           8.494 |                                                                                                                                                                         14.215 |                                                                           8.829 |
| Logic Delay               | 1.597(19%)                                                                      | 3.723(27%)                                                                                                                                                                     | 1.872(22%)                                                                      |
| Net Delay                 | 6.897(81%)                                                                      | 10.492(73%)                                                                                                                                                                    | 6.957(78%)                                                                      |
| Clock Skew                |                                                                          -0.197 |                                                                                                                                                                         -0.137 |                                                                          -0.190 |
| Slack                     |                                                                           3.801 |                                                                                                                                                                         -1.860 |                                                                           3.473 |
| Timing Exception          |                                                                                 |                                                                                                                                                                                |                                                                                 |
| Bounding Box Size         | 5% x 6%                                                                         | 7% x 3%                                                                                                                                                                        | 5% x 6%                                                                         |
| Clock Region Distance     | (0, 1)                                                                          | (0, 1)                                                                                                                                                                         | (0, 1)                                                                          |
| Cumulative Fanout         |                                                                              92 |                                                                                                                                                                            197 |                                                                              79 |
| Fixed Loc                 |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Fixed Route               |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Hold Fix Detour           |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Combined LUT Pairs        |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Clock Relationship        | Safely Timed                                                                    | Safely Timed                                                                                                                                                                   | Safely Timed                                                                    |
| Logic Levels              |                                                                              14 |                                                                                                                                                                             33 |                                                                              14 |
| Routes                    |                                                                              14 |                                                                                                                                                                             33 |                                                                              14 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                             | clk                                                                                                                                                                            | clk                                                                             |
| End Point Clock           | clk                                                                             | clk                                                                                                                                                                            | clk                                                                             |
| DSP Block                 | None                                                                            | None                                                                                                                                                                           | None                                                                            |
| BRAM                      | None                                                                            | None                                                                                                                                                                           | None                                                                            |
| IO Crossings              |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| SLR Crossings             |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| PBlocks                   |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| High Fanout               |                                                                              15 |                                                                                                                                                                             16 |                                                                              15 |
| Dont Touch                |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Mark Debug                |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Start Point Pin Primitive | FDRE/C                                                                          | FDRE/C                                                                                                                                                                         | FDRE/C                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                          | FDRE/D                                                                                                                                                                         | FDRE/D                                                                          |
| Start Point Pin           | sr_p.sr_1_15.roi_ret_98/C                                                       | sr_p.sr_2_3.pt_ret_53/C                                                                                                                                                        | sr_p.sr_1_15.roi_ret_1231/C                                                     |
| End Point Pin             | sr_p.sr_2_3.pt_ret_53/D                                                         | sr_p.sr_1_15.roi_ret_1231/D                                                                                                                                                    | sr_p.sr_2_8.pt_ret_37_fast/D                                                    |
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
|      Characteristics      |                                 WorstPath to Src                                |                                                                                  Path #3                                                                                  |                           WorstPath from Dst                          |
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
| Requirement               |                                                                          12.500 |                                                                                                                                                                    12.500 |                                                                12.500 |
| Path Delay                |                                                                           8.494 |                                                                                                                                                                    14.218 |                                                                 6.415 |
| Logic Delay               | 1.597(19%)                                                                      | 3.745(27%)                                                                                                                                                                | 1.412(23%)                                                            |
| Net Delay                 | 6.897(81%)                                                                      | 10.473(73%)                                                                                                                                                               | 5.003(77%)                                                            |
| Clock Skew                |                                                                          -0.197 |                                                                                                                                                                    -0.133 |                                                                -0.195 |
| Slack                     |                                                                           3.801 |                                                                                                                                                                    -1.859 |                                                                 5.882 |
| Timing Exception          |                                                                                 |                                                                                                                                                                           |                                                                       |
| Bounding Box Size         | 5% x 6%                                                                         | 7% x 3%                                                                                                                                                                   | 4% x 5%                                                               |
| Clock Region Distance     | (0, 1)                                                                          | (0, 1)                                                                                                                                                                    | (0, 1)                                                                |
| Cumulative Fanout         |                                                                              92 |                                                                                                                                                                       218 |                                                                    58 |
| Fixed Loc                 |                                                                               0 |                                                                                                                                                                         0 |                                                                     0 |
| Fixed Route               |                                                                               0 |                                                                                                                                                                         0 |                                                                     0 |
| Hold Fix Detour           |                                                                               0 |                                                                                                                                                                         0 |                                                                     0 |
| Combined LUT Pairs        |                                                                               0 |                                                                                                                                                                         0 |                                                                     0 |
| Clock Relationship        | Safely Timed                                                                    | Safely Timed                                                                                                                                                              | Safely Timed                                                          |
| Logic Levels              |                                                                              14 |                                                                                                                                                                        32 |                                                                    12 |
| Routes                    |                                                                              14 |                                                                                                                                                                        32 |                                                                    12 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                             | clk                                                                                                                                                                       | clk                                                                   |
| End Point Clock           | clk                                                                             | clk                                                                                                                                                                       | clk                                                                   |
| DSP Block                 | None                                                                            | None                                                                                                                                                                      | None                                                                  |
| BRAM                      | None                                                                            | None                                                                                                                                                                      | None                                                                  |
| IO Crossings              |                                                                               0 |                                                                                                                                                                         0 |                                                                     0 |
| SLR Crossings             |                                                                               0 |                                                                                                                                                                         0 |                                                                     0 |
| PBlocks                   |                                                                               0 |                                                                                                                                                                         0 |                                                                     0 |
| High Fanout               |                                                                              15 |                                                                                                                                                                        16 |                                                                    15 |
| Dont Touch                |                                                                               0 |                                                                                                                                                                         0 |                                                                     0 |
| Mark Debug                |                                                                               0 |                                                                                                                                                                         0 |                                                                     0 |
| Start Point Pin Primitive | FDRE/C                                                                          | FDRE/C                                                                                                                                                                    | FDRE/C                                                                |
| End Point Pin Primitive   | FDRE/D                                                                          | FDRE/D                                                                                                                                                                    | FDRE/D                                                                |
| Start Point Pin           | sr_p.sr_1_15.roi_ret_98/C                                                       | sr_p.sr_2_3.pt_ret_53/C                                                                                                                                                   | sr_p.sr_1_15.roi_ret_861/C                                            |
| End Point Pin             | sr_p.sr_2_3.pt_ret_53/D                                                         | sr_p.sr_1_15.roi_ret_861/D                                                                                                                                                | sr_p.sr_2_8.pt_ret_37_fast/D                                          |
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
|      Characteristics      |                                 WorstPath to Src                                |                                                                                     Path #4                                                                                    |                                WorstPath from Dst                               |
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
| Requirement               |                                                                          12.500 |                                                                                                                                                                         12.500 |                                                                          12.500 |
| Path Delay                |                                                                           8.494 |                                                                                                                                                                         14.254 |                                                                           8.579 |
| Logic Delay               | 1.597(19%)                                                                      | 3.945(28%)                                                                                                                                                                     | 1.978(24%)                                                                      |
| Net Delay                 | 6.897(81%)                                                                      | 10.309(72%)                                                                                                                                                                    | 6.601(76%)                                                                      |
| Clock Skew                |                                                                          -0.197 |                                                                                                                                                                         -0.085 |                                                                          -0.247 |
| Slack                     |                                                                           3.801 |                                                                                                                                                                         -1.847 |                                                                           3.666 |
| Timing Exception          |                                                                                 |                                                                                                                                                                                |                                                                                 |
| Bounding Box Size         | 5% x 6%                                                                         | 7% x 3%                                                                                                                                                                        | 5% x 6%                                                                         |
| Clock Region Distance     | (0, 1)                                                                          | (0, 1)                                                                                                                                                                         | (0, 1)                                                                          |
| Cumulative Fanout         |                                                                              92 |                                                                                                                                                                            201 |                                                                              81 |
| Fixed Loc                 |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Fixed Route               |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Hold Fix Detour           |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Combined LUT Pairs        |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Clock Relationship        | Safely Timed                                                                    | Safely Timed                                                                                                                                                                   | Safely Timed                                                                    |
| Logic Levels              |                                                                              14 |                                                                                                                                                                             33 |                                                                              14 |
| Routes                    |                                                                              14 |                                                                                                                                                                             33 |                                                                              14 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                             | clk                                                                                                                                                                            | clk                                                                             |
| End Point Clock           | clk                                                                             | clk                                                                                                                                                                            | clk                                                                             |
| DSP Block                 | None                                                                            | None                                                                                                                                                                           | None                                                                            |
| BRAM                      | None                                                                            | None                                                                                                                                                                           | None                                                                            |
| IO Crossings              |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| SLR Crossings             |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| PBlocks                   |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| High Fanout               |                                                                              15 |                                                                                                                                                                             16 |                                                                              15 |
| Dont Touch                |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Mark Debug                |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Start Point Pin Primitive | FDRE/C                                                                          | FDRE/C                                                                                                                                                                         | FDRE/C                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                          | FDRE/D                                                                                                                                                                         | FDRE/D                                                                          |
| Start Point Pin           | sr_p.sr_1_15.roi_ret_98/C                                                       | sr_p.sr_2_3.pt_ret_53/C                                                                                                                                                        | sr_p.sr_1_15.sector_ret_567/C                                                   |
| End Point Pin             | sr_p.sr_2_3.pt_ret_53/D                                                         | sr_p.sr_1_15.sector_ret_567/D                                                                                                                                                  | sr_p.sr_2_8.pt_ret_37_fast/D                                                    |
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
|      Characteristics      |                                 WorstPath to Src                                |                                                                                  Path #5                                                                                  |                                WorstPath from Dst                               |
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
| Requirement               |                                                                          12.500 |                                                                                                                                                                    12.500 |                                                                          12.500 |
| Path Delay                |                                                                           8.494 |                                                                                                                                                                    14.315 |                                                                           8.393 |
| Logic Delay               | 1.597(19%)                                                                      | 3.920(28%)                                                                                                                                                                | 2.074(25%)                                                                      |
| Net Delay                 | 6.897(81%)                                                                      | 10.395(72%)                                                                                                                                                               | 6.319(75%)                                                                      |
| Clock Skew                |                                                                          -0.197 |                                                                                                                                                                    -0.014 |                                                                          -0.334 |
| Slack                     |                                                                           3.801 |                                                                                                                                                                    -1.837 |                                                                           3.765 |
| Timing Exception          |                                                                                 |                                                                                                                                                                           |                                                                                 |
| Bounding Box Size         | 5% x 6%                                                                         | 7% x 3%                                                                                                                                                                   | 5% x 6%                                                                         |
| Clock Region Distance     | (0, 1)                                                                          | (0, 1)                                                                                                                                                                    | (0, 1)                                                                          |
| Cumulative Fanout         |                                                                              92 |                                                                                                                                                                       216 |                                                                              80 |
| Fixed Loc                 |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| Fixed Route               |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| Hold Fix Detour           |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| Combined LUT Pairs        |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| Clock Relationship        | Safely Timed                                                                    | Safely Timed                                                                                                                                                              | Safely Timed                                                                    |
| Logic Levels              |                                                                              14 |                                                                                                                                                                        32 |                                                                              14 |
| Routes                    |                                                                              14 |                                                                                                                                                                        32 |                                                                              14 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                             | clk                                                                                                                                                                       | clk                                                                             |
| End Point Clock           | clk                                                                             | clk                                                                                                                                                                       | clk                                                                             |
| DSP Block                 | None                                                                            | None                                                                                                                                                                      | None                                                                            |
| BRAM                      | None                                                                            | None                                                                                                                                                                      | None                                                                            |
| IO Crossings              |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| SLR Crossings             |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| PBlocks                   |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| High Fanout               |                                                                              15 |                                                                                                                                                                        16 |                                                                              15 |
| Dont Touch                |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| Mark Debug                |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| Start Point Pin Primitive | FDRE/C                                                                          | FDRE/C                                                                                                                                                                    | FDRE/C                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                          | FDRE/D                                                                                                                                                                    | FDRE/D                                                                          |
| Start Point Pin           | sr_p.sr_1_15.roi_ret_98/C                                                       | sr_p.sr_2_3.pt_ret_53/C                                                                                                                                                   | sr_p.sr_1_15.roi_ret_0/C                                                        |
| End Point Pin             | sr_p.sr_2_3.pt_ret_53/D                                                         | sr_p.sr_1_15.roi_ret_0/D                                                                                                                                                  | sr_p.sr_2_8.pt_ret_37_fast/D                                                    |
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
|      Characteristics      |                                 WorstPath to Src                                |                                                                                     Path #6                                                                                    |                                WorstPath from Dst                               |
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
| Requirement               |                                                                          12.500 |                                                                                                                                                                         12.500 |                                                                          12.500 |
| Path Delay                |                                                                           8.494 |                                                                                                                                                                         14.299 |                                                                           8.384 |
| Logic Delay               | 1.597(19%)                                                                      | 4.098(29%)                                                                                                                                                                     | 1.688(21%)                                                                      |
| Net Delay                 | 6.897(81%)                                                                      | 10.201(71%)                                                                                                                                                                    | 6.696(79%)                                                                      |
| Clock Skew                |                                                                          -0.197 |                                                                                                                                                                         -0.025 |                                                                          -0.322 |
| Slack                     |                                                                           3.801 |                                                                                                                                                                         -1.832 |                                                                           3.786 |
| Timing Exception          |                                                                                 |                                                                                                                                                                                |                                                                                 |
| Bounding Box Size         | 5% x 6%                                                                         | 7% x 3%                                                                                                                                                                        | 5% x 6%                                                                         |
| Clock Region Distance     | (0, 1)                                                                          | (0, 1)                                                                                                                                                                         | (0, 1)                                                                          |
| Cumulative Fanout         |                                                                              92 |                                                                                                                                                                            216 |                                                                              82 |
| Fixed Loc                 |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Fixed Route               |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Hold Fix Detour           |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Combined LUT Pairs        |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Clock Relationship        | Safely Timed                                                                    | Safely Timed                                                                                                                                                                   | Safely Timed                                                                    |
| Logic Levels              |                                                                              14 |                                                                                                                                                                             33 |                                                                              14 |
| Routes                    |                                                                              14 |                                                                                                                                                                             33 |                                                                              14 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE LUT6 LUT6 LUT3 LUT6 LUT3 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                             | clk                                                                                                                                                                            | clk                                                                             |
| End Point Clock           | clk                                                                             | clk                                                                                                                                                                            | clk                                                                             |
| DSP Block                 | None                                                                            | None                                                                                                                                                                           | None                                                                            |
| BRAM                      | None                                                                            | None                                                                                                                                                                           | None                                                                            |
| IO Crossings              |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| SLR Crossings             |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| PBlocks                   |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| High Fanout               |                                                                              15 |                                                                                                                                                                             16 |                                                                              15 |
| Dont Touch                |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Mark Debug                |                                                                               0 |                                                                                                                                                                              0 |                                                                               0 |
| Start Point Pin Primitive | FDRE/C                                                                          | FDRE/C                                                                                                                                                                         | FDRE/C                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                          | FDRE/D                                                                                                                                                                         | FDRE/D                                                                          |
| Start Point Pin           | sr_p.sr_1_15.roi_ret_98/C                                                       | sr_p.sr_2_3.pt_ret_53/C                                                                                                                                                        | sr_p.sr_1_15.roi_ret_1230/C                                                     |
| End Point Pin             | sr_p.sr_2_3.pt_ret_53/D                                                         | sr_p.sr_1_15.roi_ret_1230/D                                                                                                                                                    | sr_p.sr_2_8.pt_ret_37_fast/D                                                    |
+---------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
|      Characteristics      |                                 WorstPath to Src                                |                                                                                  Path #7                                                                                  |                                WorstPath from Dst                               |
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
| Requirement               |                                                                          12.500 |                                                                                                                                                                    12.500 |                                                                          12.500 |
| Path Delay                |                                                                           8.494 |                                                                                                                                                                    14.188 |                                                                           7.883 |
| Logic Delay               | 1.597(19%)                                                                      | 3.852(28%)                                                                                                                                                                | 1.781(23%)                                                                      |
| Net Delay                 | 6.897(81%)                                                                      | 10.336(72%)                                                                                                                                                               | 6.102(77%)                                                                      |
| Clock Skew                |                                                                          -0.197 |                                                                                                                                                                    -0.133 |                                                                          -0.195 |
| Slack                     |                                                                           3.801 |                                                                                                                                                                    -1.829 |                                                                           4.414 |
| Timing Exception          |                                                                                 |                                                                                                                                                                           |                                                                                 |
| Bounding Box Size         | 5% x 6%                                                                         | 7% x 3%                                                                                                                                                                   | 5% x 6%                                                                         |
| Clock Region Distance     | (0, 1)                                                                          | (0, 1)                                                                                                                                                                    | (0, 1)                                                                          |
| Cumulative Fanout         |                                                                              92 |                                                                                                                                                                       216 |                                                                              78 |
| Fixed Loc                 |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| Fixed Route               |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| Hold Fix Detour           |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| Combined LUT Pairs        |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| Clock Relationship        | Safely Timed                                                                    | Safely Timed                                                                                                                                                              | Safely Timed                                                                    |
| Logic Levels              |                                                                              14 |                                                                                                                                                                        32 |                                                                              14 |
| Routes                    |                                                                              14 |                                                                                                                                                                        32 |                                                                              14 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                             | clk                                                                                                                                                                       | clk                                                                             |
| End Point Clock           | clk                                                                             | clk                                                                                                                                                                       | clk                                                                             |
| DSP Block                 | None                                                                            | None                                                                                                                                                                      | None                                                                            |
| BRAM                      | None                                                                            | None                                                                                                                                                                      | None                                                                            |
| IO Crossings              |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| SLR Crossings             |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| PBlocks                   |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| High Fanout               |                                                                              15 |                                                                                                                                                                        16 |                                                                              16 |
| Dont Touch                |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| Mark Debug                |                                                                               0 |                                                                                                                                                                         0 |                                                                               0 |
| Start Point Pin Primitive | FDRE/C                                                                          | FDRE/C                                                                                                                                                                    | FDRE/C                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                          | FDRE/D                                                                                                                                                                    | FDRE/D                                                                          |
| Start Point Pin           | sr_p.sr_1_15.roi_ret_98/C                                                       | sr_p.sr_2_3.pt_ret_53/C                                                                                                                                                   | sr_p.sr_1_15.pt_ret_403/C                                                       |
| End Point Pin             | sr_p.sr_2_3.pt_ret_53/D                                                         | sr_p.sr_1_15.pt_ret_403/D                                                                                                                                                 | sr_p.sr_2_8.pt_ret_37_fast/D                                                    |
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
|      Characteristics      |                                 WorstPath to Src                                |                                                                                  Path #8                                                                                  |                                     WorstPath from Dst                                    |
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
| Requirement               |                                                                          12.500 |                                                                                                                                                                    12.500 |                                                                                    12.500 |
| Path Delay                |                                                                           8.494 |                                                                                                                                                                    14.199 |                                                                                     9.569 |
| Logic Delay               | 1.597(19%)                                                                      | 3.797(27%)                                                                                                                                                                | 2.219(24%)                                                                                |
| Net Delay                 | 6.897(81%)                                                                      | 10.402(73%)                                                                                                                                                               | 7.350(76%)                                                                                |
| Clock Skew                |                                                                          -0.197 |                                                                                                                                                                    -0.121 |                                                                                    -0.219 |
| Slack                     |                                                                           3.801 |                                                                                                                                                                    -1.828 |                                                                                     2.704 |
| Timing Exception          |                                                                                 |                                                                                                                                                                           |                                                                                           |
| Bounding Box Size         | 5% x 6%                                                                         | 6% x 3%                                                                                                                                                                   | 5% x 6%                                                                                   |
| Clock Region Distance     | (0, 1)                                                                          | (0, 1)                                                                                                                                                                    | (0, 1)                                                                                    |
| Cumulative Fanout         |                                                                              92 |                                                                                                                                                                       191 |                                                                                       101 |
| Fixed Loc                 |                                                                               0 |                                                                                                                                                                         0 |                                                                                         0 |
| Fixed Route               |                                                                               0 |                                                                                                                                                                         0 |                                                                                         0 |
| Hold Fix Detour           |                                                                               0 |                                                                                                                                                                         0 |                                                                                         0 |
| Combined LUT Pairs        |                                                                               0 |                                                                                                                                                                         0 |                                                                                         0 |
| Clock Relationship        | Safely Timed                                                                    | Safely Timed                                                                                                                                                              | Safely Timed                                                                              |
| Logic Levels              |                                                                              14 |                                                                                                                                                                        32 |                                                                                        16 |
| Routes                    |                                                                              14 |                                                                                                                                                                        32 |                                                                                        16 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                             | clk                                                                                                                                                                       | clk                                                                                       |
| End Point Clock           | clk                                                                             | clk                                                                                                                                                                       | clk                                                                                       |
| DSP Block                 | None                                                                            | None                                                                                                                                                                      | None                                                                                      |
| BRAM                      | None                                                                            | None                                                                                                                                                                      | None                                                                                      |
| IO Crossings              |                                                                               0 |                                                                                                                                                                         0 |                                                                                         0 |
| SLR Crossings             |                                                                               0 |                                                                                                                                                                         0 |                                                                                         0 |
| PBlocks                   |                                                                               0 |                                                                                                                                                                         0 |                                                                                         0 |
| High Fanout               |                                                                              15 |                                                                                                                                                                        16 |                                                                                        16 |
| Dont Touch                |                                                                               0 |                                                                                                                                                                         0 |                                                                                         0 |
| Mark Debug                |                                                                               0 |                                                                                                                                                                         0 |                                                                                         0 |
| Start Point Pin Primitive | FDRE/C                                                                          | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                    |
| End Point Pin Primitive   | FDRE/D                                                                          | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                    |
| Start Point Pin           | sr_p.sr_1_15.roi_ret_98/C                                                       | sr_p.sr_2_3.pt_ret_53/C                                                                                                                                                   | sr_p.sr_1_13.pt_ret_294/C                                                                 |
| End Point Pin             | sr_p.sr_2_3.pt_ret_53/D                                                         | sr_p.sr_1_13.pt_ret_294/D                                                                                                                                                 | sr_p.sr_2_8.pt_ret_37_fast/D                                                              |
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
|      Characteristics      |                                 WorstPath to Src                                |                                                                                  Path #9                                                                                  |                                  WorstPath from Dst                                  |
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| Requirement               |                                                                          12.500 |                                                                                                                                                                    12.500 |                                                                               12.500 |
| Path Delay                |                                                                           8.494 |                                                                                                                                                                    14.164 |                                                                                9.229 |
| Logic Delay               | 1.597(19%)                                                                      | 3.709(27%)                                                                                                                                                                | 2.017(22%)                                                                           |
| Net Delay                 | 6.897(81%)                                                                      | 10.455(73%)                                                                                                                                                               | 7.212(78%)                                                                           |
| Clock Skew                |                                                                          -0.197 |                                                                                                                                                                    -0.144 |                                                                               -0.182 |
| Slack                     |                                                                           3.801 |                                                                                                                                                                    -1.816 |                                                                                3.081 |
| Timing Exception          |                                                                                 |                                                                                                                                                                           |                                                                                      |
| Bounding Box Size         | 5% x 6%                                                                         | 7% x 3%                                                                                                                                                                   | 5% x 6%                                                                              |
| Clock Region Distance     | (0, 1)                                                                          | (0, 1)                                                                                                                                                                    | (0, 1)                                                                               |
| Cumulative Fanout         |                                                                              92 |                                                                                                                                                                       218 |                                                                                   94 |
| Fixed Loc                 |                                                                               0 |                                                                                                                                                                         0 |                                                                                    0 |
| Fixed Route               |                                                                               0 |                                                                                                                                                                         0 |                                                                                    0 |
| Hold Fix Detour           |                                                                               0 |                                                                                                                                                                         0 |                                                                                    0 |
| Combined LUT Pairs        |                                                                               0 |                                                                                                                                                                         0 |                                                                                    0 |
| Clock Relationship        | Safely Timed                                                                    | Safely Timed                                                                                                                                                              | Safely Timed                                                                         |
| Logic Levels              |                                                                              14 |                                                                                                                                                                        32 |                                                                                   15 |
| Routes                    |                                                                              14 |                                                                                                                                                                        32 |                                                                                   15 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                             | clk                                                                                                                                                                       | clk                                                                                  |
| End Point Clock           | clk                                                                             | clk                                                                                                                                                                       | clk                                                                                  |
| DSP Block                 | None                                                                            | None                                                                                                                                                                      | None                                                                                 |
| BRAM                      | None                                                                            | None                                                                                                                                                                      | None                                                                                 |
| IO Crossings              |                                                                               0 |                                                                                                                                                                         0 |                                                                                    0 |
| SLR Crossings             |                                                                               0 |                                                                                                                                                                         0 |                                                                                    0 |
| PBlocks                   |                                                                               0 |                                                                                                                                                                         0 |                                                                                    0 |
| High Fanout               |                                                                              15 |                                                                                                                                                                        16 |                                                                                   15 |
| Dont Touch                |                                                                               0 |                                                                                                                                                                         0 |                                                                                    0 |
| Mark Debug                |                                                                               0 |                                                                                                                                                                         0 |                                                                                    0 |
| Start Point Pin Primitive | FDRE/C                                                                          | FDRE/C                                                                                                                                                                    | FDRE/C                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                          | FDRE/D                                                                                                                                                                    | FDRE/D                                                                               |
| Start Point Pin           | sr_p.sr_1_15.roi_ret_98/C                                                       | sr_p.sr_2_3.pt_ret_53/C                                                                                                                                                   | sr_p.sr_1_13.pt_ret_163_1_1/C                                                        |
| End Point Pin             | sr_p.sr_2_3.pt_ret_53/D                                                         | sr_p.sr_1_13.pt_ret_163_1_1/D                                                                                                                                             | sr_p.sr_2_8.pt_ret_37_fast/D                                                         |
+---------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
|      Characteristics      |                                 WorstPath to Src                                |                                                                               Path #10                                                                               |                                WorstPath from Dst                               |
+---------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
| Requirement               |                                                                          12.500 |                                                                                                                                                               12.500 |                                                                          12.500 |
| Path Delay                |                                                                           8.494 |                                                                                                                                                               14.284 |                                                                           8.167 |
| Logic Delay               | 1.597(19%)                                                                      | 4.014(29%)                                                                                                                                                           | 1.964(25%)                                                                      |
| Net Delay                 | 6.897(81%)                                                                      | 10.270(71%)                                                                                                                                                          | 6.203(75%)                                                                      |
| Clock Skew                |                                                                          -0.197 |                                                                                                                                                               -0.016 |                                                                          -0.333 |
| Slack                     |                                                                           3.801 |                                                                                                                                                               -1.808 |                                                                           3.992 |
| Timing Exception          |                                                                                 |                                                                                                                                                                      |                                                                                 |
| Bounding Box Size         | 5% x 6%                                                                         | 7% x 3%                                                                                                                                                              | 5% x 6%                                                                         |
| Clock Region Distance     | (0, 1)                                                                          | (0, 1)                                                                                                                                                               | (0, 1)                                                                          |
| Cumulative Fanout         |                                                                              92 |                                                                                                                                                                  229 |                                                                              78 |
| Fixed Loc                 |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| Fixed Route               |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| Hold Fix Detour           |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| Combined LUT Pairs        |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| Clock Relationship        | Safely Timed                                                                    | Safely Timed                                                                                                                                                         | Safely Timed                                                                    |
| Logic Levels              |                                                                              14 |                                                                                                                                                                   31 |                                                                              14 |
| Routes                    |                                                                              14 |                                                                                                                                                                   31 |                                                                              14 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                             | clk                                                                                                                                                                  | clk                                                                             |
| End Point Clock           | clk                                                                             | clk                                                                                                                                                                  | clk                                                                             |
| DSP Block                 | None                                                                            | None                                                                                                                                                                 | None                                                                            |
| BRAM                      | None                                                                            | None                                                                                                                                                                 | None                                                                            |
| IO Crossings              |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| SLR Crossings             |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| PBlocks                   |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| High Fanout               |                                                                              15 |                                                                                                                                                                   15 |                                                                              15 |
| Dont Touch                |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| Mark Debug                |                                                                               0 |                                                                                                                                                                    0 |                                                                               0 |
| Start Point Pin Primitive | FDRE/C                                                                          | FDRE/C                                                                                                                                                               | FDRE/C                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                          | FDRE/D                                                                                                                                                               | FDRE/D                                                                          |
| Start Point Pin           | sr_p.sr_1_15.roi_ret_98/C                                                       | sr_p.sr_2_3.pt_ret_53/C                                                                                                                                              | sr_p.sr_1_15.sector_ret_571/C                                                   |
| End Point Pin             | sr_p.sr_2_3.pt_ret_53/D                                                         | sr_p.sr_1_15.sector_ret_571/D                                                                                                                                        | sr_p.sr_2_8.pt_ret_37_fast/D                                                    |
+---------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  2 |  3 |  4 | 5 |  6 |  7 | 8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 |
+-----------------+-------------+-----+----+----+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 221 | 23 | 24 | 16 | 5 | 12 | 24 | 6 | 24 |  6 |  5 | 15 | 34 | 52 | 76 | 68 | 54 | 12 |  3 |  3 | 12 |  1 |  8 |  5 |  3 | 15 | 10 | 11 | 45 | 60 | 78 | 40 | 24 |  2 |  3 |
+-----------------+-------------+-----+----+----+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                        | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                               wrapper | 0.37 |           3.41 |           11242 | 0(0.0%) | 119(1.9%) | 180(2.9%) | 701(11.3%) | 1363(22.0%) | 3822(61.8%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D002_IORET-freq80retfan16_rev_1 | 0.84 |           4.72 |            7226 | 0(0.0%) | 119(2.0%) | 180(3.0%) | 616(10.1%) | 1363(22.3%) | 3822(62.7%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3587 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       116% | (CLEM_X60Y495,CLEM_X64Y502)   | wrapper(100%) |            0% |       5.57143 | 95%          | 0%         |   8% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      |                3 |       107% | (CLEL_R_X62Y475,CLEM_X66Y482) | wrapper(100%) |            0% |       5.79241 | 97%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                2 |       111% | (CLEL_R_X62Y493,CLEM_X64Y496) | wrapper(100%) |            0% |       5.77344 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       103% | (CLEM_X60Y493,CLEM_X64Y500)   | wrapper(100%) |            0% |       5.77455 | 99%          | 0%         |   2% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                1 |           0.007% | (CLEM_X58Y487,CLEM_X58Y488)   | wrapper(100%) |            0% |         3.625 | 62%          | 0%         |  56% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                3 |           0.106% | (CLEM_X60Y484,CLEM_X67Y501)   | wrapper(100%) |            0% |       5.20139 | 89%          | 0%         |   7% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                3 |           0.052% | (CLEM_X58Y472,CLEM_X65Y483)   | wrapper(100%) |            0% |       5.50947 | 96%          | 0%         |  11% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.064% | (CLEM_X60Y488,CLEM_X67Y503)   | wrapper(100%) |            0% |       5.12435 | 87%          | 0%         |  12% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                0 |           0.001% | (CLEM_X57Y489,CLEM_X57Y489)   | wrapper(100%) |            0% |          4.25 | 75%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                0 |           0.001% | (CLEM_X58Y494,CLEM_X58Y494)   | wrapper(100%) |            0% |          4.75 | 75%          | 0%         |  31% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                0 |           0.001% | (CLEM_X57Y504,CLEM_X57Y504)   | wrapper(100%) |            0% |             0 | 0%           | 0%         |  31% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.068% | (CLEM_X60Y492,CLEM_X63Y499)   | wrapper(100%) |            0% |          5.75 | 99%          | 0%         |   2% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     | Short  |                4 |           0.248% | (CLEM_X57Y468,CLEL_R_X68Y503) | wrapper(100%) |            0% |       4.55391 | 78%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.169% | (CLEM_X56Y470,CLEM_X63Y485)   | wrapper(100%) |            0% |       5.00213 | 86%          | 0%         |  17% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.151% | (CLEM_X56Y489,CLEM_X71Y504)   | wrapper(100%) |            0% |       3.66178 | 62%          | 0%         |  17% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X58Y474   | 354             | 441          | 56%                  | wrapper(100%) | N                   |
| CLEM_X58Y473   | 354             | 442          | 55%                  | wrapper(100%) | N                   |
| CLEM_X59Y500   | 359             | 414          | 55%                  | wrapper(100%) | Y                   |
| CLEM_X58Y475   | 354             | 440          | 54%                  | wrapper(100%) | N                   |
| CLEM_X58Y472   | 354             | 443          | 53%                  | wrapper(100%) | N                   |
| CLEM_X59Y499   | 359             | 415          | 52%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y472 | 356             | 443          | 52%                  | wrapper(100%) | N                   |
| CLEM_X58Y476   | 354             | 439          | 51%                  | wrapper(100%) | N                   |
| CLEM_X59Y501   | 359             | 413          | 51%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y471 | 356             | 444          | 50%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X65Y486   | 384             | 428          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X60Y501   | 363             | 413          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y486 | 386             | 428          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X64Y486   | 380             | 428          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X59Y500   | 359             | 414          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X59Y499   | 359             | 415          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y486 | 379             | 428          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X59Y501   | 359             | 413          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X64Y497   | 380             | 417          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X61Y497   | 368             | 417          | 35%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


