Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr  7 19:06:10 2021
| Host         : DESKTOP-LB2DFM9 running 64-bit major release  (build 9200)
| Command      : report_utilization -file dpss_zcu102_rx_wrapper_utilization_placed.rpt -pb dpss_zcu102_rx_wrapper_utilization_placed.pb
| Design       : dpss_zcu102_rx_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 33210 |     0 |    274080 | 12.12 |
|   LUT as Logic             | 28836 |     0 |    274080 | 10.52 |
|   LUT as Memory            |  4374 |     0 |    144000 |  3.04 |
|     LUT as Distributed RAM |  3579 |     0 |           |       |
|     LUT as Shift Register  |   795 |     0 |           |       |
| CLB Registers              | 38066 |     0 |    548160 |  6.94 |
|   Register as Flip Flop    | 38066 |     0 |    548160 |  6.94 |
|   Register as Latch        |     0 |     0 |    548160 |  0.00 |
| CARRY8                     |   295 |     0 |     34260 |  0.86 |
| F7 Muxes                   |  1240 |     0 |    137040 |  0.90 |
| F8 Muxes                   |   538 |     0 |     68520 |  0.79 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 514   |          Yes |           - |          Set |
| 943   |          Yes |           - |        Reset |
| 1504  |          Yes |         Set |            - |
| 35105 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  7682 |     0 |     34260 | 22.42 |
|   CLBL                                     |  3493 |     0 |           |       |
|   CLBM                                     |  4189 |     0 |           |       |
| LUT as Logic                               | 28836 |     0 |    274080 | 10.52 |
|   using O5 output only                     |   921 |       |           |       |
|   using O6 output only                     | 21583 |       |           |       |
|   using O5 and O6                          |  6332 |       |           |       |
| LUT as Memory                              |  4374 |     0 |    144000 |  3.04 |
|   LUT as Distributed RAM                   |  3579 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  3009 |       |           |       |
|     using O5 and O6                        |   570 |       |           |       |
|   LUT as Shift Register                    |   795 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   496 |       |           |       |
|     using O5 and O6                        |   299 |       |           |       |
| CLB Registers                              | 38066 |     0 |    548160 |  6.94 |
|   Register driven from within the CLB      | 16642 |       |           |       |
|   Register driven from outside the CLB     | 21424 |       |           |       |
|     LUT in front of the register is unused | 13351 |       |           |       |
|     LUT in front of the register is used   |  8073 |       |           |       |
| Unique Control Sets                        |  2357 |       |     68520 |  3.44 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  5.5 |     0 |       912 |  0.60 |
|   RAMB36/FIFO*    |    4 |     0 |       912 |  0.44 |
|     RAMB36E2 only |    4 |       |           |       |
|   RAMB18          |    3 |     0 |      1824 |  0.16 |
|     RAMB18E2 only |    3 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   12 |    12 |       328 |  3.66 |
| HPIOB_M          |    4 |     4 |        96 |  4.17 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    5 |     5 |        96 |  5.21 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    1 |     1 |        60 |  1.67 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_S          |    2 |     2 |        60 |  3.33 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   19 |     0 |       404 |  4.70 |
|   BUFGCE             |    8 |     0 |       116 |  6.90 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |   10 |     0 |       168 |  5.95 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    4 |     4 |        24 |  16.67 |
| GTHE4_COMMON    |    1 |     0 |         6 |  16.67 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 35105 |            Register |
| LUT6          | 14446 |                 CLB |
| LUT3          |  5936 |                 CLB |
| LUT5          |  5547 |                 CLB |
| LUT4          |  5164 |                 CLB |
| LUT2          |  3337 |                 CLB |
| RAMD64E       |  3008 |                 CLB |
| FDSE          |  1504 |            Register |
| MUXF7         |  1240 |                 CLB |
| RAMD32        |   994 |                 CLB |
| FDCE          |   943 |            Register |
| LUT1          |   738 |                 CLB |
| SRL16E        |   647 |                 CLB |
| MUXF8         |   538 |                 CLB |
| FDPE          |   514 |            Register |
| SRLC32E       |   443 |                 CLB |
| CARRY8        |   295 |                 CLB |
| RAMS32        |   146 |                 CLB |
| BUFG_GT       |    10 |               Clock |
| BUFG_GT_SYNC  |     8 |               Clock |
| BUFGCE        |     8 |               Clock |
| OBUF          |     6 |                 I/O |
| IBUFCTRL      |     5 |              Others |
| SRLC16E       |     4 |                 CLB |
| RAMB36E2      |     4 |           Block Ram |
| INBUF         |     4 |                 I/O |
| GTHE4_CHANNEL |     4 |            Advanced |
| RAMB18E2      |     3 |           Block Ram |
| OBUFT         |     2 |                 I/O |
| IBUFDS_GTE4   |     2 |                 I/O |
| RAMS64E       |     1 |                 CLB |
| PS8           |     1 |            Advanced |
| MMCME4_ADV    |     1 |               Clock |
| GTHE4_COMMON  |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
| BUFG_PS       |     1 |               Clock |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+-------------------------------------------------------+------+
|                        Ref Name                       | Used |
+-------------------------------------------------------+------+
| bd_6311_dp_0_xpm_cdc_array_single__parameterized1__79 |    1 |
+-------------------------------------------------------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------------+------+
|                Ref Name               | Used |
+---------------------------------------+------+
| dpss_zcu102_rx_zynq_ultra_ps_e_0_0    |    1 |
| dpss_zcu102_rx_xbar_0                 |    1 |
| dpss_zcu102_rx_video_frame_crc_0_0    |    1 |
| dpss_zcu102_rx_vid_phy_controller_0_0 |    1 |
| dpss_zcu102_rx_vid_edid_0_0           |    1 |
| dpss_zcu102_rx_v_dp_rxss1_0_0         |    1 |
| dpss_zcu102_rx_util_vector_logic_3_0  |    1 |
| dpss_zcu102_rx_util_vector_logic_2_0  |    1 |
| dpss_zcu102_rx_util_vector_logic_1_1  |    1 |
| dpss_zcu102_rx_util_vector_logic_1_0  |    1 |
| dpss_zcu102_rx_util_vector_logic_0_0  |    1 |
| dpss_zcu102_rx_util_reduced_logic_0_0 |    1 |
| dpss_zcu102_rx_util_ds_buf_3_0        |    1 |
| dpss_zcu102_rx_util_ds_buf_2_0        |    1 |
| dpss_zcu102_rx_util_ds_buf_1_0        |    1 |
| dpss_zcu102_rx_util_ds_buf_0_0        |    1 |
| dpss_zcu102_rx_system_ila_2_0         |    1 |
| dpss_zcu102_rx_system_ila_1_0         |    1 |
| dpss_zcu102_rx_rst_ps8_0_99M_0        |    1 |
| dpss_zcu102_rx_proc_sys_reset_0_0     |    1 |
| dpss_zcu102_rx_clk_wiz_0_0            |    1 |
| dpss_zcu102_rx_axi_timer_0_0          |    1 |
| dpss_zcu102_rx_axi_iic_0_0            |    1 |
| dpss_zcu102_rx_auto_pc_5              |    1 |
| dpss_zcu102_rx_auto_pc_4              |    1 |
| dpss_zcu102_rx_auto_pc_3              |    1 |
| dpss_zcu102_rx_auto_pc_2              |    1 |
| dpss_zcu102_rx_auto_pc_1              |    1 |
| dpss_zcu102_rx_auto_pc_0              |    1 |
| dpss_zcu102_rx_auto_ds_5              |    1 |
| dpss_zcu102_rx_auto_ds_4              |    1 |
| dpss_zcu102_rx_auto_ds_3              |    1 |
| dpss_zcu102_rx_auto_ds_2              |    1 |
| dpss_zcu102_rx_auto_ds_1              |    1 |
| dpss_zcu102_rx_auto_ds_0              |    1 |
| dbg_hub                               |    1 |
| bd_6311_xbar_0                        |    1 |
| bd_6311_vb1_0                         |    1 |
| bd_6311_notof_0_0                     |    1 |
| bd_6311_iic_0                         |    1 |
| bd_6311_dp_0                          |    1 |
+---------------------------------------+------+


