<module name="PCIE0_CORE_PCIE_INTD_CFG_INTD_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CORE__PCIE_INTD_CFG__INTD_CFG_REVISION" acronym="CORE__PCIE_INTD_CFG__INTD_CFG_REVISION" offset="0x0" width="32" description="Revision Register">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="BU" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNCTION" width="12" begin="27" end="16" resetval="0x1680" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTLVER" width="5" begin="15" end="11" resetval="0x20" description="RTL revisions" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJREV" width="3" begin="10" end="8" resetval="0x2" description="Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINREV" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__PCIE_INTD_CFG__INTD_CFG_enable_reg_sys_0" acronym="CORE__PCIE_INTD_CFG__INTD_CFG_enable_reg_sys_0" offset="0x100" width="32" description="Enable Register 0">
		<bitfield id="ENABLE_SYS_EN_PCIE_DOWNSTREAM" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for sys_en_pcie_downstream" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CORE__PCIE_INTD_CFG__INTD_CFG_enable_reg_sys_1" acronym="CORE__PCIE_INTD_CFG__INTD_CFG_enable_reg_sys_1" offset="0x104" width="32" description="Enable Register 1">
		<bitfield id="ENABLE_SYS_EN_PCIE_PWR_STATE" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for sys_en_pcie_pwr_state" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_LEGACY_3" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for sys_en_pcie_legacy_3" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_LEGACY_2" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for sys_en_pcie_legacy_2" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_LEGACY_1" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for sys_en_pcie_legacy_1" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_LEGACY_0" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for sys_en_pcie_legacy_0" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_FLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for sys_en_pcie_flr" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CORE__PCIE_INTD_CFG__INTD_CFG_enable_reg_sys_2" acronym="CORE__PCIE_INTD_CFG__INTD_CFG_enable_reg_sys_2" offset="0x108" width="32" description="Enable Register 2">
		<bitfield id="ENABLE_SYS_EN_PCIE_PTM" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for sys_en_pcie_ptm" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_LINK_STATE" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for sys_en_pcie_link_state" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_HOT_RESET" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for sys_en_pcie_hot_reset" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_ERROR_2" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for sys_en_pcie_error_2" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_ERROR_1" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for sys_en_pcie_error_1" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_ERROR_0" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for sys_en_pcie_error_0" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_DPA" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for sys_en_pcie_dpa" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CORE__PCIE_INTD_CFG__INTD_CFG_enable_clr_reg_sys_0" acronym="CORE__PCIE_INTD_CFG__INTD_CFG_enable_clr_reg_sys_0" offset="0x300" width="32" description="Enable Clear Register 0">
		<bitfield id="ENABLE_SYS_EN_PCIE_DOWNSTREAM_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for sys_en_pcie_downstream" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__PCIE_INTD_CFG__INTD_CFG_enable_clr_reg_sys_1" acronym="CORE__PCIE_INTD_CFG__INTD_CFG_enable_clr_reg_sys_1" offset="0x304" width="32" description="Enable Clear Register 1">
		<bitfield id="ENABLE_SYS_EN_PCIE_PWR_STATE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for sys_en_pcie_pwr_state" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_LEGACY_3_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for sys_en_pcie_legacy_3" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_LEGACY_2_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for sys_en_pcie_legacy_2" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_LEGACY_1_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for sys_en_pcie_legacy_1" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_LEGACY_0_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for sys_en_pcie_legacy_0" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_FLR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for sys_en_pcie_flr" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__PCIE_INTD_CFG__INTD_CFG_enable_clr_reg_sys_2" acronym="CORE__PCIE_INTD_CFG__INTD_CFG_enable_clr_reg_sys_2" offset="0x308" width="32" description="Enable Clear Register 2">
		<bitfield id="ENABLE_SYS_EN_PCIE_PTM_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for sys_en_pcie_ptm" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_LINK_STATE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for sys_en_pcie_link_state" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_HOT_RESET_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for sys_en_pcie_hot_reset" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_ERROR_2_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for sys_en_pcie_error_2" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_ERROR_1_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for sys_en_pcie_error_1" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_ERROR_0_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for sys_en_pcie_error_0" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_SYS_EN_PCIE_DPA_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for sys_en_pcie_dpa" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__PCIE_INTD_CFG__INTD_CFG_status_reg_sys_0" acronym="CORE__PCIE_INTD_CFG__INTD_CFG_status_reg_sys_0" offset="0x500" width="32" description="Status Register 0">
		<bitfield id="STATUS_SYS_PCIE_DOWNSTREAM" width="1" begin="0" end="0" resetval="0x0" description="Status for sys_en_pcie_downstream" range="0" rwaccess="R"/>
	</register>
	<register id="CORE__PCIE_INTD_CFG__INTD_CFG_status_reg_sys_1" acronym="CORE__PCIE_INTD_CFG__INTD_CFG_status_reg_sys_1" offset="0x504" width="32" description="Status Register 1">
		<bitfield id="STATUS_SYS_PCIE_PWR_STATE" width="1" begin="26" end="26" resetval="0x0" description="Status for sys_en_pcie_pwr_state" range="26" rwaccess="R"/> 
		<bitfield id="STATUS_SYS_PCIE_LEGACY_3" width="1" begin="25" end="25" resetval="0x0" description="Status for sys_en_pcie_legacy_3" range="25" rwaccess="R"/> 
		<bitfield id="STATUS_SYS_PCIE_LEGACY_2" width="1" begin="24" end="24" resetval="0x0" description="Status for sys_en_pcie_legacy_2" range="24" rwaccess="R"/> 
		<bitfield id="STATUS_SYS_PCIE_LEGACY_1" width="1" begin="23" end="23" resetval="0x0" description="Status for sys_en_pcie_legacy_1" range="23" rwaccess="R"/> 
		<bitfield id="STATUS_SYS_PCIE_LEGACY_0" width="1" begin="22" end="22" resetval="0x0" description="Status for sys_en_pcie_legacy_0" range="22" rwaccess="R"/> 
		<bitfield id="STATUS_SYS_PCIE_FLR" width="1" begin="0" end="0" resetval="0x0" description="Status for sys_en_pcie_flr" range="0" rwaccess="R"/>
	</register>
	<register id="CORE__PCIE_INTD_CFG__INTD_CFG_status_reg_sys_2" acronym="CORE__PCIE_INTD_CFG__INTD_CFG_status_reg_sys_2" offset="0x508" width="32" description="Status Register 2">
		<bitfield id="STATUS_SYS_PCIE_PTM" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for sys_en_pcie_ptm" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_SYS_PCIE_LINK_STATE" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for sys_en_pcie_link_state" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_SYS_PCIE_HOT_RESET" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for sys_en_pcie_hot_reset" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_SYS_PCIE_ERROR_2" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for sys_en_pcie_error_2" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_SYS_PCIE_ERROR_1" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for sys_en_pcie_error_1" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_SYS_PCIE_ERROR_0" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for sys_en_pcie_error_0" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_SYS_PCIE_DPA" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for sys_en_pcie_dpa" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CORE__PCIE_INTD_CFG__INTD_CFG_status_clr_reg_sys_2" acronym="CORE__PCIE_INTD_CFG__INTD_CFG_status_clr_reg_sys_2" offset="0x708" width="32" description="Status Clear Register 2">
		<bitfield id="STATUS_SYS_PCIE_PTM_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for sys_en_pcie_ptm" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_SYS_PCIE_LINK_STATE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for sys_en_pcie_link_state" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_SYS_PCIE_HOT_RESET_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for sys_en_pcie_hot_reset" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_SYS_PCIE_ERROR_2_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for sys_en_pcie_error_2" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_SYS_PCIE_ERROR_1_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for sys_en_pcie_error_1" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_SYS_PCIE_ERROR_0_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for sys_en_pcie_error_0" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_SYS_PCIE_DPA_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for sys_en_pcie_dpa" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__PCIE_INTD_CFG__INTD_CFG_intr_vector_reg_sys" acronym="CORE__PCIE_INTD_CFG__INTD_CFG_intr_vector_reg_sys" offset="0xA80" width="32" description="Interrupt Vector for sys">
		<bitfield id="INTR_VECTOR_SYS" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
</module>