============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 15 2025  01:44:01 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[15][3]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[15][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                     (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                     (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9336/z                     (u)     in_0->z F     unmapped_complex2      1  1.1     0    16    4274    (-,-) 
  ram_0_g9090/z                     (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5063/z                     (u)     in_0->z F     unmapped_complex2      8  8.8     0    30    4325    (-,-) 
  ram_0_g7861/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7232/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g7113/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[15][3]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[15][2]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[15][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                     (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                     (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9336/z                     (u)     in_0->z F     unmapped_complex2      1  1.1     0    16    4274    (-,-) 
  ram_0_g9090/z                     (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5063/z                     (u)     in_0->z F     unmapped_complex2      8  8.8     0    30    4325    (-,-) 
  ram_0_g7861/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7226/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g7116/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[15][2]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[3][0]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[3][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9330/z                    (u)     in_1->z R     unmapped_or2           1  1.2     0    16    4274    (-,-) 
  ram_0_g9086/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7873/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7691/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6885/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[3][0]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][3]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9330/z                    (u)     in_1->z R     unmapped_or2           1  1.2     0    16    4274    (-,-) 
  ram_0_g9086/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7794/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7230/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g7115/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[2][3]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][2]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9330/z                    (u)     in_1->z R     unmapped_or2           1  1.2     0    16    4274    (-,-) 
  ram_0_g9086/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7794/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7233/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g7114/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[2][2]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 6: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][1]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9330/z                    (u)     in_1->z R     unmapped_or2           1  1.2     0    16    4274    (-,-) 
  ram_0_g9086/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7794/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7236/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g7112/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[2][1]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 7: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][0]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9330/z                    (u)     in_1->z R     unmapped_or2           1  1.2     0    16    4274    (-,-) 
  ram_0_g9086/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7794/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7685/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6888/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[2][0]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 8: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[1][3]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[1][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7795/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7239/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g7111/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[1][3]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[1][2]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[1][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7795/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7242/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g7109/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[1][2]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 10: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[1][1]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[1][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7795/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7245/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g7108/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[1][1]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 11: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[1][0]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[1][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7795/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7679/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6891/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[1][0]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 12: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][3]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7796/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7248/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g7106/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[0][3]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][2]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7796/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7251/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g7105/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[0][2]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 14: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][1]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7796/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7254/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g7103/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[0][1]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 15: MET (58599 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][0]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7796/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7673/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6894/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram3_ram_array_reg[0][0]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (58599 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[15][3]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[15][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                     (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                     (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9336/z                     (u)     in_0->z F     unmapped_complex2      1  1.1     0    16    4274    (-,-) 
  ram_0_g9090/z                     (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5063/z                     (u)     in_0->z F     unmapped_complex2      8  8.8     0    30    4325    (-,-) 
  ram_0_g7802/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7294/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g7084/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram2_ram_array_reg[15][3]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[6][2]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[6][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9336/z                    (u)     in_0->z F     unmapped_complex2      1  1.1     0    16    4274    (-,-) 
  ram_0_g9090/z                    (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5061/z                    (u)     in_1->z F     unmapped_or2           8  8.8     0    30    4325    (-,-) 
  ram_0_g7835/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7558/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6952/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[6][2]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 18: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[6][1]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[6][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9336/z                    (u)     in_0->z F     unmapped_complex2      1  1.1     0    16    4274    (-,-) 
  ram_0_g9090/z                    (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5061/z                    (u)     in_1->z F     unmapped_or2           8  8.8     0    30    4325    (-,-) 
  ram_0_g7835/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7561/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6950/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[6][1]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 19: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[6][0]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[6][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9336/z                    (u)     in_0->z F     unmapped_complex2      1  1.1     0    16    4274    (-,-) 
  ram_0_g9090/z                    (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5061/z                    (u)     in_1->z F     unmapped_or2           8  8.8     0    30    4325    (-,-) 
  ram_0_g7835/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7466/z                    (u)     in_0->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6996/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[6][0]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 20: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][3]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9324/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4274    (-,-) 
  ram_0_g9095/z                    (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5060/z                    (u)     in_1->z F     unmapped_or2           8  8.8     0    30    4325    (-,-) 
  ram_0_g7834/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7564/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6949/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[5][3]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 21: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][2]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9324/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4274    (-,-) 
  ram_0_g9095/z                    (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5060/z                    (u)     in_1->z F     unmapped_or2           8  8.8     0    30    4325    (-,-) 
  ram_0_g7834/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7567/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6947/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[5][2]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 22: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][1]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9324/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4274    (-,-) 
  ram_0_g9095/z                    (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5060/z                    (u)     in_1->z F     unmapped_or2           8  8.8     0    30    4325    (-,-) 
  ram_0_g7834/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7570/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6946/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[5][1]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 23: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][0]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9324/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4274    (-,-) 
  ram_0_g9095/z                    (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5060/z                    (u)     in_1->z F     unmapped_or2           8  8.8     0    30    4325    (-,-) 
  ram_0_g7834/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7460/z                    (u)     in_0->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6999/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[5][0]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 24: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][3]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9324/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4274    (-,-) 
  ram_0_g9095/z                    (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5060/z                    (u)     in_1->z F     unmapped_or2           8  8.8     0    30    4325    (-,-) 
  ram_0_g7833/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7573/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6944/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[4][3]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 25: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][2]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9324/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4274    (-,-) 
  ram_0_g9095/z                    (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5060/z                    (u)     in_1->z F     unmapped_or2           8  8.8     0    30    4325    (-,-) 
  ram_0_g7833/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7576/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6943/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[4][2]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 26: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][1]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9324/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4274    (-,-) 
  ram_0_g9095/z                    (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5060/z                    (u)     in_1->z F     unmapped_or2           8  8.8     0    30    4325    (-,-) 
  ram_0_g7833/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7579/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6941/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[4][1]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 27: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][0]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9324/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4274    (-,-) 
  ram_0_g9095/z                    (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5060/z                    (u)     in_1->z F     unmapped_or2           8  8.8     0    30    4325    (-,-) 
  ram_0_g7833/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7454/z                    (u)     in_0->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g7002/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[4][0]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 28: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][3]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9330/z                    (u)     in_1->z R     unmapped_or2           1  1.2     0    16    4274    (-,-) 
  ram_0_g9086/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7832/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7581/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6940/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[3][3]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][2]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9330/z                    (u)     in_1->z R     unmapped_or2           1  1.2     0    16    4274    (-,-) 
  ram_0_g9086/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7832/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7584/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6938/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[3][2]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][1]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9330/z                    (u)     in_1->z R     unmapped_or2           1  1.2     0    16    4274    (-,-) 
  ram_0_g9086/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7832/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7587/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6937/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[3][1]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 31: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][0]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9330/z                    (u)     in_1->z R     unmapped_or2           1  1.2     0    16    4274    (-,-) 
  ram_0_g9086/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7832/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7451/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g7005/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[3][0]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 32: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][3]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9330/z                    (u)     in_1->z R     unmapped_or2           1  1.2     0    16    4274    (-,-) 
  ram_0_g9086/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7831/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7590/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6935/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[2][3]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 33: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][2]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9330/z                    (u)     in_1->z R     unmapped_or2           1  1.2     0    16    4274    (-,-) 
  ram_0_g9086/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7831/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7593/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6934/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[2][2]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 34: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][1]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9330/z                    (u)     in_1->z R     unmapped_or2           1  1.2     0    16    4274    (-,-) 
  ram_0_g9086/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7831/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7596/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6932/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[2][1]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 35: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][0]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9330/z                    (u)     in_1->z R     unmapped_or2           1  1.2     0    16    4274    (-,-) 
  ram_0_g9086/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7831/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7445/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g7008/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[2][0]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 36: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][3]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7830/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7599/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6931/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[1][3]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 37: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][2]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7830/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7602/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6929/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[1][2]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 38: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][1]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7830/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7605/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6928/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[1][1]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 39: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][0]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7830/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7439/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g7011/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[1][0]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 40: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][3]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7828/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7608/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6926/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[0][3]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 41: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][2]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7828/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7611/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6925/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[0][2]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 42: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][1]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7828/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7614/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g6923/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[0][1]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 43: MET (58599 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][0]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                    (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                    (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9331/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16    4274    (-,-) 
  ram_0_g9088/z                    (u)     in_0->z R     unmapped_complex2      2  2.4     0    20    4294    (-,-) 
  ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8  9.6     0    30    4325    (-,-) 
  ram_0_g7828/z                    (u)     in_0->z R     unmapped_or2           8  9.6     0    30    4355    (-,-) 
  ram_0_g7433/z                    (u)     in_0->z F     unmapped_nand2         1  1.1     0    16    4371    (-,-) 
  ram_0_g7014/z                    (u)     in_1->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram1_ram_array_reg[0][0]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 44: MET (58599 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[15][3]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[15][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                     (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                     (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9336/z                     (u)     in_0->z F     unmapped_complex2      1  1.1     0    16    4274    (-,-) 
  ram_0_g9090/z                     (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5063/z                     (u)     in_0->z F     unmapped_complex2      8  8.8     0    30    4325    (-,-) 
  ram_0_g7822/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7654/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6904/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram0_ram_array_reg[15][3]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 45: MET (58599 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[15][2]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[15][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                     (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                     (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9336/z                     (u)     in_0->z F     unmapped_complex2      1  1.1     0    16    4274    (-,-) 
  ram_0_g9090/z                     (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5063/z                     (u)     in_0->z F     unmapped_complex2      8  8.8     0    30    4325    (-,-) 
  ram_0_g7822/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7657/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6902/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram0_ram_array_reg[15][2]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 46: MET (58599 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[15][1]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[15][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                     (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                     (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9336/z                     (u)     in_0->z F     unmapped_complex2      1  1.1     0    16    4274    (-,-) 
  ram_0_g9090/z                     (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5063/z                     (u)     in_0->z F     unmapped_complex2      8  8.8     0    30    4325    (-,-) 
  ram_0_g7822/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7660/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6901/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram0_ram_array_reg[15][1]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 47: MET (58599 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[15][0]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[15][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                     (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                     (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9336/z                     (u)     in_0->z F     unmapped_complex2      1  1.1     0    16    4274    (-,-) 
  ram_0_g9090/z                     (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5063/z                     (u)     in_0->z F     unmapped_complex2      8  8.8     0    30    4325    (-,-) 
  ram_0_g7822/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7400/z                     (u)     in_0->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g7029/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram0_ram_array_reg[15][0]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 48: MET (58599 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[14][3]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[14][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                     (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                     (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9336/z                     (u)     in_0->z F     unmapped_complex2      1  1.1     0    16    4274    (-,-) 
  ram_0_g9090/z                     (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5063/z                     (u)     in_0->z F     unmapped_complex2      8  8.8     0    30    4325    (-,-) 
  ram_0_g7821/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7663/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6899/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram0_ram_array_reg[14][3]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 49: MET (58599 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[14][2]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[14][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                     (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                     (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9336/z                     (u)     in_0->z F     unmapped_complex2      1  1.1     0    16    4274    (-,-) 
  ram_0_g9090/z                     (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5063/z                     (u)     in_0->z F     unmapped_complex2      8  8.8     0    30    4325    (-,-) 
  ram_0_g7821/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7666/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6898/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram0_ram_array_reg[14][2]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 50: MET (58599 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[14][1]/clk->d
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[14][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0           11     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3611     
                                              
             Setup:-      14                  
       Uncertainty:-     600                  
     Required Time:=   62986                  
      Launch Clock:-    3611                  
       Input Delay:-     600                  
         Data Path:-     176                  
             Slack:=   58599                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             34 42.0    25     0    4211    (-,-) 
  ram_0_g9690/z                     (u)     in_0->z F     unmapped_nand2         3  3.3     0    22    4234    (-,-) 
  ram_0_g9660/z                     (u)     in_0->z R     unmapped_nand2         4  4.8     0    25    4258    (-,-) 
  ram_0_g9336/z                     (u)     in_0->z F     unmapped_complex2      1  1.1     0    16    4274    (-,-) 
  ram_0_g9090/z                     (u)     in_0->z F     unmapped_complex2      2  2.2     0    20    4294    (-,-) 
  ram_0_g5063/z                     (u)     in_0->z F     unmapped_complex2      8  8.8     0    30    4325    (-,-) 
  ram_0_g7821/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30    4355    (-,-) 
  ram_0_g7669/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16    4371    (-,-) 
  ram_0_g6896/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16    4387    (-,-) 
  ram_0_ram0_ram_array_reg[14][1]/d -       -       R     unmapped_d_flop        1    -     -     0    4387    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.


