FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"LO_STAR2";
2"LO_SEL";
3"MTCD_LO*";
4"UN$1$GTDELAYS$I1$DDGTN";
5"LO_STAR_OUT_P";
6"LO_STAR_OUT_N";
7"DGT_P";
8"UN$1$GTDELAYS$I1$DDGTP";
9"DGT_N";
10"GT_TTL";
11"DATA";
12"CLK";
13"LE";
14"DGT2";
15"VTT\G";
%"GT_DELAYS"
"1","(-1075,2775)","0","tubii_tk2_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"DGT2"
VHDL_MODE"OUT"14;
"LE"
VHDL_MODE"IN"13;
"CLK"
VHDL_MODE"IN"12;
"DATA"
VHDL_MODE"IN"11;
"GT_TTL"
VHDL_MODE"IN"10;
"DGT_P"
VHDL_MODE"OUT"7;
"DGT_N \B"
VHDL_MODE"OUT"9;
"DDGT_P"
VHDL_MODE"OUT"8;
"DDGT_N \B"
VHDL_MODE"OUT"4;
%"INPORT"
"1","(900,3050)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"RSMD0805"
"1","(-225,2425)","1","resistors","I11";
;
$LOCATION"R12"
CDS_LOCATION"R12"
$SEC"1"
CDS_SEC"1"
VALUE"100"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"15;
"B<0>"
$PN"2"8;
%"TESTPOINT_L"
"1","(150,2675)","0","misc","I12";
;
$LOCATION"TP11"
CDS_LOCATION"TP11"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"8;
%"OUTPORT"
"1","(225,2975)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"7;
%"OUTPORT"
"1","(225,2875)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"OUTPORT"
"1","(3500,2625)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
%"OUTPORT"
"1","(-225,2775)","0","standard","I16";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"14;
%"SELECT_LO_SRC"
"1","(2300,2675)","0","tubii_tk2_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"LO_STAR_OUT_N \B"
VHDL_MODE"OUT"6;
"LO_STAR_OUT_P"
VHDL_MODE"OUT"5;
"DDGT* \B"
VHDL_MODE"IN"4;
"MTCD_LO* \B"
VHDL_MODE"IN"3;
"LO_SEL"
VHDL_MODE"IN"2;
"LO_STAR2"
VHDL_MODE"OUT"1;
%"OUTPORT"
"1","(3500,2950)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"OUTPORT"
"1","(3500,2800)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"6;
%"INPORT"
"1","(-2600,2875)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"10;
%"INPORT"
"1","(-2600,2725)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"11;
%"INPORT"
"1","(-2600,2625)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"INPORT"
"1","(-2600,2525)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(900,3200)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"2;
END.
