// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

#include <stdint.h>
#include "api/dataflow/dataflow_api.h"
#include "api/debug/dprint.h"
#include "ttnn/operations/data_movement/common/kernels/common.hpp"

void kernel_main() {
    const uint32_t src_addr = get_arg_val<uint32_t>(0);
    const uint32_t padded_stick_size = get_arg_val<uint32_t>(1);
    const uint32_t unpadded_stick_size = get_arg_val<uint32_t>(2);
    const uint32_t stick_size_offset = get_arg_val<uint32_t>(3);
    const uint32_t num_dims = get_arg_val<uint32_t>(4);
    const uint32_t start_id = get_arg_val<uint32_t>(5);
    const uint32_t num_sticks_per_core = get_arg_val<uint32_t>(6);
    const uint32_t num_sticks_per_core_read = get_arg_val<uint32_t>(7);
    const uint32_t num_read_per_barrier = get_arg_val<uint32_t>(8);
    const uint32_t num_unpadded_sticks_addr = get_arg_addr(9);

    tt_l1_ptr uint32_t* num_unpadded_sticks = (tt_l1_ptr uint32_t*)(num_unpadded_sticks_addr);
    volatile tt_l1_ptr uint32_t* num_padded_sticks = num_unpadded_sticks + num_dims;
    volatile tt_l1_ptr uint32_t* id_per_dim = num_padded_sticks + num_dims;

    constexpr uint32_t is_non_aligned = get_compile_time_arg_val(0);
    constexpr uint32_t cb_id_non_aligned = get_compile_time_arg_val(1);
    constexpr uint32_t src_buffer_alignment = get_compile_time_arg_val(2);
    constexpr uint32_t num_trids = get_compile_time_arg_val(3);
    constexpr auto src_args = TensorAccessorArgs<4>();

    uint32_t read_size = unpadded_stick_size;

    constexpr uint32_t cb_id_in0 = 0;

    uint32_t src_stick_id = start_id;
    uint32_t sticks_read = 0;
    uint32_t misalignment = 0;
    if constexpr (is_non_aligned) {
        misalignment = (src_addr % src_buffer_alignment);
    }
    const auto s0 = TensorAccessor(src_args, src_addr - misalignment, padded_stick_size);

#ifdef DEBUG
    DPRINT << "src_addr: " << src_addr << ", padded_stick_size: " << padded_stick_size
           << ", unpadded_stick_size: " << unpadded_stick_size << ", stick_size_offset: " << stick_size_offset
           << ", num_dims: " << num_dims << ", start_id: " << start_id
           << ", num_sticks_per_core: " << num_sticks_per_core
           << ", num_sticks_per_core_read: " << num_sticks_per_core_read
           << ", num_read_per_barrier: " << num_read_per_barrier << ENDL();

    DPRINT << "non_aligned: " << is_non_aligned << "cb = " << cb_id_non_aligned << ", read_size: " << read_size
           << ", src_stick_id: " << src_stick_id << ", sticks_read: " << sticks_read << ENDL();

    DPRINT << "num_unpadded_sticks: " << num_unpadded_sticks[0] << " " << num_unpadded_sticks[1] << " "
           << num_unpadded_sticks[2] << " " << num_unpadded_sticks[3] << " " << ENDL();
    DPRINT << "num_padded_sticks: " << num_padded_sticks[0] << " " << num_padded_sticks[1] << " "
           << num_padded_sticks[2] << " " << num_padded_sticks[3] << " " << ENDL();
    DPRINT << "Out CB Page size: " << get_local_cb_interface(cb_id_in0).fifo_page_size << ENDL();
#endif
    if constexpr (is_non_aligned) {
        enum SlotState : uint8_t { IDLE = 0, SRC_PENDING = 1, SCRATCH_READY = 2, SCRATCH_PENDING = 3 };
        constexpr uint32_t trid_base = 1;

        uint32_t scratch_write_addrs[num_trids];
        cb_reserve_back(cb_id_non_aligned, num_trids);
        uint32_t scratch_write_addr_base = get_write_ptr(cb_id_non_aligned);
        uint32_t scratch_cb_page_size = get_local_cb_interface(cb_id_non_aligned).fifo_page_size;
        for (uint32_t i = 0; i < num_trids; i++) {
            scratch_write_addrs[i] = scratch_write_addr_base + i * scratch_cb_page_size;
        }

        for (uint32_t iter = 0; iter < num_sticks_per_core_read and sticks_read < num_sticks_per_core; ++iter) {
            cb_reserve_back(cb_id_in0, num_read_per_barrier);
            uint32_t src_buffer_l1_addr_base = get_write_ptr(cb_id_in0);

            SlotState slot_states[num_trids];
            uint32_t dest_write_addrs[num_trids];

            // Initialize slots
            for (uint32_t i = 0; i < num_trids; i++) {
                slot_states[i] = SlotState::IDLE;
            }

            uint32_t sticks_issued = 0;
            uint32_t sticks_completed = 0;
            uint32_t current_src_buffer_l1_addr = src_buffer_l1_addr_base;

            while (sticks_completed < num_read_per_barrier and sticks_read < num_sticks_per_core) {
                for (uint32_t slot = 0; slot < num_trids; slot++) {
                    uint32_t active_trid = trid_base + slot;

                    if (slot_states[slot] == SlotState::IDLE && sticks_issued < num_read_per_barrier &&
                        sticks_read < num_sticks_per_core) {
                        // Start new src->scratch transfer

                        noc_async_read_set_trid(active_trid);
                        uint64_t src_noc_addr = get_noc_addr(src_stick_id, s0);
                        dest_write_addrs[slot] = current_src_buffer_l1_addr;
                        noc_async_read(src_noc_addr, scratch_write_addrs[slot], padded_stick_size + misalignment);
                        slot_states[slot] = SlotState::SRC_PENDING;

                        current_src_buffer_l1_addr += stick_size_offset;
                        src_stick_id++;
                        for (uint32_t j = 0; j < num_dims; j++) {
                            id_per_dim[j]++;
                            if (id_per_dim[j] == num_unpadded_sticks[j]) {
                                id_per_dim[j] = 0;
                                src_stick_id += num_padded_sticks[j];
                            } else {
                                break;
                            }
                        }
                        sticks_issued++;

                    } else if (slot_states[slot] == SlotState::SRC_PENDING) {
                        // Check if src->scratch transfer is complete
                        if (ncrisc_noc_read_with_transaction_id_flushed(noc_index, active_trid) == 1) {
                            slot_states[slot] = SlotState::SCRATCH_READY;
                        }

                    } else if (slot_states[slot] == SlotState::SCRATCH_READY) {
                        // Start scratch->dest transfer
                        noc_async_read_set_trid(active_trid);
                        uint64_t scratch_noc_read_addr = get_noc_addr(scratch_write_addrs[slot] + misalignment);
                        noc_async_read(scratch_noc_read_addr, dest_write_addrs[slot], unpadded_stick_size);
                        slot_states[slot] = SlotState::SCRATCH_PENDING;

                    } else if (slot_states[slot] == SlotState::SCRATCH_PENDING) {
                        // Check if scratch->dest transfer is complete
                        if (ncrisc_noc_read_with_transaction_id_flushed(noc_index, active_trid) == 1) {
                            slot_states[slot] = SlotState::IDLE;
                            sticks_read++;
                            sticks_completed++;
                        }
                    }
                }
            }
            cb_push_back(cb_id_in0, num_read_per_barrier);
        }
    } else {
        for (uint32_t iter = 0; iter < num_sticks_per_core_read and sticks_read < num_sticks_per_core; ++iter) {
            cb_reserve_back(cb_id_in0, num_read_per_barrier);
            uint32_t src_buffer_l1_addr = get_write_ptr(cb_id_in0);

            for (uint32_t i = 0; i < num_read_per_barrier and sticks_read < num_sticks_per_core; ++i) {
                sticks_read++;
                uint64_t src_noc_addr = get_noc_addr(src_stick_id, s0);
                noc_async_read(src_noc_addr, src_buffer_l1_addr, unpadded_stick_size);
                src_buffer_l1_addr += stick_size_offset;
                src_stick_id++;
                for (uint32_t j = 0; j < num_dims; j++) {
                    id_per_dim[j]++;
                    if (id_per_dim[j] == num_unpadded_sticks[j]) {
                        id_per_dim[j] = 0;
                        src_stick_id += num_padded_sticks[j];
                    } else {
                        break;
                    }
                }
            }
            noc_async_read_barrier();
            cb_push_back(cb_id_in0, num_read_per_barrier);
        }
    }
}
