# do TyDD.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module TyDD
# 
# Top level modules:
# 	TyDD
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module TyDD_vlg_sample_tst
# -- Compiling module TyDD_vlg_check_tst
# -- Compiling module TyDD_vlg_vec_tst
# 
# Top level modules:
# 	TyDD_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.TyDD_vlg_vec_tst 
# Loading work.TyDD_vlg_vec_tst
# Loading work.TyDD
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading work.TyDD_vlg_sample_tst
# Loading work.TyDD_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
#  Note : Cycloneive PLL locked to incoming clock
# Time: 90000.000 ps  Instance: TyDD_vlg_vec_tst.i1.\inst|altpll_component|auto_generated|pll1 
# Simulation passed !
# ** Note: $finish    : TyDD.vt(318)
#    Time: 1 us  Iteration: 0  Instance: /TyDD_vlg_vec_tst/tb_out
