<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1260" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1260{left:655px;bottom:68px;letter-spacing:0.11px;}
#t2_1260{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1260{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_1260{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_1260{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#t6_1260{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_1260{left:69px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t8_1260{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_1260{left:69px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#ta_1260{left:327px;bottom:1020px;}
#tb_1260{left:341px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-1.12px;}
#tc_1260{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#td_1260{left:69px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#te_1260{left:701px;bottom:978px;}
#tf_1260{left:717px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tg_1260{left:69px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_1260{left:69px;bottom:938px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#ti_1260{left:69px;bottom:898px;letter-spacing:0.13px;}
#tj_1260{left:69px;bottom:874px;letter-spacing:-0.12px;}
#tk_1260{left:69px;bottom:834px;letter-spacing:0.12px;word-spacing:0.03px;}
#tl_1260{left:69px;bottom:810px;letter-spacing:-0.38px;word-spacing:-0.22px;}
#tm_1260{left:69px;bottom:770px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tn_1260{left:69px;bottom:749px;letter-spacing:-0.16px;}
#to_1260{left:210px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_1260{left:210px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#tq_1260{left:209px;bottom:710px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tr_1260{left:210px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_1260{left:210px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_1260{left:210px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tu_1260{left:209px;bottom:629px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tv_1260{left:69px;bottom:608px;letter-spacing:-0.16px;}
#tw_1260{left:210px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_1260{left:210px;bottom:587px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ty_1260{left:69px;bottom:547px;letter-spacing:0.14px;word-spacing:-0.08px;}
#tz_1260{left:69px;bottom:525px;letter-spacing:-0.19px;}
#t10_1260{left:210px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_1260{left:210px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_1260{left:210px;bottom:483px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t13_1260{left:209px;bottom:466px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_1260{left:69px;bottom:444px;letter-spacing:-0.16px;}
#t15_1260{left:210px;bottom:444px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_1260{left:210px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t17_1260{left:69px;bottom:383px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t18_1260{left:69px;bottom:362px;letter-spacing:-0.16px;}
#t19_1260{left:210px;bottom:362px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_1260{left:69px;bottom:322px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1b_1260{left:69px;bottom:301px;letter-spacing:-0.16px;}
#t1c_1260{left:210px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1d_1260{left:210px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t1e_1260{left:209px;bottom:263px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1f_1260{left:210px;bottom:241px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1g_1260{left:713px;bottom:241px;}
#t1h_1260{left:725px;bottom:241px;letter-spacing:-0.17px;}
#t1i_1260{left:210px;bottom:220px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1j_1260{left:210px;bottom:199px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1k_1260{left:69px;bottom:177px;letter-spacing:-0.16px;}
#t1l_1260{left:210px;bottom:177px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1m_1260{left:210px;bottom:156px;letter-spacing:-0.15px;word-spacing:-0.43px;}

.s1_1260{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1260{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1260{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_1260{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_1260{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_1260{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_1260{font-size:14px;font-family:Symbol_b5z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1260" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1260Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1260" style="-webkit-user-select: none;"><object width="935" height="1210" data="1260/1260.svg" type="image/svg+xml" id="pdf1260" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1260" class="t s1_1260">MOV—Move to/from Control Registers </span>
<span id="t2_1260" class="t s2_1260">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1260" class="t s1_1260">4-40 </span><span id="t4_1260" class="t s1_1260">Vol. 2B </span>
<span id="t5_1260" class="t s3_1260">of the REX.R prefix to specify a register other than CR8 causes an invalid-opcode exception. See the summary chart </span>
<span id="t6_1260" class="t s3_1260">at the beginning of this section for encoding data and limits. </span>
<span id="t7_1260" class="t s3_1260">If CR4.PCIDE = 1, bit 63 of the source operand to MOV to CR3 determines whether the instruction invalidates </span>
<span id="t8_1260" class="t s3_1260">entries in the TLBs and the paging-structure caches (see Section 4.10.4.1, “Operations that Invalidate TLBs and </span>
<span id="t9_1260" class="t s3_1260">Paging-Structure Caches,” in the Intel </span>
<span id="ta_1260" class="t s4_1260">® </span>
<span id="tb_1260" class="t s3_1260">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A). The </span>
<span id="tc_1260" class="t s3_1260">instruction does not modify bit 63 of CR3, which is reserved and always 0. </span>
<span id="td_1260" class="t s3_1260">See “Changes to Instruction Behavior in VMX Non-Root Operation” in Chapter 26 of the Intel </span>
<span id="te_1260" class="t s4_1260">® </span>
<span id="tf_1260" class="t s3_1260">64 and IA-32 Archi- </span>
<span id="tg_1260" class="t s3_1260">tectures Software Developer’s Manual, Volume 3C, for more information about the behavior of this instruction in </span>
<span id="th_1260" class="t s3_1260">VMX non-root operation. </span>
<span id="ti_1260" class="t s5_1260">Operation </span>
<span id="tj_1260" class="t s6_1260">DEST := SRC; </span>
<span id="tk_1260" class="t s5_1260">Flags Affected </span>
<span id="tl_1260" class="t s3_1260">The OF, SF, ZF, AF, PF, and CF flags are undefined. </span>
<span id="tm_1260" class="t s5_1260">Protected Mode Exceptions </span>
<span id="tn_1260" class="t s3_1260">#GP(0) </span><span id="to_1260" class="t s3_1260">If the current privilege level is not 0. </span>
<span id="tp_1260" class="t s3_1260">If an attempt is made to write invalid bit combinations in CR0 (such as setting the PG flag to 1 </span>
<span id="tq_1260" class="t s3_1260">when the PE flag is set to 0, or setting the CD flag to 0 when the NW flag is set to 1). </span>
<span id="tr_1260" class="t s3_1260">If an attempt is made to write a 1 to any reserved bit in CR4. </span>
<span id="ts_1260" class="t s3_1260">If an attempt is made to write 1 to CR4.PCIDE. </span>
<span id="tt_1260" class="t s3_1260">If any of the reserved bits are set in the page-directory pointers table (PDPT) and the loading </span>
<span id="tu_1260" class="t s3_1260">of a control register causes the PDPT to be loaded into the processor. </span>
<span id="tv_1260" class="t s3_1260">#UD </span><span id="tw_1260" class="t s3_1260">If the LOCK prefix is used. </span>
<span id="tx_1260" class="t s3_1260">If an attempt is made to access CR1, CR5, CR6, CR7, or CR9–CR15. </span>
<span id="ty_1260" class="t s5_1260">Real-Address Mode Exceptions </span>
<span id="tz_1260" class="t s3_1260">#GP </span><span id="t10_1260" class="t s3_1260">If an attempt is made to write a 1 to any reserved bit in CR4. </span>
<span id="t11_1260" class="t s3_1260">If an attempt is made to write 1 to CR4.PCIDE. </span>
<span id="t12_1260" class="t s3_1260">If an attempt is made to write invalid bit combinations in CR0 (such as setting the PG flag to 1 </span>
<span id="t13_1260" class="t s3_1260">when the PE flag is set to 0). </span>
<span id="t14_1260" class="t s3_1260">#UD </span><span id="t15_1260" class="t s3_1260">If the LOCK prefix is used. </span>
<span id="t16_1260" class="t s3_1260">If an attempt is made to access CR1, CR5, CR6, CR7, or CR9–CR15. </span>
<span id="t17_1260" class="t s5_1260">Virtual-8086 Mode Exceptions </span>
<span id="t18_1260" class="t s3_1260">#GP(0) </span><span id="t19_1260" class="t s3_1260">These instructions cannot be executed in virtual-8086 mode. </span>
<span id="t1a_1260" class="t s5_1260">Compatibility Mode Exceptions </span>
<span id="t1b_1260" class="t s3_1260">#GP(0) </span><span id="t1c_1260" class="t s3_1260">If the current privilege level is not 0. </span>
<span id="t1d_1260" class="t s3_1260">If an attempt is made to write invalid bit combinations in CR0 (such as setting the PG flag to 1 </span>
<span id="t1e_1260" class="t s3_1260">when the PE flag is set to 0, or setting the CD flag to 0 when the NW flag is set to 1). </span>
<span id="t1f_1260" class="t s3_1260">If an attempt is made to change CR4.PCIDE from 0 to 1 while CR3[11:0] </span><span id="t1g_1260" class="t s7_1260">≠ </span><span id="t1h_1260" class="t s3_1260">000H. </span>
<span id="t1i_1260" class="t s3_1260">If an attempt is made to clear CR0.PG[bit 31] while CR4.PCIDE = 1. </span>
<span id="t1j_1260" class="t s3_1260">If an attempt is made to leave IA-32e mode by clearing CR4.PAE[bit 5]. </span>
<span id="t1k_1260" class="t s3_1260">#UD </span><span id="t1l_1260" class="t s3_1260">If the LOCK prefix is used. </span>
<span id="t1m_1260" class="t s3_1260">If an attempt is made to access CR1, CR5, CR6, CR7, or CR9–CR15. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
