
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003550                       # Number of seconds simulated
sim_ticks                                  3549861786                       # Number of ticks simulated
final_tick                               533121206040                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173881                       # Simulator instruction rate (inst/s)
host_op_rate                                   220394                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 305082                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892240                       # Number of bytes of host memory used
host_seconds                                 11635.76                       # Real time elapsed on the host
sim_insts                                  2023233096                       # Number of instructions simulated
sim_ops                                    2564453399                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       158336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        94208                       # Number of bytes read from this memory
system.physmem.bytes_read::total               263680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       139264                       # Number of bytes written to this memory
system.physmem.bytes_written::total            139264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1237                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          736                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2060                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1088                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1088                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1586541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     44603427                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1550483                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26538498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                74278948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1586541                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1550483                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3137024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39230823                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39230823                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39230823                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1586541                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     44603427                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1550483                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26538498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              113509771                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8512859                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086957                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533867                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206472                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1250774                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193029                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299723                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8827                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3317630                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16803628                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086957                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492752                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597105                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038617                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        676318                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633106                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93080                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8420052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.449143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4822947     57.28%     57.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          353973      4.20%     61.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335085      3.98%     65.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315858      3.75%     69.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260111      3.09%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189134      2.25%     74.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135166      1.61%     76.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209136      2.48%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1798642     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8420052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362623                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.973911                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473766                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       642497                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436919                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41724                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825143                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496519                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3870                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19976868                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10456                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825143                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657894                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         291067                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        69324                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287733                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288888                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19372280                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           46                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155873                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82194                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26863989                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90249206                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90249206                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10068811                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3587                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1846                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           708353                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899025                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015352                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23746                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413933                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18053886                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3462                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14611079                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23136                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5721661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17482241                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          210                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8420052                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.735272                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842498                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2940787     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711395     20.33%     55.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353561     16.08%     71.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816529      9.70%     81.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835452      9.92%     90.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379842      4.51%     95.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245383      2.91%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67165      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69938      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8420052                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64213     58.29%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21307     19.34%     77.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24650     22.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12016634     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200518      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543642     10.56%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848691      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14611079                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.716354                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110170                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007540                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37775514                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23779241                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14238550                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14721249                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45823                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666662                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          426                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233383                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825143                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         204695                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13737                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18057349                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83485                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899025                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015352                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1841                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9406                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1450                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122289                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116294                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238583                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14368680                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465667                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242397                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300668                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018387                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835001                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.687879                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14249236                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14238550                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203057                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24906438                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.672593                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369505                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5818930                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205603                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7594909                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611499                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.119034                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3005019     39.57%     39.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049778     26.99%     66.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850491     11.20%     77.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429969      5.66%     83.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450082      5.93%     89.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226088      2.98%     92.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155287      2.04%     94.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89526      1.18%     95.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338669      4.46%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7594909                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338669                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25314205                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36941937                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3889                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  92807                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851286                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851286                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.174693                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.174693                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64951324                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19485040                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18741108                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8512859                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3123814                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2543857                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209240                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1267582                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1208969                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          329887                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9274                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3115188                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17247075                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3123814                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1538856                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3796784                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1127090                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        594670                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1524841                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88455                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8420624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.535108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.312158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4623840     54.91%     54.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          331074      3.93%     58.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          270602      3.21%     62.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          652021      7.74%     69.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          176262      2.09%     71.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          234195      2.78%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161521      1.92%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95168      1.13%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1875941     22.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8420624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366952                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.026003                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3251202                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       580594                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3651914                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23243                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        913669                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       531165                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20670761                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1630                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        913669                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3489366                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         102135                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       134860                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3432112                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       348477                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19943140                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          190                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        139019                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       113691                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27875982                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93119547                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93119547                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17107450                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10768504                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4179                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2509                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           976958                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1879588                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       974509                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19562                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       285586                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18832335                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14936768                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30542                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6487248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19972307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          783                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8420624                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.773831                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899639                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2917515     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1819737     21.61%     56.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1157459     13.75%     70.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       879060     10.44%     80.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       766930      9.11%     89.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       397730      4.72%     94.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       340657      4.05%     98.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67667      0.80%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73869      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8420624                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          88807     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         20180     15.71%     84.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19428     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12413573     83.11%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208654      1.40%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1489841      9.97%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       823033      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14936768                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.754612                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128417                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008597                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38453119                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25323956                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14555205                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15065185                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        57455                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       746276                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          420                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       247853                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        913669                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          54888                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8000                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18836526                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42411                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1879588                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       974509                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2494                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6479                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120739                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246262                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14700967                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1397402                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       235801                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2198426                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2072165                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            801024                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.726913                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14565180                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14555205                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9467905                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26901363                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.709790                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351949                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10025244                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12322203                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6514395                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3406                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212671                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7506955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.641438                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150919                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2884078     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2094142     27.90%     66.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       845060     11.26%     77.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       485842      6.47%     84.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       386727      5.15%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       160050      2.13%     91.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       190578      2.54%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94035      1.25%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       366443      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7506955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10025244                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12322203                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1859957                       # Number of memory references committed
system.switch_cpus1.commit.loads              1133303                       # Number of loads committed
system.switch_cpus1.commit.membars               1692                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1767550                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11106166                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       251250                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       366443                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25976941                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38587492                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3161                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  92235                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10025244                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12322203                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10025244                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.849142                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.849142                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.177659                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.177659                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66136190                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20094701                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19054742                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3402                       # number of misc regfile writes
system.l2.replacements                           2059                       # number of replacements
system.l2.tagsinuse                      32765.245678                       # Cycle average of tags in use
system.l2.total_refs                          1368730                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34824                       # Sample count of references to valid blocks.
system.l2.avg_refs                          39.304215                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2870.902943                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     39.041318                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    618.475844                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.644723                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    394.987430                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          16145.803324                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12656.390097                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.087613                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001191                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.018874                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001210                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.012054                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.492731                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.386242                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999916                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         9111                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4797                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13910                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5510                       # number of Writeback hits
system.l2.Writeback_hits::total                  5510                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         9159                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4849                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14010                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         9159                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4849                       # number of overall hits
system.l2.overall_hits::total                   14010                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1237                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          735                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2059                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1237                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          736                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2060                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1237                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          736                       # number of overall misses
system.l2.overall_misses::total                  2060                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1991222                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     59117766                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2021808                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     33060904                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        96191700                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        43000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         43000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1991222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     59117766                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2021808                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     33103904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         96234700                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1991222                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     59117766                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2021808                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     33103904                       # number of overall miss cycles
system.l2.overall_miss_latency::total        96234700                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10348                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5532                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               15969                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5510                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5510                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               101                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10396                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16070                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10396                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16070                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.119540                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.132863                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128937                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009901                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.118988                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.131782                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128189                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.118988                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.131782                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128189                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45255.045455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47791.241714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47018.790698                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44980.821769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46717.678485                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        43000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        43000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45255.045455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47791.241714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47018.790698                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44978.130435                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46715.873786                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45255.045455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47791.241714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47018.790698                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44978.130435                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46715.873786                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1088                       # number of writebacks
system.l2.writebacks::total                      1088                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1237                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          735                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2059                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2060                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2060                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1739467                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     51982004                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1774063                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     28800650                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     84296184                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        36948                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        36948                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1739467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     51982004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1774063                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     28837598                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     84333132                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1739467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     51982004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1774063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     28837598                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     84333132                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.119540                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132863                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128937                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009901                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.118988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.131782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128189                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.118988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.131782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128189                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39533.340909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42022.638642                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41257.279070                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39184.557823                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40940.351627                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        36948                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        36948                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39533.340909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42022.638642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41257.279070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39181.519022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40938.413592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39533.340909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42022.638642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41257.279070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39181.519022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40938.413592                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     6                       # number of replacements
system.cpu0.icache.tagsinuse               576.839820                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641740                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709286.245734                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.521448                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   536.318372                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064938                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.859485                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.924423                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633046                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633046                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633046                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633046                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633046                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633046                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3178859                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3178859                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3178859                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3178859                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3178859                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3178859                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633106                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633106                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633106                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633106                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633106                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633106                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52980.983333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52980.983333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52980.983333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52980.983333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52980.983333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52980.983333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2508955                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2508955                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2508955                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2508955                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2508955                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2508955                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 55754.555556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55754.555556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 55754.555556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55754.555556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 55754.555556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55754.555556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10396                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374613                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10652                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16370.128896                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.164105                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.835895                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899079                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100921                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129880                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129880                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778486                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1719                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1719                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908366                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908366                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908366                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908366                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36393                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36393                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36552                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36552                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36552                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36552                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1012047403                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1012047403                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4283617                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4283617                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1016331020                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1016331020                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1016331020                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1016331020                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166273                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166273                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944918                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944918                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944918                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944918                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031205                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031205                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018794                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018794                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018794                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018794                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27808.847938                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27808.847938                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 26940.987421                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26940.987421                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27805.072773                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27805.072773                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27805.072773                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27805.072773                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2766                       # number of writebacks
system.cpu0.dcache.writebacks::total             2766                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26045                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26045                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26156                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26156                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26156                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26156                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10348                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10348                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10396                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10396                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10396                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10396                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    157153390                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    157153390                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       840730                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       840730                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    157994120                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    157994120                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    157994120                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    157994120                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005345                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005345                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005345                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005345                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15186.837070                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15186.837070                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 17515.208333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17515.208333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15197.587534                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15197.587534                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15197.587534                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15197.587534                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.595171                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004741448                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1939655.305019                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.595171                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065056                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824672                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1524784                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1524784                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1524784                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1524784                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1524784                       # number of overall hits
system.cpu1.icache.overall_hits::total        1524784                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2887768                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2887768                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2887768                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2887768                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2887768                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2887768                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1524841                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1524841                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1524841                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1524841                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1524841                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1524841                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50662.596491                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50662.596491                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50662.596491                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50662.596491                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50662.596491                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50662.596491                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2241901                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2241901                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2241901                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2241901                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2241901                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2241901                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50952.295455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50952.295455                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50952.295455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50952.295455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50952.295455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50952.295455                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5585                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158200576                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5841                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27084.501969                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.688626                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.311374                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.881596                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.118404                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1060781                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1060781                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       722633                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        722633                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1860                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1860                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1701                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1701                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1783414                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1783414                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1783414                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1783414                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13889                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13889                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          445                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          445                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14334                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14334                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14334                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14334                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    411785732                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    411785732                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     20689545                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     20689545                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    432475277                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    432475277                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    432475277                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    432475277                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1074670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1074670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       723078                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       723078                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1797748                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1797748                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1797748                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1797748                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012924                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012924                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000615                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000615                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007973                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007973                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007973                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007973                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29648.335517                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29648.335517                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 46493.359551                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46493.359551                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30171.290428                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30171.290428                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30171.290428                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30171.290428                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        40511                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        40511                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2744                       # number of writebacks
system.cpu1.dcache.writebacks::total             2744                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8357                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8357                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          392                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          392                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8749                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8749                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5532                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5532                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5585                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5585                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     79607114                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     79607114                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1268835                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1268835                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     80875949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     80875949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     80875949                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     80875949                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005148                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005148                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14390.295372                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14390.295372                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23940.283019                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23940.283019                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14480.921934                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14480.921934                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14480.921934                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14480.921934                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
