Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Dec 17 21:53:28 2023
| Host         : Elena running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topenv_control_sets_placed.rpt
| Design       : topenv
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             532 |          308 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------+----------------------+------------------+----------------+
|    Clock Signal   |            Enable Signal           |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------+------------------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG    | mpgen/eqOp                         |                      |                1 |              2 |
|  instr_BUFG[3]    |                                    | instrFetch/cat[4]_20 |                1 |              2 |
|  clk_IBUF_BUFG    | mpgen/E[0]                         | mpgrst/SR[0]         |                2 |              8 |
|  clk_IBUF_BUFG    | mpgen/p_0_in                       |                      |                5 |             18 |
|  n_2_991_BUFG     |                                    |                      |               26 |             32 |
|  n_3_995_BUFG     |                                    |                      |               27 |             32 |
|  n_4_831_BUFG     |                                    |                      |               29 |             32 |
|  clk_IBUF_BUFG    | ug_memcache/ctrl_instr/cat[4]_1    |                      |               32 |            128 |
|  clk_IBUF_BUFG    | ug_memcache/ctrl_instr/p_0_in1_out |                      |               32 |            128 |
|  n_0_994_BUFG     |                                    |                      |               66 |            128 |
|  n_1_992_BUFG     |                                    |                      |               64 |            128 |
|  led_OBUF_BUFG[4] |                                    |                      |               88 |            160 |
|  clk_IBUF_BUFG    | mpgen/cat[4]                       |                      |               87 |            348 |
|  clk_IBUF_BUFG    | mpgen/cat[4]_0                     |                      |               87 |            348 |
|  clk_IBUF_BUFG    |                                    |                      |              206 |            804 |
+-------------------+------------------------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 8      |                     1 |
| 16+    |                    12 |
+--------+-----------------------+


