FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
/* bench 7771.2.0 0fccf5b985f3 */
/* bench 7771.2.1 8cb4a09e766a */
/* bench 7771.2.2 46d70ecfb77f */
/* bench 7771.2.3 046a02baf717 */
/* bench 7771.2.4 53b617a1ca93 */
/* bench 7771.2.5 20dfc21fb58a */
/* bench 7771.2.6 ed44c9b0f876 */
/* bench 7771.2.7 3f248cb0bdb9 */
/* bench 7771.2.8 167482037508 */
/* bench 7771.2.9 8fcf5f155aed */
/* bench 7771.2.10 98b7e4e8c28a */
/* bench 7771.2.11 d1a7c10db41c */
/* bench 7771.2.12 22b6d7e91127 */
/* bench 7771.2.13 ce1daf33fae5 */
/* bench 7771.2.14 a59a10e6c224 */
 *
 * Author(s): Martin Schwidefsky <schwidefsky@de.ibm.com>
 */

#ifndef __ASM_SWITCH_TO_H
#define __ASM_SWITCH_TO_H

#include <linux/thread_info.h>
#include <asm/fpu/api.h>
#include <asm/ptrace.h>
#include <asm/guarded_storage.h>

extern struct task_struct *__switch_to(void *, void *);
extern void update_cr_regs(struct task_struct *task);

static inline void save_access_regs(unsigned int *acrs)
{
	typedef struct { int _[NUM_ACRS]; } acrstype;

	asm volatile("stam 0,15,%0" : "=Q" (*(acrstype *)acrs));
}

static inline void restore_access_regs(unsigned int *acrs)
{
	typedef struct { int _[NUM_ACRS]; } acrstype;

	asm volatile("lam 0,15,%0" : : "Q" (*(acrstype *)acrs));
}

#define switch_to(prev, next, last) do {				\
	/* save_fpu_regs() sets the CIF_FPU flag, which enforces	\
	 * a restore of the floating point / vector registers as	\
	 * soon as the next task returns to user space			\
	 */								\
	save_fpu_regs();						\
	save_access_regs(&prev->thread.acrs[0]);			\
	save_ri_cb(prev->thread.ri_cb);					\
	save_gs_cb(prev->thread.gs_cb);					\
	update_cr_regs(next);						\
	restore_access_regs(&next->thread.acrs[0]);			\
	restore_ri_cb(next->thread.ri_cb, prev->thread.ri_cb);		\
	restore_gs_cb(next->thread.gs_cb);				\
	prev = __switch_to(prev, next);					\
} while (0)

#endif /* __ASM_SWITCH_TO_H */
