# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -suppress 12110 -i -t ps mapped_work.tb_usb_top_level 
# Start time: 22:14:36 on Apr 28,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_usb_top_level(fast)
# Loading work.usb_top_level(fast)
# Loading work.ahb_slave(fast)
# Loading work.buffer(fast)
# Loading work.store_ptr_controller(fast)
# Loading work.store_ptr_controller_DW01_inc_0(fast)
# Loading work.get_ptr_controller(fast)
# Loading work.get_ptr_controller_DW01_inc_0(fast)
# Loading work.fifo_ram(fast)
# Loading work.fifo_ram_DW01_sub_0(fast)
# Loading work.usb_transmitter(fast)
# Loading work.packet_selecter(fast)
# Loading work.pts_sr_8_lsb(fast)
# Loading work.flex_pts_sr_NUM_BITS8_SHIFT_MSB0(fast)
# Loading work.encoder(fast)
# Loading work.d_plus_selecter(fast)
# Loading work.d_minus_selecter(fast)
# Loading work.timer_transmit(fast)
# Loading work.flex_counter_NUM_CNT_BITS4_2(fast)
# Loading work.flex_counter_NUM_CNT_BITS4_1(fast)
# Loading work.flex_counter_NUM_CNT_BITS4_0(fast)
# Loading work.tmu(fast)
# Loading work.rcv_block(fast)
# Loading work.sync_high(fast)
# Loading work.sync_low(fast)
# Loading work.eop_detect(fast)
# Loading work.decoder(fast)
# Loading work.edge_detector(fast)
# Loading work.timer(fast)
# Loading work.flex_counter_rx_1(fast)
# Loading work.flex_counter_rx_0(fast)
# Loading work.rcu(fast)
# Loading work.stp_sr_8_lsb(fast)
# Loading work.flex_stp_sr_NUM_BITS8_SHIFT_MSB0(fast)
# Loading work.rx_data_ready(fast)
# Loading work.rx_packet(fast)
# Loading work.store_2_byte_buffer(fast)
# Loading work.count_to_2(fast)
# Loading work.count_to_64(fast)
# Loading work.count_to_64_DW01_inc_0(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.math_real(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.dffsr(metastabilitywrapperarch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.prim(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.dffsr_core(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nand2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nor2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx2(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.bufx2(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.and2x2(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx4(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.and2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.aoi22x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.aoi21x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.oai21x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.oai22x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nand3x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.xor2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.mux2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nor3x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.xnor2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.or2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.hax1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.fax1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx8(behavioral)#1
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'YC'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_usb_top_level/DUT/BUFFER/fifo_ram/sub_60/U2_6 File: mapped/usb_top_level.v Line: 1554
quit
# End time: 22:14:51 on Apr 28,2023, Elapsed time: 0:00:15
# Errors: 0, Warnings: 1
