OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement       4243.1 u
average displacement        0.2 u
max displacement            5.4 u
original HPWL           68527.8 u
legalized HPWL          72741.3 u
delta HPWL                    6 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 17004 cells, 53 terminals, 15799 edges and 62161 pins.
[INFO DPO-0109] Network stats: inst 17057, edges 15799, pins 62161
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 1295 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 15762 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2052, 2160) - (97956, 97740)
[INFO DPO-0310] Assigned 15762 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 7.276512e+07.
[INFO DPO-0302] End of matching; objective is 7.275669e+07, improvement is 0.01 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 7.212309e+07.
[INFO DPO-0307] End of global swaps; objective is 7.212309e+07, improvement is 0.87 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 7.180715e+07.
[INFO DPO-0309] End of vertical swaps; objective is 7.180715e+07, improvement is 0.44 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 7.167932e+07.
[INFO DPO-0305] End of reordering; objective is 7.167932e+07, improvement is 0.18 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 315240 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 315240, swaps 44506, moves 79599 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 7.112299e+07, Scratch cost 7.046518e+07, Incremental cost 7.046518e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 7.046518e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.92 percent.
[INFO DPO-0328] End of random improver; improvement is 0.924887 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 7906 cell orientations for row compatibility.
[INFO DPO-0383] Performed 2411 cell flips.
[INFO DPO-0384] End of flipping; objective is 7.040958e+07, improvement is 0.86 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            72741.3 u
Final HPWL               70233.2 u
Delta HPWL                  -3.4 %

[INFO DPL-0020] Mirrored 363 instances
[INFO DPL-0021] HPWL before           70233.2 u
[INFO DPL-0022] HPWL after            70206.4 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23004_/CLK ^
  61.23
_23004_/CLK ^
  28.01      0.00      33.21


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23005_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.97                           rst_ni (net)
                  0.11    0.04  100.04 ^ input10/A (BUFx3_ASAP7_75t_R)
                 19.10   19.05  119.08 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    4.97                           net10 (net)
                 19.10    0.08  119.16 ^ _14908_/A (CKINVDCx8_ASAP7_75t_R)
                 18.38   14.19  133.35 v _14908_/Y (CKINVDCx8_ASAP7_75t_R)
    16   14.63                           _00016_ (net)
                 18.40    0.41  133.76 v _23005_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                133.76   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23005_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         49.01   49.01   library removal time
                                 49.01   data required time
-----------------------------------------------------------------------------
                                 49.01   data required time
                               -133.76   data arrival time
-----------------------------------------------------------------------------
                                 84.75   slack (MET)


Startpoint: _15379_ (negative level-sensitive latch clocked by clk)
Endpoint: _14286_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _15379_/CLK (DLLx1_ASAP7_75t_R)
                 10.82   25.84  525.84 ^ _15379_/Q (DLLx1_ASAP7_75t_R)
     1    0.59                           gen_sub_units_scm[12].sub_unit_i.gen_cg_word_iter[25].cg_i.en_latch (net)
                 10.82    0.00  525.84 ^ _14286_/C (AND3x1_ASAP7_75t_R)
                                525.84   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14286_/A (AND3x1_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -525.84   data arrival time
-----------------------------------------------------------------------------
                                 25.84   slack (MET)


Startpoint: we_a_i (input port clocked by clk)
Endpoint: _22796_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v we_a_i (in)
     1    2.65                           we_a_i (net)
                  0.31    0.10  100.10 v input36/A (BUFx16f_ASAP7_75t_R)
                 18.57   21.71  121.81 v input36/Y (BUFx16f_ASAP7_75t_R)
    25   23.67                           net36 (net)
                 18.58    0.21  122.03 v _22796_/D (DLLx1_ASAP7_75t_R)
                                122.03   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _22796_/CLK (DLLx1_ASAP7_75t_R)
                         -1.69   -1.69   library hold time
                                 -1.69   data required time
-----------------------------------------------------------------------------
                                 -1.69   data required time
                               -122.03   data arrival time
-----------------------------------------------------------------------------
                                123.71   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23013_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.97                           rst_ni (net)
                  0.11    0.04  100.04 ^ input10/A (BUFx3_ASAP7_75t_R)
                 19.10   19.05  119.08 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    4.97                           net10 (net)
                 19.10    0.08  119.16 ^ _14908_/A (CKINVDCx8_ASAP7_75t_R)
                 18.38   14.19  133.35 v _14908_/Y (CKINVDCx8_ASAP7_75t_R)
    16   14.63                           _00016_ (net)
                 18.62    1.16  134.51 v _23013_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                134.51   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23013_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.37 1030.37   library recovery time
                               1030.37   data required time
-----------------------------------------------------------------------------
                               1030.37   data required time
                               -134.51   data arrival time
-----------------------------------------------------------------------------
                                895.86   slack (MET)


Startpoint: _19220_ (negative level-sensitive latch clocked by clk)
Endpoint: _14558_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _19220_/CLK (DLLx3_ASAP7_75t_R)
                 66.71   75.93  575.93 v _19220_/Q (DLLx3_ASAP7_75t_R)
    33   23.39                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                 68.90    6.57  582.49 v _14558_/B (AND3x1_ASAP7_75t_R)
                                582.49   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14558_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -582.49   data arrival time
-----------------------------------------------------------------------------
                                417.51   slack (MET)


Startpoint: _23006_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _23648_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _23006_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                119.16  105.52  105.52 ^ _23006_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1   12.00                           _00013_ (net)
                119.16    0.12  105.64 ^ _14922_/A (CKINVDCx20_ASAP7_75t_R)
                 42.60   27.40  133.04 v _14922_/Y (CKINVDCx20_ASAP7_75t_R)
    35   32.19                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[2] (net)
                 42.60    0.41  133.45 v load_slew69/A (BUFx24_ASAP7_75t_R)
                 27.21   39.53  172.98 v load_slew69/Y (BUFx24_ASAP7_75t_R)
    84   65.50                           net69 (net)
                 61.48   14.88  187.86 v max_length68/A (BUFx24_ASAP7_75t_R)
                 32.70   45.98  233.84 v max_length68/Y (BUFx24_ASAP7_75t_R)
    91   67.57                           net68 (net)
                121.14   36.89  270.73 v load_slew67/A (BUFx24_ASAP7_75t_R)
                 26.63   58.89  329.61 v load_slew67/Y (BUFx24_ASAP7_75t_R)
    55   42.80                           net67 (net)
                 61.70   15.99  345.61 v load_slew66/A (BUFx24_ASAP7_75t_R)
                 31.56   47.35  392.96 v load_slew66/Y (BUFx24_ASAP7_75t_R)
    82   58.45                           net66 (net)
                 95.99   28.95  421.90 v _23648_/D (DHLx1_ASAP7_75t_R)
                                421.90   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23648_/CLK (DHLx1_ASAP7_75t_R)
                        421.90  421.90   time borrowed from endpoint
                                421.90   data required time
-----------------------------------------------------------------------------
                                421.90   data required time
                               -421.90   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                    -37.44
--------------------------------------------
max time borrow                       462.56
actual time borrow                    421.90
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23013_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.97                           rst_ni (net)
                  0.11    0.04  100.04 ^ input10/A (BUFx3_ASAP7_75t_R)
                 19.10   19.05  119.08 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    4.97                           net10 (net)
                 19.10    0.08  119.16 ^ _14908_/A (CKINVDCx8_ASAP7_75t_R)
                 18.38   14.19  133.35 v _14908_/Y (CKINVDCx8_ASAP7_75t_R)
    16   14.63                           _00016_ (net)
                 18.62    1.16  134.51 v _23013_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                134.51   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23013_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.37 1030.37   library recovery time
                               1030.37   data required time
-----------------------------------------------------------------------------
                               1030.37   data required time
                               -134.51   data arrival time
-----------------------------------------------------------------------------
                                895.86   slack (MET)


Startpoint: _19220_ (negative level-sensitive latch clocked by clk)
Endpoint: _14558_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _19220_/CLK (DLLx3_ASAP7_75t_R)
                 66.71   75.93  575.93 v _19220_/Q (DLLx3_ASAP7_75t_R)
    33   23.39                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                 68.90    6.57  582.49 v _14558_/B (AND3x1_ASAP7_75t_R)
                                582.49   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14558_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -582.49   data arrival time
-----------------------------------------------------------------------------
                                417.51   slack (MET)


Startpoint: _23006_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _23648_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _23006_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                119.16  105.52  105.52 ^ _23006_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1   12.00                           _00013_ (net)
                119.16    0.12  105.64 ^ _14922_/A (CKINVDCx20_ASAP7_75t_R)
                 42.60   27.40  133.04 v _14922_/Y (CKINVDCx20_ASAP7_75t_R)
    35   32.19                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[2] (net)
                 42.60    0.41  133.45 v load_slew69/A (BUFx24_ASAP7_75t_R)
                 27.21   39.53  172.98 v load_slew69/Y (BUFx24_ASAP7_75t_R)
    84   65.50                           net69 (net)
                 61.48   14.88  187.86 v max_length68/A (BUFx24_ASAP7_75t_R)
                 32.70   45.98  233.84 v max_length68/Y (BUFx24_ASAP7_75t_R)
    91   67.57                           net68 (net)
                121.14   36.89  270.73 v load_slew67/A (BUFx24_ASAP7_75t_R)
                 26.63   58.89  329.61 v load_slew67/Y (BUFx24_ASAP7_75t_R)
    55   42.80                           net67 (net)
                 61.70   15.99  345.61 v load_slew66/A (BUFx24_ASAP7_75t_R)
                 31.56   47.35  392.96 v load_slew66/Y (BUFx24_ASAP7_75t_R)
    82   58.45                           net66 (net)
                 95.99   28.95  421.90 v _23648_/D (DHLx1_ASAP7_75t_R)
                                421.90   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23648_/CLK (DHLx1_ASAP7_75t_R)
                        421.90  421.90   time borrowed from endpoint
                                421.90   data required time
-----------------------------------------------------------------------------
                                421.90   data required time
                               -421.90   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                    -37.44
--------------------------------------------
max time borrow                       462.56
actual time borrow                    421.90
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
31.266822814941406

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0977

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
33.90385437011719

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7358

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
421.9039

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.62e-03   1.70e-04   1.25e-06   5.79e-03  62.8%
Combinational          8.24e-04   2.61e-03   1.35e-06   3.44e-03  37.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.44e-03   2.78e-03   2.60e-06   9.23e-03 100.0%
                          69.8%      30.1%       0.0%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 2877 u^2 31% utilization.

Elapsed time: 0:22.10[h:]min:sec. CPU time: user 21.96 sys 0.14 (99%). Peak memory: 327824KB.
