{"vcs1":{"timestamp_begin":1678155041.798845131, "rt":1.41, "ut":0.17, "st":0.11}}
{"vcselab":{"timestamp_begin":1678155043.269587645, "rt":0.42, "ut":0.21, "st":0.10}}
{"link":{"timestamp_begin":1678155043.741126218, "rt":0.21, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678155041.504709159}
{"VCS_COMP_START_TIME": 1678155041.504709159}
{"VCS_COMP_END_TIME": 1678155044.007551870}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338600}}
{"stitch_vcselab": {"peak_mem": 238952}}
