// Seed: 1817433012
module module_0 (
    output supply1 id_0,
    input wand id_1
);
  logic id_3, id_4, id_5;
endmodule
module module_1 (
    input tri0 id_0,
    inout wire id_1,
    output supply0 id_2,
    output wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input wand id_8,
    input uwire id_9,
    output uwire id_10,
    input wire id_11,
    output wand id_12,
    output tri0 id_13,
    output wor id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
