<!DOCTYPE Register_Definition_File>
<Processor description="MIMXRT1015DAF5A" name="MIMXRT1015">
  <RegisterGroup description="AIPSTZ Control Registers" name="AIPSTZ1" start="0x4007C000">
    <Register access="Read/Write" description="Master Priviledge Registers" name="AIPSTZ1_MPR" reset_mask="0xFFFFFFFF" reset_value="0x77000000" size="4" start="+0x0">
      <BitField description="Master 3 Priviledge, Buffer, Read, Write Control." name="MPROT3" size="4" start="16">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
      <BitField description="Master 2 Priviledge, Buffer, Read, Write Control" name="MPROT2" size="4" start="20">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
      <BitField description="Master 1 Priviledge, Buffer, Read, Write Control" name="MPROT1" size="4" start="24">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
      <BitField description="Master 0 Priviledge, Buffer, Read, Write Control" name="MPROT0" size="4" start="28">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ1_OPACR" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x40">
      <BitField description="Off-platform Peripheral Access Control 7" name="OPAC7" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 6" name="OPAC6" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 5" name="OPAC5" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 4" name="OPAC4" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 3" name="OPAC3" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 2" name="OPAC2" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 1" name="OPAC1" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 0" name="OPAC0" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ1_OPACR1" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x44">
      <BitField description="Off-platform Peripheral Access Control 15" name="OPAC15" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 14" name="OPAC14" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 13" name="OPAC13" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 12" name="OPAC12" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 11" name="OPAC11" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 10" name="OPAC10" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 9" name="OPAC9" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 8" name="OPAC8" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ1_OPACR2" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x48">
      <BitField description="Off-platform Peripheral Access Control 23" name="OPAC23" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 22" name="OPAC22" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 21" name="OPAC21" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 20" name="OPAC20" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 19" name="OPAC19" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 18" name="OPAC18" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 17" name="OPAC17" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 16" name="OPAC16" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ1_OPACR3" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x4C">
      <BitField description="Off-platform Peripheral Access Control 31" name="OPAC31" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 30" name="OPAC30" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 29" name="OPAC29" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 28" name="OPAC28" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 27" name="OPAC27" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 26" name="OPAC26" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 25" name="OPAC25" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 24" name="OPAC24" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ1_OPACR4" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x50">
      <BitField description="Off-platform Peripheral Access Control 33" name="OPAC33" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 32" name="OPAC32" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="AIPSTZ Control Registers" name="AIPSTZ2" start="0x4017C000">
    <Register access="Read/Write" description="Master Priviledge Registers" name="AIPSTZ2_MPR" reset_mask="0xFFFFFFFF" reset_value="0x77000000" size="4" start="+0x0">
      <BitField description="Master 3 Priviledge, Buffer, Read, Write Control." name="MPROT3" size="4" start="16">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
      <BitField description="Master 2 Priviledge, Buffer, Read, Write Control" name="MPROT2" size="4" start="20">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
      <BitField description="Master 1 Priviledge, Buffer, Read, Write Control" name="MPROT1" size="4" start="24">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
      <BitField description="Master 0 Priviledge, Buffer, Read, Write Control" name="MPROT0" size="4" start="28">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ2_OPACR" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x40">
      <BitField description="Off-platform Peripheral Access Control 7" name="OPAC7" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 6" name="OPAC6" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 5" name="OPAC5" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 4" name="OPAC4" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 3" name="OPAC3" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 2" name="OPAC2" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 1" name="OPAC1" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 0" name="OPAC0" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ2_OPACR1" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x44">
      <BitField description="Off-platform Peripheral Access Control 15" name="OPAC15" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 14" name="OPAC14" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 13" name="OPAC13" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 12" name="OPAC12" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 11" name="OPAC11" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 10" name="OPAC10" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 9" name="OPAC9" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 8" name="OPAC8" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ2_OPACR2" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x48">
      <BitField description="Off-platform Peripheral Access Control 23" name="OPAC23" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 22" name="OPAC22" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 21" name="OPAC21" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 20" name="OPAC20" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 19" name="OPAC19" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 18" name="OPAC18" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 17" name="OPAC17" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 16" name="OPAC16" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ2_OPACR3" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x4C">
      <BitField description="Off-platform Peripheral Access Control 31" name="OPAC31" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 30" name="OPAC30" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 29" name="OPAC29" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 28" name="OPAC28" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 27" name="OPAC27" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 26" name="OPAC26" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 25" name="OPAC25" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 24" name="OPAC24" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ2_OPACR4" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x50">
      <BitField description="Off-platform Peripheral Access Control 33" name="OPAC33" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 32" name="OPAC32" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="AIPSTZ Control Registers" name="AIPSTZ3" start="0x4027C000">
    <Register access="Read/Write" description="Master Priviledge Registers" name="AIPSTZ3_MPR" reset_mask="0xFFFFFFFF" reset_value="0x77000000" size="4" start="+0x0">
      <BitField description="Master 3 Priviledge, Buffer, Read, Write Control." name="MPROT3" size="4" start="16">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
      <BitField description="Master 2 Priviledge, Buffer, Read, Write Control" name="MPROT2" size="4" start="20">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
      <BitField description="Master 1 Priviledge, Buffer, Read, Write Control" name="MPROT1" size="4" start="24">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
      <BitField description="Master 0 Priviledge, Buffer, Read, Write Control" name="MPROT0" size="4" start="28">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ3_OPACR" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x40">
      <BitField description="Off-platform Peripheral Access Control 7" name="OPAC7" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 6" name="OPAC6" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 5" name="OPAC5" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 4" name="OPAC4" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 3" name="OPAC3" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 2" name="OPAC2" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 1" name="OPAC1" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 0" name="OPAC0" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ3_OPACR1" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x44">
      <BitField description="Off-platform Peripheral Access Control 15" name="OPAC15" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 14" name="OPAC14" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 13" name="OPAC13" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 12" name="OPAC12" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 11" name="OPAC11" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 10" name="OPAC10" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 9" name="OPAC9" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 8" name="OPAC8" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ3_OPACR2" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x48">
      <BitField description="Off-platform Peripheral Access Control 23" name="OPAC23" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 22" name="OPAC22" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 21" name="OPAC21" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 20" name="OPAC20" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 19" name="OPAC19" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 18" name="OPAC18" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 17" name="OPAC17" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 16" name="OPAC16" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ3_OPACR3" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x4C">
      <BitField description="Off-platform Peripheral Access Control 31" name="OPAC31" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 30" name="OPAC30" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 29" name="OPAC29" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 28" name="OPAC28" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 27" name="OPAC27" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 26" name="OPAC26" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 25" name="OPAC25" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 24" name="OPAC24" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ3_OPACR4" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x50">
      <BitField description="Off-platform Peripheral Access Control 33" name="OPAC33" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 32" name="OPAC32" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="AIPSTZ Control Registers" name="AIPSTZ4" start="0x4037C000">
    <Register access="Read/Write" description="Master Priviledge Registers" name="AIPSTZ4_MPR" reset_mask="0xFFFFFFFF" reset_value="0x77000000" size="4" start="+0x0">
      <BitField description="Master 3 Priviledge, Buffer, Read, Write Control." name="MPROT3" size="4" start="16">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
      <BitField description="Master 2 Priviledge, Buffer, Read, Write Control" name="MPROT2" size="4" start="20">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
      <BitField description="Master 1 Priviledge, Buffer, Read, Write Control" name="MPROT1" size="4" start="24">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
      <BitField description="Master 0 Priviledge, Buffer, Read, Write Control" name="MPROT0" size="4" start="28">
        <Enum description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." name="MPL0" start="0bxxx0" />
        <Enum description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." name="MPL1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ4_OPACR" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x40">
      <BitField description="Off-platform Peripheral Access Control 7" name="OPAC7" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 6" name="OPAC6" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 5" name="OPAC5" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 4" name="OPAC4" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 3" name="OPAC3" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 2" name="OPAC2" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 1" name="OPAC1" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 0" name="OPAC0" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ4_OPACR1" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x44">
      <BitField description="Off-platform Peripheral Access Control 15" name="OPAC15" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 14" name="OPAC14" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 13" name="OPAC13" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 12" name="OPAC12" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 11" name="OPAC11" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 10" name="OPAC10" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 9" name="OPAC9" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 8" name="OPAC8" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ4_OPACR2" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x48">
      <BitField description="Off-platform Peripheral Access Control 23" name="OPAC23" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 22" name="OPAC22" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 21" name="OPAC21" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 20" name="OPAC20" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 19" name="OPAC19" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 18" name="OPAC18" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 17" name="OPAC17" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 16" name="OPAC16" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ4_OPACR3" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x4C">
      <BitField description="Off-platform Peripheral Access Control 31" name="OPAC31" size="4" start="0">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 30" name="OPAC30" size="4" start="4">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 29" name="OPAC29" size="4" start="8">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 28" name="OPAC28" size="4" start="12">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 27" name="OPAC27" size="4" start="16">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 26" name="OPAC26" size="4" start="20">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 25" name="OPAC25" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 24" name="OPAC24" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Off-Platform Peripheral Access Control Registers" name="AIPSTZ4_OPACR4" reset_mask="0xFFFFFFFF" reset_value="0x44444444" size="4" start="+0x50">
      <BitField description="Off-platform Peripheral Access Control 33" name="OPAC33" size="4" start="24">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
      <BitField description="Off-platform Peripheral Access Control 32" name="OPAC32" size="4" start="28">
        <Enum description="Accesses from an untrusted master are allowed." name="TP0" start="0bxxx0" />
        <Enum description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." name="TP1" start="0bxxx1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="DCDC" name="DCDC" start="0x40080000">
    <Register access="Read/Write" description="DCDC Register 0" name="REG0" reset_mask="0xFFFFFFFF" reset_value="0x14030111" size="4" start="+0x0">
      <BitField description="Power Down Zero Cross Detection" name="PWD_ZCD" size="1" start="0">
        <Enum description="Zero cross detetion function powered up" name="powered_up" start="0" />
        <Enum description="Zero cross detetion function powered down" name="powered_down" start="0x1" />
      </BitField>
      <BitField description="Disable Auto Clock Switch" name="DISABLE_AUTO_CLK_SWITCH" size="1" start="1">
        <Enum description="If DISABLE_AUTO_CLK_SWITCH is set to 0 and 24M xtal is OK, the clock source will switch from internal ring OSC to 24M xtal automatically" name="xtal_clk" start="0" />
        <Enum description="If DISABLE_AUTO_CLK_SWITCH is set to 1, SEL_CLK will determine which clock source the DCDC uses" name="sel_clk" start="0x1" />
      </BitField>
      <BitField description="Select Clock" name="SEL_CLK" size="1" start="2">
        <Enum description="DCDC uses internal ring oscillator" name="int_rng_osc" start="0" />
        <Enum description="DCDC uses 24M xtal" name="xtal_24M" start="0x1" />
      </BitField>
      <BitField description="Power down internal osc" name="PWD_OSC_INT" size="1" start="3">
        <Enum description="Internal oscillator powered up" name="powered_up" start="0" />
        <Enum description="Internal oscillator powered down" name="powered_down" start="0x1" />
      </BitField>
      <BitField description="Power down signal of the current detector." name="PWD_CUR_SNS_CMP" size="1" start="4">
        <Enum description="Current Detector powered up" name="powered_up" start="0" />
        <Enum description="Current Detector powered down" name="powered_down" start="0x1" />
      </BitField>
      <BitField description="Current Sense (detector) Threshold" name="CUR_SNS_THRSH" size="3" start="5">
        <Enum description="150 mA" name="select_zero" start="0" />
        <Enum description="250 mA" name="select_one" start="0x1" />
        <Enum description="350 mA" name="select_two" start="0x2" />
        <Enum description="450 mA" name="select_three" start="0x3" />
        <Enum description="550 mA" name="select_four" start="0x4" />
        <Enum description="650 mA" name="select_five" start="0x5" />
      </BitField>
      <BitField description="Power down overcurrent detection comparator" name="PWD_OVERCUR_DET" size="1" start="8">
        <Enum description="Overcurrent detection comparator is enabled" name="enabled" start="0" />
        <Enum description="Overcurrent detection comparator is disabled" name="disabled" start="0x1" />
      </BitField>
      <BitField description="Overcurrent Trigger Adjust" name="OVERCUR_TRIG_ADJ" size="2" start="9">
        <Enum description="In Run Mode, 1 A. In Power Save Mode, 0.25 A" name="select_zero" start="0" />
        <Enum description="In Run Mode, 2 A. In Power Save Mode, 0.25 A" name="select_one" start="0x1" />
        <Enum description="In Run Mode, 1 A. In Power Save Mode, 0.2 A" name="select_two" start="0x2" />
        <Enum description="In Run Mode, 2 A. In Power Save Mode, 0.2 A" name="select_three" start="0x3" />
      </BitField>
      <BitField description="Power Down Battery Detection Comparator" name="PWD_CMP_BATT_DET" size="1" start="11">
        <Enum description="Low voltage detection comparator is enabled" name="enabled" start="0" />
        <Enum description="Low voltage detection comparator is disabled" name="disabled" start="0x1" />
      </BitField>
      <BitField description="Low Power Overload Sense Enable" name="EN_LP_OVERLOAD_SNS" size="1" start="16">
        <Enum description="Overload Detection in power save mode disabled" name="disabled" start="0" />
        <Enum description="Overload Detection in power save mode enabled" name="enabled" start="0x1" />
      </BitField>
      <BitField description="Power Down High Voltage Detection" name="PWD_HIGH_VOLT_DET" size="1" start="17">
        <Enum description="Overvoltage detection comparator is enabled" name="enabled" start="0" />
        <Enum description="Overvoltage detection comparator is disabled" name="disabled" start="0x1" />
      </BitField>
      <BitField description="Low Power Overload Threshold" name="LP_OVERLOAD_THRSH" size="2" start="18">
        <Enum description="32" name="thrsh_32" start="0" />
        <Enum description="64" name="thrsh_64" start="0x1" />
        <Enum description="16" name="thrsh_16" start="0x2" />
        <Enum description="8" name="thrsh_8" start="0x3" />
      </BitField>
      <BitField description="Low Power Overload Frequency Select" name="LP_OVERLOAD_FREQ_SEL" size="1" start="20">
        <Enum description="eight 32k cycle" name="eight_32k_cycle" start="0" />
        <Enum description="sixteen 32k cycle" name="sixteen_32k_cycle" start="0x1" />
      </BitField>
      <BitField description="Low Power High Hysteric Value" name="LP_HIGH_HYS" size="1" start="21">
        <Enum description="Adjust hysteretic value in low power to 12.5mV" name="lp_12p5mV" start="0" />
        <Enum description="Adjust hysteretic value in low power to 25mV" name="lp_25mV" start="0x1" />
      </BitField>
      <BitField description="Power down output range comparator" name="PWD_CMP_OFFSET" size="1" start="26">
        <Enum description="Output range comparator powered up" name="powered_up" start="0" />
        <Enum description="Output range comparator powered down" name="powered_down" start="0x1" />
      </BitField>
      <BitField description="Disable xtalok detection circuit" name="XTALOK_DISABLE" size="1" start="27">
        <Enum description="Enable xtalok detection circuit" name="enabled" start="0" />
        <Enum description="Disable xtalok detection circuit and always outputs OK signal &quot;1&quot;" name="disabled" start="0x1" />
      </BitField>
      <BitField description="Reset Current Alert Signal" name="CURRENT_ALERT_RESET" size="1" start="28">
        <Enum description="Current Alert Signal not reset" name="not_reset" start="0" />
        <Enum description="Current Alert Signal reset" name="reset" start="0x1" />
      </BitField>
      <BitField description="24M XTAL OK" name="XTAL_24M_OK" size="1" start="29">
        <Enum description="DCDC uses internal ring OSC" name="int_rng_osc" start="0" />
        <Enum description="DCDC uses xtal 24M" name="xtal_24M" start="0x1" />
      </BitField>
      <BitField description="DCDC Output OK" name="STS_DC_OK" size="1" start="31">
        <Enum description="DCDC is settling" name="not_settled" start="0" />
        <Enum description="DCDC already settled" name="settled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="DCDC Register 1" name="REG1" reset_mask="0xFFFFFFFF" reset_value="0x111BA29C" size="4" start="+0x4">
      <BitField description="Select the feedback point of the internal regulator" name="REG_FBK_SEL" size="2" start="7">
        <Enum description="The regulator outputs 1.0V with 1.2V reference voltage" name="reg_fbk_sel0" start="0" />
        <Enum description="The regulator outputs 1.1V with 1.2V reference voltage" name="reg_fbk_sel1" start="0x1" />
        <Enum description="The regulator outputs 1.0V with 1.3V reference voltage" name="reg_fbk_sel2" start="0x2" />
        <Enum description="The regulator outputs 1.1V with 1.3V reference voltage" name="reg_fbk_sel3" start="0x3" />
      </BitField>
      <BitField description="This controls the load resistor of the internal regulator of DCDC" name="REG_RLOAD_SW" size="1" start="9">
        <Enum description="Load resistor disconnected" name="loadR_disconnect" start="0" />
        <Enum description="Load resistor connected" name="loadR_connect" start="0x1" />
      </BitField>
      <BitField description="Low Power Comparator Current Bias" name="LP_CMP_ISRC_SEL" size="2" start="12">
        <Enum description="50 nA" name="sel0" start="0" />
        <Enum description="100 nA" name="sel1" start="0x1" />
        <Enum description="200 nA" name="sel2" start="0x2" />
        <Enum description="400 nA" name="sel3" start="0x3" />
      </BitField>
      <BitField description="Increase Threshold Detection" name="LOOPCTRL_HST_THRESH" size="1" start="21">
        <Enum description="Lower hysteresis threshold (about 2.5mV in typical, but this value can vary with PVT corners" name="low_hyst_thresh" start="0" />
        <Enum description="Higher hysteresis threshold (about 5mV in typical)" name="high_hyst_thresh" start="0x1" />
      </BitField>
      <BitField description="Enable Hysteresis" name="LOOPCTRL_EN_HYST" size="1" start="23">
        <Enum description="Disable hysteresis in switching converter common mode analog comparators" name="disable" start="0" />
        <Enum description="Enable hysteresis in switching converter common mode analog comparators" name="enable" start="0x1" />
      </BitField>
      <BitField description="Trim Bandgap Voltage" name="VBG_TRIM" size="5" start="24" />
    </Register>
    <Register access="Read/Write" description="DCDC Register 2" name="REG2" reset_mask="0xFFFFFFFF" reset_value="0x2" size="4" start="+0x8">
      <BitField description="Two's complement feed forward step in duty cycle in the switching DC-DC converter" name="LOOPCTRL_DC_FF" size="3" start="6" />
      <BitField description="Enable RC Scale" name="LOOPCTRL_EN_RCSCALE" size="3" start="9" />
      <BitField description="Increase the threshold detection for RC scale circuit." name="LOOPCTRL_RCSCALE_THRSH" size="1" start="12">
        <Enum description="Do not increase the threshold detection for RC scale circuit." name="no_increase_thrsh" start="0" />
        <Enum description="Increase the threshold detection for RC scale circuit." name="increase_thrsh" start="0x1" />
      </BitField>
      <BitField description="Invert the sign of the hysteresis in DC-DC analog comparators." name="LOOPCTRL_HYST_SIGN" size="1" start="13">
        <Enum description="Do not invert sign of the hysteresis" name="noinvert" start="0" />
        <Enum description="Invert sign of the hysteresis" name="invert" start="0x1" />
      </BitField>
      <BitField description="Disable Pulse Skip" name="DISABLE_PULSE_SKIP" size="1" start="27">
        <Enum description="DCDC will be idle to save current dissipation when the duty cycle get to the low limit which is set by NEGLIMIT_IN." name="idle" start="0" />
        <Enum description="DCDC will keep working with the low limited duty cycle NEGLIMIT_IN." name="not_idle" start="0x1" />
      </BitField>
      <BitField description="DCM Set Control" name="DCM_SET_CTRL" size="1" start="28" />
    </Register>
    <Register access="Read/Write" description="DCDC Register 3" name="REG3" reset_mask="0xFFFFFFFF" reset_value="0x10E" size="4" start="+0xC">
      <BitField description="Target value of VDD_SOC" name="TRG" size="5" start="0" />
      <BitField description="Low Power Target Value" name="TARGET_LP" size="3" start="8">
        <Enum description="0.9 V" name="sel0" start="0" />
        <Enum description="0.925 V" name="sel1" start="0x1" />
        <Enum description="0.95 V" name="sel2" start="0x2" />
        <Enum description="0.975 V" name="sel3" start="0x3" />
        <Enum description="1.0 V" name="sel4" start="0x4" />
      </BitField>
      <BitField description="Set DCDC clock to half frequency for continuous mode" name="MINPWR_DC_HALFCLK" size="1" start="24">
        <Enum description="DCDC clock remains at full frequency for continuous mode" name="fullfreq" start="0" />
        <Enum description="DCDC clock set to half frequency for continuous mode" name="halffreq" start="0x1" />
      </BitField>
      <BitField description="Disable Step" name="DISABLE_STEP" size="1" start="30">
        <Enum description="Enable stepping for the output of VDD_SOC of DCDC" name="enable" start="0" />
        <Enum description="Disable stepping for the output of VDD_SOC of DCDC" name="disable" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="PIT" name="PIT" start="0x40084000">
    <Register access="Read/Write" description="PIT Module Control Register" name="MCR" reset_mask="0xFFFFFFFF" reset_value="0x2" size="4" start="+0x0">
      <BitField description="Freeze" name="FRZ" size="1" start="0">
        <Enum description="Timers continue to run in Debug mode." name="t000001" start="0" />
        <Enum description="Timers are stopped in Debug mode." name="t0000011" start="0x1" />
      </BitField>
      <BitField description="Module Disable for PIT" name="MDIS" size="1" start="1">
        <Enum description="Clock for standard PIT timers is enabled." name="t0301" start="0" />
        <Enum description="Clock for standard PIT timers is disabled." name="t00000111" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="PIT Upper Lifetime Timer Register" name="LTMR64H" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xE0">
      <BitField description="Life Timer value" name="LTH" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="PIT Lower Lifetime Timer Register" name="LTMR64L" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xE4">
      <BitField description="Life Timer value" name="LTL" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Load Value Register" name="TIMER[0].LDVAL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x100">
      <BitField description="Timer Start Value" name="TSV" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Current Timer Value Register" name="TIMER[0].CVAL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x104">
      <BitField description="Current Timer Value" name="TVL" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Control Register" name="TIMER[0].TCTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x108">
      <BitField description="Timer Enable" name="TEN" size="1" start="0">
        <Enum description="Timer n is disabled." name="t02981" start="0" />
        <Enum description="Timer n is enabled." name="t008981" start="0x1" />
      </BitField>
      <BitField description="Timer Interrupt Enable" name="TIE" size="1" start="1">
        <Enum description="Interrupt requests from Timer n are disabled." name="t0331" start="0" />
        <Enum description="Interrupt is requested whenever TIF is set." name="t077711" start="0x1" />
      </BitField>
      <BitField description="Chain Mode" name="CHN" size="1" start="2">
        <Enum description="Timer is not chained." name="timer0001" start="0" />
        <Enum description="Timer is chained to a previous timer. For example, for channel 2, if this field is set, Timer 2 is chained to Timer 1." name="timer0081" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Flag Register" name="TIMER[0].TFLG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10C">
      <BitField description="Timer Interrupt Flag" name="TIF" size="1" start="0">
        <Enum description="Timeout has not yet occurred." name="t0022331" start="0" />
        <Enum description="Timeout has occurred." name="t0022332221" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Load Value Register" name="TIMER[1].LDVAL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x110">
      <BitField description="Timer Start Value" name="TSV" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Current Timer Value Register" name="TIMER[1].CVAL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x114">
      <BitField description="Current Timer Value" name="TVL" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Control Register" name="TIMER[1].TCTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x118">
      <BitField description="Timer Enable" name="TEN" size="1" start="0">
        <Enum description="Timer n is disabled." name="t02981" start="0" />
        <Enum description="Timer n is enabled." name="t008981" start="0x1" />
      </BitField>
      <BitField description="Timer Interrupt Enable" name="TIE" size="1" start="1">
        <Enum description="Interrupt requests from Timer n are disabled." name="t0331" start="0" />
        <Enum description="Interrupt is requested whenever TIF is set." name="t077711" start="0x1" />
      </BitField>
      <BitField description="Chain Mode" name="CHN" size="1" start="2">
        <Enum description="Timer is not chained." name="timer0001" start="0" />
        <Enum description="Timer is chained to a previous timer. For example, for channel 2, if this field is set, Timer 2 is chained to Timer 1." name="timer0081" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Flag Register" name="TIMER[1].TFLG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x11C">
      <BitField description="Timer Interrupt Flag" name="TIF" size="1" start="0">
        <Enum description="Timeout has not yet occurred." name="t0022331" start="0" />
        <Enum description="Timeout has occurred." name="t0022332221" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Load Value Register" name="TIMER[2].LDVAL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x120">
      <BitField description="Timer Start Value" name="TSV" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Current Timer Value Register" name="TIMER[2].CVAL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x124">
      <BitField description="Current Timer Value" name="TVL" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Control Register" name="TIMER[2].TCTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x128">
      <BitField description="Timer Enable" name="TEN" size="1" start="0">
        <Enum description="Timer n is disabled." name="t02981" start="0" />
        <Enum description="Timer n is enabled." name="t008981" start="0x1" />
      </BitField>
      <BitField description="Timer Interrupt Enable" name="TIE" size="1" start="1">
        <Enum description="Interrupt requests from Timer n are disabled." name="t0331" start="0" />
        <Enum description="Interrupt is requested whenever TIF is set." name="t077711" start="0x1" />
      </BitField>
      <BitField description="Chain Mode" name="CHN" size="1" start="2">
        <Enum description="Timer is not chained." name="timer0001" start="0" />
        <Enum description="Timer is chained to a previous timer. For example, for channel 2, if this field is set, Timer 2 is chained to Timer 1." name="timer0081" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Flag Register" name="TIMER[2].TFLG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x12C">
      <BitField description="Timer Interrupt Flag" name="TIF" size="1" start="0">
        <Enum description="Timeout has not yet occurred." name="t0022331" start="0" />
        <Enum description="Timeout has occurred." name="t0022332221" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Load Value Register" name="TIMER[3].LDVAL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x130">
      <BitField description="Timer Start Value" name="TSV" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Current Timer Value Register" name="TIMER[3].CVAL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x134">
      <BitField description="Current Timer Value" name="TVL" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Control Register" name="TIMER[3].TCTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x138">
      <BitField description="Timer Enable" name="TEN" size="1" start="0">
        <Enum description="Timer n is disabled." name="t02981" start="0" />
        <Enum description="Timer n is enabled." name="t008981" start="0x1" />
      </BitField>
      <BitField description="Timer Interrupt Enable" name="TIE" size="1" start="1">
        <Enum description="Interrupt requests from Timer n are disabled." name="t0331" start="0" />
        <Enum description="Interrupt is requested whenever TIF is set." name="t077711" start="0x1" />
      </BitField>
      <BitField description="Chain Mode" name="CHN" size="1" start="2">
        <Enum description="Timer is not chained." name="timer0001" start="0" />
        <Enum description="Timer is chained to a previous timer. For example, for channel 2, if this field is set, Timer 2 is chained to Timer 1." name="timer0081" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Flag Register" name="TIMER[3].TFLG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x13C">
      <BitField description="Timer Interrupt Flag" name="TIF" size="1" start="0">
        <Enum description="Timeout has not yet occurred." name="t0022331" start="0" />
        <Enum description="Timeout has occurred." name="t0022332221" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="IOMUXC" name="IOMUXC_SNVS_GPR" start="0x400A4000">
    <Register access="ReadOnly" description="GPR0 General Purpose Register" name="IOMUXC_SNVS_GPR_GPR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x0" />
    <Register access="ReadOnly" description="GPR1 General Purpose Register" name="IOMUXC_SNVS_GPR_GPR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4" />
    <Register access="ReadOnly" description="GPR2 General Purpose Register" name="IOMUXC_SNVS_GPR_GPR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8" />
    <Register access="Read/Write" description="GPR3 General Purpose Register" name="IOMUXC_SNVS_GPR_GPR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Set to enable LPSR mode." name="LPSR_MODE_ENABLE" size="1" start="0">
        <Enum description="SNVS domain will reset when system reset happens" name="LPSR_MODE_ENABLE_0" start="0" />
        <Enum description="SNVS domain will only reset with SNVS POR" name="LPSR_MODE_ENABLE_1" start="0x1" />
      </BitField>
      <BitField description="DCDC captured status clear" name="DCDC_STATUS_CAPT_CLR" size="1" start="1" />
      <BitField description="POR_B pad control" name="POR_PULL_TYPE" size="2" start="2">
        <Enum description="100 Ohm pull up enabled for POR_B always" name="POR_PULL_TYPE_0" start="0" />
        <Enum description="Disable pull in SNVS mode, 100 Ohm pull up enabled otherwise" name="POR_PULL_TYPE_1" start="0x1" />
        <Enum description="Disable pull of POR_B always" name="POR_PULL_TYPE_2" start="0x2" />
        <Enum description="100 Ohm pull down enabled in SNVS mode, 100 Ohm pull up enabled otherwise" name="POR_PULL_TYPE_3" start="0x3" />
      </BitField>
      <BitField description="DCDC_IN low voltage detect." name="DCDC_IN_LOW_VOL" size="1" start="16">
        <Enum description="DCDC_IN is ok" name="DCDC_IN_LOW_VOL_0" start="0" />
        <Enum description="DCDC_IN is too low" name="DCDC_IN_LOW_VOL_1" start="0x1" />
      </BitField>
      <BitField description="DCDC output over current alert" name="DCDC_OVER_CUR" size="1" start="17">
        <Enum description="No over current detected" name="DCDC_OVER_CUR_0" start="0" />
        <Enum description="Over current detected" name="DCDC_OVER_CUR_1" start="0x1" />
      </BitField>
      <BitField description="DCDC output over voltage alert" name="DCDC_OVER_VOL" size="1" start="18">
        <Enum description="No over voltage detected" name="DCDC_OVER_VOL_0" start="0" />
        <Enum description="Over voltage detected" name="DCDC_OVER_VOL_1" start="0x1" />
      </BitField>
      <BitField description="DCDC status OK" name="DCDC_STS_DC_OK" size="1" start="19">
        <Enum description="DCDC is ramping up and not ready" name="DCDC_STS_DC_OK_0" start="0" />
        <Enum description="DCDC is ready" name="DCDC_STS_DC_OK_1" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="IOMUXC_SNVS" name="IOMUXC_SNVS" start="0x400A8000">
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_PMIC_ON_REQ SW MUX Control Register" name="IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: SNVS_LP_PMIC_ON_REQ of instance: snvs_lp" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO5_IO01 of instance: gpio5" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad PMIC_ON_REQ" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_TEST_MODE SW PAD Control Register" name="IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE" reset_mask="0xFFFFFFFF" reset_value="0x30A0" size="4" start="+0xC">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="medium(100MHz)" name="SPEED" start="0x2" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_POR_B SW PAD Control Register" name="IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B" reset_mask="0xFFFFFFFF" reset_value="0x1B0A0" size="4" start="+0x10">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="medium(100MHz)" name="SPEED" start="0x2" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_ONOFF SW PAD Control Register" name="IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF" reset_mask="0xFFFFFFFF" reset_value="0x1B0A0" size="4" start="+0x14">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="medium(100MHz)" name="SPEED" start="0x2" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_PMIC_ON_REQ SW PAD Control Register" name="IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ" reset_mask="0xFFFFFFFF" reset_value="0xB8A0" size="4" start="+0x1C">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="medium(100MHz)" name="SPEED" start="0x2" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="IOMUXC_GPR" name="IOMUXC_GPR" start="0x400AC000">
    <Register access="ReadOnly" description="GPR0 General Purpose Register" name="IOMUXC_GPR_GPR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x0" />
    <Register access="Read/Write" description="GPR1 General Purpose Register" name="IOMUXC_GPR_GPR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="SAI1 MCLK1 source select" name="SAI1_MCLK1_SEL" size="3" start="0">
        <Enum description="ccm.ssi1_clk_root" name="SAI1_MCLK1_SEL_0" start="0" />
        <Enum description="ccm.ssi2_clk_root" name="SAI1_MCLK1_SEL_1" start="0x1" />
        <Enum description="ccm.ssi3_clk_root" name="SAI1_MCLK1_SEL_2" start="0x2" />
        <Enum description="iomux.sai1_ipg_clk_sai_mclk" name="SAI1_MCLK1_SEL_3" start="0x3" />
        <Enum description="iomux.sai2_ipg_clk_sai_mclk" name="SAI1_MCLK1_SEL_4" start="0x4" />
        <Enum description="iomux.sai3_ipg_clk_sai_mclk" name="SAI1_MCLK1_SEL_5" start="0x5" />
      </BitField>
      <BitField description="SAI1 MCLK2 source select" name="SAI1_MCLK2_SEL" size="3" start="3">
        <Enum description="ccm.ssi1_clk_root" name="SAI1_MCLK2_SEL_0" start="0" />
        <Enum description="ccm.ssi2_clk_root" name="SAI1_MCLK2_SEL_1" start="0x1" />
        <Enum description="ccm.ssi3_clk_root" name="SAI1_MCLK2_SEL_2" start="0x2" />
        <Enum description="iomux.sai1_ipg_clk_sai_mclk" name="SAI1_MCLK2_SEL_3" start="0x3" />
        <Enum description="iomux.sai2_ipg_clk_sai_mclk" name="SAI1_MCLK2_SEL_4" start="0x4" />
        <Enum description="iomux.sai3_ipg_clk_sai_mclk" name="SAI1_MCLK2_SEL_5" start="0x5" />
      </BitField>
      <BitField description="SAI1 MCLK3 source select" name="SAI1_MCLK3_SEL" size="2" start="6">
        <Enum description="ccm.spdif0_clk_root" name="SAI1_MCLK3_SEL_0" start="0" />
        <Enum description="SPDIF_EXT_CLK" name="SAI1_MCLK3_SEL_1" start="0x1" />
        <Enum description="spdif.spdif_srclk" name="SAI1_MCLK3_SEL_2" start="0x2" />
        <Enum description="spdif.spdif_outclock" name="SAI1_MCLK3_SEL_3" start="0x3" />
      </BitField>
      <BitField description="SAI2 MCLK3 source select" name="SAI2_MCLK3_SEL" size="2" start="8">
        <Enum description="ccm.spdif0_clk_root" name="SAI2_MCLK3_SEL_0" start="0" />
        <Enum description="SPDIF_EXT_CLK" name="SAI2_MCLK3_SEL_1" start="0x1" />
        <Enum description="spdif.spdif_srclk" name="SAI2_MCLK3_SEL_2" start="0x2" />
        <Enum description="spdif.spdif_outclock" name="SAI2_MCLK3_SEL_3" start="0x3" />
      </BitField>
      <BitField description="SAI3 MCLK3 source select" name="SAI3_MCLK3_SEL" size="2" start="10">
        <Enum description="ccm.spdif0_clk_root" name="SAI3_MCLK3_SEL_0" start="0" />
        <Enum description="SPDIF_EXT_CLK" name="SAI3_MCLK3_SEL_1" start="0x1" />
        <Enum description="spdif.spdif_srclk" name="SAI3_MCLK3_SEL_2" start="0x2" />
        <Enum description="spdif.spdif_outclock" name="SAI3_MCLK3_SEL_3" start="0x3" />
      </BitField>
      <BitField description="Global Interrupt" name="GINT" size="1" start="12">
        <Enum description="Global interrupt request is not asserted" name="GINT_0" start="0" />
        <Enum description="Global interrupt request is asserted" name="GINT_1" start="0x1" />
      </BitField>
      <BitField description="sai1.MCLK signal direction control" name="SAI1_MCLK_DIR" size="1" start="19">
        <Enum description="sai1.MCLK is input signal" name="SAI1_MCLK_DIR_0" start="0" />
        <Enum description="sai1.MCLK is output signal" name="SAI1_MCLK_DIR_1" start="0x1" />
      </BitField>
      <BitField description="sai2.MCLK signal direction control" name="SAI2_MCLK_DIR" size="1" start="20">
        <Enum description="sai2.MCLK is input signal" name="SAI2_MCLK_DIR_0" start="0" />
        <Enum description="sai2.MCLK is output signal" name="SAI2_MCLK_DIR_1" start="0x1" />
      </BitField>
      <BitField description="sai3.MCLK signal direction control" name="SAI3_MCLK_DIR" size="1" start="21">
        <Enum description="sai3.MCLK is input signal" name="SAI3_MCLK_DIR_0" start="0" />
        <Enum description="sai3.MCLK is output signal" name="SAI3_MCLK_DIR_1" start="0x1" />
      </BitField>
      <BitField description="Exclusive monitor response select of illegal command" name="EXC_MON" size="1" start="22">
        <Enum description="OKAY response" name="EXC_MON_0" start="0" />
        <Enum description="SLVError response" name="EXC_MON_1" start="0x1" />
      </BitField>
      <BitField description="Arm CM7 platform AHB clock enable" name="CM7_FORCE_HCLK_EN" size="1" start="31">
        <Enum description="AHB clock is not running (gated) when CM7 is sleeping and TCM is not accessible" name="CM7_FORCE_HCLK_EN_0" start="0" />
        <Enum description="AHB clock is running (enabled) when CM7 is sleeping and TCM is accessible" name="CM7_FORCE_HCLK_EN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPR2 General Purpose Register" name="IOMUXC_GPR_GPR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="Enable power saving features on L2 memory" name="L2_MEM_EN_POWERSAVING" size="1" start="12">
        <Enum description="Enters power saving mode only when chip is in SUSPEND mode" name="L2_MEM_EN_POWERSAVING_0" start="0" />
        <Enum description="Controlled by L2_MEM_DEEPSLEEP bitfield" name="L2_MEM_EN_POWERSAVING_1" start="0x1" />
      </BitField>
      <BitField description="Automatically gate off RAM clock when RAM is not accessed." name="RAM_AUTO_CLK_GATING_EN" size="1" start="13">
        <Enum description="disable automatically gate off RAM clock" name="RAM_AUTO_CLK_GATING_EN_0" start="0" />
        <Enum description="enable automatically gate off RAM clock" name="RAM_AUTO_CLK_GATING_EN_1" start="0x1" />
      </BitField>
      <BitField description="This bit controls how memory (OCRAM) enters Deep Sleep mode (shutdown periphery power, but maintain memory contents, outputs of memory are pulled low" name="L2_MEM_DEEPSLEEP" size="1" start="14">
        <Enum description="No force sleep control supported, memory deep sleep mode only entered when whole system in stop mode (OCRAM in normal mode)" name="L2_MEM_DEEPSLEEP_0" start="0" />
        <Enum description="Force memory into deep sleep mode (OCRAM in power saving mode)" name="L2_MEM_DEEPSLEEP_1" start="0x1" />
      </BitField>
      <BitField description="Divider ratio control for mclk from hmclk. mclk frequency = 1/(n+1) * hmclk frequency." name="MQS_CLK_DIV" size="8" start="16">
        <Enum description="mclk frequency = 1/1 * hmclk frequency" name="DIVIDE_1" start="0" />
        <Enum description="mclk frequency = 1/2 * hmclk frequency" name="DIVIDE_2" start="0x1" />
        <Enum description="mclk frequency = 1/3 * hmclk frequency" name="DIVIDE_3" start="0x2" />
        <Enum description="mclk frequency = 1/4 * hmclk frequency" name="DIVIDE_4" start="0x3" />
        <Enum description="mclk frequency = 1/5 * hmclk frequency" name="DIVIDE_5" start="0x4" />
        <Enum description="mclk frequency = 1/6 * hmclk frequency" name="DIVIDE_6" start="0x5" />
        <Enum description="mclk frequency = 1/7 * hmclk frequency" name="DIVIDE_7" start="0x6" />
        <Enum description="mclk frequency = 1/8 * hmclk frequency" name="DIVIDE_8" start="0x7" />
        <Enum description="mclk frequency = 1/9 * hmclk frequency" name="DIVIDE_9" start="0x8" />
        <Enum description="mclk frequency = 1/10 * hmclk frequency" name="DIVIDE_10" start="0x9" />
        <Enum description="mclk frequency = 1/11 * hmclk frequency" name="DIVIDE_11" start="0xA" />
        <Enum description="mclk frequency = 1/12 * hmclk frequency" name="DIVIDE_12" start="0xB" />
        <Enum description="mclk frequency = 1/13 * hmclk frequency" name="DIVIDE_13" start="0xC" />
        <Enum description="mclk frequency = 1/14 * hmclk frequency" name="DIVIDE_14" start="0xD" />
        <Enum description="mclk frequency = 1/15 * hmclk frequency" name="DIVIDE_15" start="0xE" />
        <Enum description="mclk frequency = 1/16 * hmclk frequency" name="DIVIDE_16" start="0xF" />
        <Enum description="mclk frequency = 1/17 * hmclk frequency" name="DIVIDE_17" start="0x10" />
        <Enum description="mclk frequency = 1/18 * hmclk frequency" name="DIVIDE_18" start="0x11" />
        <Enum description="mclk frequency = 1/19 * hmclk frequency" name="DIVIDE_19" start="0x12" />
        <Enum description="mclk frequency = 1/20 * hmclk frequency" name="DIVIDE_20" start="0x13" />
        <Enum description="mclk frequency = 1/21 * hmclk frequency" name="DIVIDE_21" start="0x14" />
        <Enum description="mclk frequency = 1/22 * hmclk frequency" name="DIVIDE_22" start="0x15" />
        <Enum description="mclk frequency = 1/23 * hmclk frequency" name="DIVIDE_23" start="0x16" />
        <Enum description="mclk frequency = 1/24 * hmclk frequency" name="DIVIDE_24" start="0x17" />
        <Enum description="mclk frequency = 1/25 * hmclk frequency" name="DIVIDE_25" start="0x18" />
        <Enum description="mclk frequency = 1/26 * hmclk frequency" name="DIVIDE_26" start="0x19" />
        <Enum description="mclk frequency = 1/27 * hmclk frequency" name="DIVIDE_27" start="0x1A" />
        <Enum description="mclk frequency = 1/28 * hmclk frequency" name="DIVIDE_28" start="0x1B" />
        <Enum description="mclk frequency = 1/29 * hmclk frequency" name="DIVIDE_29" start="0x1C" />
        <Enum description="mclk frequency = 1/30 * hmclk frequency" name="DIVIDE_30" start="0x1D" />
        <Enum description="mclk frequency = 1/31 * hmclk frequency" name="DIVIDE_31" start="0x1E" />
        <Enum description="mclk frequency = 1/32 * hmclk frequency" name="DIVIDE_32" start="0x1F" />
        <Enum description="mclk frequency = 1/33 * hmclk frequency" name="DIVIDE_33" start="0x20" />
        <Enum description="mclk frequency = 1/34 * hmclk frequency" name="DIVIDE_34" start="0x21" />
        <Enum description="mclk frequency = 1/35 * hmclk frequency" name="DIVIDE_35" start="0x22" />
        <Enum description="mclk frequency = 1/36 * hmclk frequency" name="DIVIDE_36" start="0x23" />
        <Enum description="mclk frequency = 1/37 * hmclk frequency" name="DIVIDE_37" start="0x24" />
        <Enum description="mclk frequency = 1/38 * hmclk frequency" name="DIVIDE_38" start="0x25" />
        <Enum description="mclk frequency = 1/39 * hmclk frequency" name="DIVIDE_39" start="0x26" />
        <Enum description="mclk frequency = 1/40 * hmclk frequency" name="DIVIDE_40" start="0x27" />
        <Enum description="mclk frequency = 1/41 * hmclk frequency" name="DIVIDE_41" start="0x28" />
        <Enum description="mclk frequency = 1/42 * hmclk frequency" name="DIVIDE_42" start="0x29" />
        <Enum description="mclk frequency = 1/43 * hmclk frequency" name="DIVIDE_43" start="0x2A" />
        <Enum description="mclk frequency = 1/44 * hmclk frequency" name="DIVIDE_44" start="0x2B" />
        <Enum description="mclk frequency = 1/45 * hmclk frequency" name="DIVIDE_45" start="0x2C" />
        <Enum description="mclk frequency = 1/46 * hmclk frequency" name="DIVIDE_46" start="0x2D" />
        <Enum description="mclk frequency = 1/47 * hmclk frequency" name="DIVIDE_47" start="0x2E" />
        <Enum description="mclk frequency = 1/48 * hmclk frequency" name="DIVIDE_48" start="0x2F" />
        <Enum description="mclk frequency = 1/49 * hmclk frequency" name="DIVIDE_49" start="0x30" />
        <Enum description="mclk frequency = 1/50 * hmclk frequency" name="DIVIDE_50" start="0x31" />
        <Enum description="mclk frequency = 1/51 * hmclk frequency" name="DIVIDE_51" start="0x32" />
        <Enum description="mclk frequency = 1/52 * hmclk frequency" name="DIVIDE_52" start="0x33" />
        <Enum description="mclk frequency = 1/53 * hmclk frequency" name="DIVIDE_53" start="0x34" />
        <Enum description="mclk frequency = 1/54 * hmclk frequency" name="DIVIDE_54" start="0x35" />
        <Enum description="mclk frequency = 1/55 * hmclk frequency" name="DIVIDE_55" start="0x36" />
        <Enum description="mclk frequency = 1/56 * hmclk frequency" name="DIVIDE_56" start="0x37" />
        <Enum description="mclk frequency = 1/57 * hmclk frequency" name="DIVIDE_57" start="0x38" />
        <Enum description="mclk frequency = 1/58 * hmclk frequency" name="DIVIDE_58" start="0x39" />
        <Enum description="mclk frequency = 1/59 * hmclk frequency" name="DIVIDE_59" start="0x3A" />
        <Enum description="mclk frequency = 1/60 * hmclk frequency" name="DIVIDE_60" start="0x3B" />
        <Enum description="mclk frequency = 1/61 * hmclk frequency" name="DIVIDE_61" start="0x3C" />
        <Enum description="mclk frequency = 1/62 * hmclk frequency" name="DIVIDE_62" start="0x3D" />
        <Enum description="mclk frequency = 1/63 * hmclk frequency" name="DIVIDE_63" start="0x3E" />
        <Enum description="mclk frequency = 1/64 * hmclk frequency" name="DIVIDE_64" start="0x3F" />
        <Enum description="mclk frequency = 1/65 * hmclk frequency" name="DIVIDE_65" start="0x40" />
        <Enum description="mclk frequency = 1/66 * hmclk frequency" name="DIVIDE_66" start="0x41" />
        <Enum description="mclk frequency = 1/67 * hmclk frequency" name="DIVIDE_67" start="0x42" />
        <Enum description="mclk frequency = 1/68 * hmclk frequency" name="DIVIDE_68" start="0x43" />
        <Enum description="mclk frequency = 1/69 * hmclk frequency" name="DIVIDE_69" start="0x44" />
        <Enum description="mclk frequency = 1/70 * hmclk frequency" name="DIVIDE_70" start="0x45" />
        <Enum description="mclk frequency = 1/71 * hmclk frequency" name="DIVIDE_71" start="0x46" />
        <Enum description="mclk frequency = 1/72 * hmclk frequency" name="DIVIDE_72" start="0x47" />
        <Enum description="mclk frequency = 1/73 * hmclk frequency" name="DIVIDE_73" start="0x48" />
        <Enum description="mclk frequency = 1/74 * hmclk frequency" name="DIVIDE_74" start="0x49" />
        <Enum description="mclk frequency = 1/75 * hmclk frequency" name="DIVIDE_75" start="0x4A" />
        <Enum description="mclk frequency = 1/76 * hmclk frequency" name="DIVIDE_76" start="0x4B" />
        <Enum description="mclk frequency = 1/77 * hmclk frequency" name="DIVIDE_77" start="0x4C" />
        <Enum description="mclk frequency = 1/78 * hmclk frequency" name="DIVIDE_78" start="0x4D" />
        <Enum description="mclk frequency = 1/79 * hmclk frequency" name="DIVIDE_79" start="0x4E" />
        <Enum description="mclk frequency = 1/80 * hmclk frequency" name="DIVIDE_80" start="0x4F" />
        <Enum description="mclk frequency = 1/81 * hmclk frequency" name="DIVIDE_81" start="0x50" />
        <Enum description="mclk frequency = 1/82 * hmclk frequency" name="DIVIDE_82" start="0x51" />
        <Enum description="mclk frequency = 1/83 * hmclk frequency" name="DIVIDE_83" start="0x52" />
        <Enum description="mclk frequency = 1/84 * hmclk frequency" name="DIVIDE_84" start="0x53" />
        <Enum description="mclk frequency = 1/85 * hmclk frequency" name="DIVIDE_85" start="0x54" />
        <Enum description="mclk frequency = 1/86 * hmclk frequency" name="DIVIDE_86" start="0x55" />
        <Enum description="mclk frequency = 1/87 * hmclk frequency" name="DIVIDE_87" start="0x56" />
        <Enum description="mclk frequency = 1/88 * hmclk frequency" name="DIVIDE_88" start="0x57" />
        <Enum description="mclk frequency = 1/89 * hmclk frequency" name="DIVIDE_89" start="0x58" />
        <Enum description="mclk frequency = 1/90 * hmclk frequency" name="DIVIDE_90" start="0x59" />
        <Enum description="mclk frequency = 1/91 * hmclk frequency" name="DIVIDE_91" start="0x5A" />
        <Enum description="mclk frequency = 1/92 * hmclk frequency" name="DIVIDE_92" start="0x5B" />
        <Enum description="mclk frequency = 1/93 * hmclk frequency" name="DIVIDE_93" start="0x5C" />
        <Enum description="mclk frequency = 1/94 * hmclk frequency" name="DIVIDE_94" start="0x5D" />
        <Enum description="mclk frequency = 1/95 * hmclk frequency" name="DIVIDE_95" start="0x5E" />
        <Enum description="mclk frequency = 1/96 * hmclk frequency" name="DIVIDE_96" start="0x5F" />
        <Enum description="mclk frequency = 1/97 * hmclk frequency" name="DIVIDE_97" start="0x60" />
        <Enum description="mclk frequency = 1/98 * hmclk frequency" name="DIVIDE_98" start="0x61" />
        <Enum description="mclk frequency = 1/99 * hmclk frequency" name="DIVIDE_99" start="0x62" />
        <Enum description="mclk frequency = 1/100 * hmclk frequency" name="DIVIDE_100" start="0x63" />
        <Enum description="mclk frequency = 1/101 * hmclk frequency" name="DIVIDE_101" start="0x64" />
        <Enum description="mclk frequency = 1/102 * hmclk frequency" name="DIVIDE_102" start="0x65" />
        <Enum description="mclk frequency = 1/103 * hmclk frequency" name="DIVIDE_103" start="0x66" />
        <Enum description="mclk frequency = 1/104 * hmclk frequency" name="DIVIDE_104" start="0x67" />
        <Enum description="mclk frequency = 1/105 * hmclk frequency" name="DIVIDE_105" start="0x68" />
        <Enum description="mclk frequency = 1/106 * hmclk frequency" name="DIVIDE_106" start="0x69" />
        <Enum description="mclk frequency = 1/107 * hmclk frequency" name="DIVIDE_107" start="0x6A" />
        <Enum description="mclk frequency = 1/108 * hmclk frequency" name="DIVIDE_108" start="0x6B" />
        <Enum description="mclk frequency = 1/109 * hmclk frequency" name="DIVIDE_109" start="0x6C" />
        <Enum description="mclk frequency = 1/110 * hmclk frequency" name="DIVIDE_110" start="0x6D" />
        <Enum description="mclk frequency = 1/111 * hmclk frequency" name="DIVIDE_111" start="0x6E" />
        <Enum description="mclk frequency = 1/112 * hmclk frequency" name="DIVIDE_112" start="0x6F" />
        <Enum description="mclk frequency = 1/113 * hmclk frequency" name="DIVIDE_113" start="0x70" />
        <Enum description="mclk frequency = 1/114 * hmclk frequency" name="DIVIDE_114" start="0x71" />
        <Enum description="mclk frequency = 1/115 * hmclk frequency" name="DIVIDE_115" start="0x72" />
        <Enum description="mclk frequency = 1/116 * hmclk frequency" name="DIVIDE_116" start="0x73" />
        <Enum description="mclk frequency = 1/117 * hmclk frequency" name="DIVIDE_117" start="0x74" />
        <Enum description="mclk frequency = 1/118 * hmclk frequency" name="DIVIDE_118" start="0x75" />
        <Enum description="mclk frequency = 1/119 * hmclk frequency" name="DIVIDE_119" start="0x76" />
        <Enum description="mclk frequency = 1/120 * hmclk frequency" name="DIVIDE_120" start="0x77" />
        <Enum description="mclk frequency = 1/121 * hmclk frequency" name="DIVIDE_121" start="0x78" />
        <Enum description="mclk frequency = 1/122 * hmclk frequency" name="DIVIDE_122" start="0x79" />
        <Enum description="mclk frequency = 1/123 * hmclk frequency" name="DIVIDE_123" start="0x7A" />
        <Enum description="mclk frequency = 1/124 * hmclk frequency" name="DIVIDE_124" start="0x7B" />
        <Enum description="mclk frequency = 1/125 * hmclk frequency" name="DIVIDE_125" start="0x7C" />
        <Enum description="mclk frequency = 1/126 * hmclk frequency" name="DIVIDE_126" start="0x7D" />
        <Enum description="mclk frequency = 1/127 * hmclk frequency" name="DIVIDE_127" start="0x7E" />
        <Enum description="mclk frequency = 1/128 * hmclk frequency" name="DIVIDE_128" start="0x7F" />
        <Enum description="mclk frequency = 1/129 * hmclk frequency" name="DIVIDE_129" start="0x80" />
        <Enum description="mclk frequency = 1/130 * hmclk frequency" name="DIVIDE_130" start="0x81" />
        <Enum description="mclk frequency = 1/131 * hmclk frequency" name="DIVIDE_131" start="0x82" />
        <Enum description="mclk frequency = 1/132 * hmclk frequency" name="DIVIDE_132" start="0x83" />
        <Enum description="mclk frequency = 1/133 * hmclk frequency" name="DIVIDE_133" start="0x84" />
        <Enum description="mclk frequency = 1/134 * hmclk frequency" name="DIVIDE_134" start="0x85" />
        <Enum description="mclk frequency = 1/135 * hmclk frequency" name="DIVIDE_135" start="0x86" />
        <Enum description="mclk frequency = 1/136 * hmclk frequency" name="DIVIDE_136" start="0x87" />
        <Enum description="mclk frequency = 1/137 * hmclk frequency" name="DIVIDE_137" start="0x88" />
        <Enum description="mclk frequency = 1/138 * hmclk frequency" name="DIVIDE_138" start="0x89" />
        <Enum description="mclk frequency = 1/139 * hmclk frequency" name="DIVIDE_139" start="0x8A" />
        <Enum description="mclk frequency = 1/140 * hmclk frequency" name="DIVIDE_140" start="0x8B" />
        <Enum description="mclk frequency = 1/141 * hmclk frequency" name="DIVIDE_141" start="0x8C" />
        <Enum description="mclk frequency = 1/142 * hmclk frequency" name="DIVIDE_142" start="0x8D" />
        <Enum description="mclk frequency = 1/143 * hmclk frequency" name="DIVIDE_143" start="0x8E" />
        <Enum description="mclk frequency = 1/144 * hmclk frequency" name="DIVIDE_144" start="0x8F" />
        <Enum description="mclk frequency = 1/145 * hmclk frequency" name="DIVIDE_145" start="0x90" />
        <Enum description="mclk frequency = 1/146 * hmclk frequency" name="DIVIDE_146" start="0x91" />
        <Enum description="mclk frequency = 1/147 * hmclk frequency" name="DIVIDE_147" start="0x92" />
        <Enum description="mclk frequency = 1/148 * hmclk frequency" name="DIVIDE_148" start="0x93" />
        <Enum description="mclk frequency = 1/149 * hmclk frequency" name="DIVIDE_149" start="0x94" />
        <Enum description="mclk frequency = 1/150 * hmclk frequency" name="DIVIDE_150" start="0x95" />
        <Enum description="mclk frequency = 1/151 * hmclk frequency" name="DIVIDE_151" start="0x96" />
        <Enum description="mclk frequency = 1/152 * hmclk frequency" name="DIVIDE_152" start="0x97" />
        <Enum description="mclk frequency = 1/153 * hmclk frequency" name="DIVIDE_153" start="0x98" />
        <Enum description="mclk frequency = 1/154 * hmclk frequency" name="DIVIDE_154" start="0x99" />
        <Enum description="mclk frequency = 1/155 * hmclk frequency" name="DIVIDE_155" start="0x9A" />
        <Enum description="mclk frequency = 1/156 * hmclk frequency" name="DIVIDE_156" start="0x9B" />
        <Enum description="mclk frequency = 1/157 * hmclk frequency" name="DIVIDE_157" start="0x9C" />
        <Enum description="mclk frequency = 1/158 * hmclk frequency" name="DIVIDE_158" start="0x9D" />
        <Enum description="mclk frequency = 1/159 * hmclk frequency" name="DIVIDE_159" start="0x9E" />
        <Enum description="mclk frequency = 1/160 * hmclk frequency" name="DIVIDE_160" start="0x9F" />
        <Enum description="mclk frequency = 1/161 * hmclk frequency" name="DIVIDE_161" start="0xA0" />
        <Enum description="mclk frequency = 1/162 * hmclk frequency" name="DIVIDE_162" start="0xA1" />
        <Enum description="mclk frequency = 1/163 * hmclk frequency" name="DIVIDE_163" start="0xA2" />
        <Enum description="mclk frequency = 1/164 * hmclk frequency" name="DIVIDE_164" start="0xA3" />
        <Enum description="mclk frequency = 1/165 * hmclk frequency" name="DIVIDE_165" start="0xA4" />
        <Enum description="mclk frequency = 1/166 * hmclk frequency" name="DIVIDE_166" start="0xA5" />
        <Enum description="mclk frequency = 1/167 * hmclk frequency" name="DIVIDE_167" start="0xA6" />
        <Enum description="mclk frequency = 1/168 * hmclk frequency" name="DIVIDE_168" start="0xA7" />
        <Enum description="mclk frequency = 1/169 * hmclk frequency" name="DIVIDE_169" start="0xA8" />
        <Enum description="mclk frequency = 1/170 * hmclk frequency" name="DIVIDE_170" start="0xA9" />
        <Enum description="mclk frequency = 1/171 * hmclk frequency" name="DIVIDE_171" start="0xAA" />
        <Enum description="mclk frequency = 1/172 * hmclk frequency" name="DIVIDE_172" start="0xAB" />
        <Enum description="mclk frequency = 1/173 * hmclk frequency" name="DIVIDE_173" start="0xAC" />
        <Enum description="mclk frequency = 1/174 * hmclk frequency" name="DIVIDE_174" start="0xAD" />
        <Enum description="mclk frequency = 1/175 * hmclk frequency" name="DIVIDE_175" start="0xAE" />
        <Enum description="mclk frequency = 1/176 * hmclk frequency" name="DIVIDE_176" start="0xAF" />
        <Enum description="mclk frequency = 1/177 * hmclk frequency" name="DIVIDE_177" start="0xB0" />
        <Enum description="mclk frequency = 1/178 * hmclk frequency" name="DIVIDE_178" start="0xB1" />
        <Enum description="mclk frequency = 1/179 * hmclk frequency" name="DIVIDE_179" start="0xB2" />
        <Enum description="mclk frequency = 1/180 * hmclk frequency" name="DIVIDE_180" start="0xB3" />
        <Enum description="mclk frequency = 1/181 * hmclk frequency" name="DIVIDE_181" start="0xB4" />
        <Enum description="mclk frequency = 1/182 * hmclk frequency" name="DIVIDE_182" start="0xB5" />
        <Enum description="mclk frequency = 1/183 * hmclk frequency" name="DIVIDE_183" start="0xB6" />
        <Enum description="mclk frequency = 1/184 * hmclk frequency" name="DIVIDE_184" start="0xB7" />
        <Enum description="mclk frequency = 1/185 * hmclk frequency" name="DIVIDE_185" start="0xB8" />
        <Enum description="mclk frequency = 1/186 * hmclk frequency" name="DIVIDE_186" start="0xB9" />
        <Enum description="mclk frequency = 1/187 * hmclk frequency" name="DIVIDE_187" start="0xBA" />
        <Enum description="mclk frequency = 1/188 * hmclk frequency" name="DIVIDE_188" start="0xBB" />
        <Enum description="mclk frequency = 1/189 * hmclk frequency" name="DIVIDE_189" start="0xBC" />
        <Enum description="mclk frequency = 1/190 * hmclk frequency" name="DIVIDE_190" start="0xBD" />
        <Enum description="mclk frequency = 1/191 * hmclk frequency" name="DIVIDE_191" start="0xBE" />
        <Enum description="mclk frequency = 1/192 * hmclk frequency" name="DIVIDE_192" start="0xBF" />
        <Enum description="mclk frequency = 1/193 * hmclk frequency" name="DIVIDE_193" start="0xC0" />
        <Enum description="mclk frequency = 1/194 * hmclk frequency" name="DIVIDE_194" start="0xC1" />
        <Enum description="mclk frequency = 1/195 * hmclk frequency" name="DIVIDE_195" start="0xC2" />
        <Enum description="mclk frequency = 1/196 * hmclk frequency" name="DIVIDE_196" start="0xC3" />
        <Enum description="mclk frequency = 1/197 * hmclk frequency" name="DIVIDE_197" start="0xC4" />
        <Enum description="mclk frequency = 1/198 * hmclk frequency" name="DIVIDE_198" start="0xC5" />
        <Enum description="mclk frequency = 1/199 * hmclk frequency" name="DIVIDE_199" start="0xC6" />
        <Enum description="mclk frequency = 1/200 * hmclk frequency" name="DIVIDE_200" start="0xC7" />
        <Enum description="mclk frequency = 1/201 * hmclk frequency" name="DIVIDE_201" start="0xC8" />
        <Enum description="mclk frequency = 1/202 * hmclk frequency" name="DIVIDE_202" start="0xC9" />
        <Enum description="mclk frequency = 1/203 * hmclk frequency" name="DIVIDE_203" start="0xCA" />
        <Enum description="mclk frequency = 1/204 * hmclk frequency" name="DIVIDE_204" start="0xCB" />
        <Enum description="mclk frequency = 1/205 * hmclk frequency" name="DIVIDE_205" start="0xCC" />
        <Enum description="mclk frequency = 1/206 * hmclk frequency" name="DIVIDE_206" start="0xCD" />
        <Enum description="mclk frequency = 1/207 * hmclk frequency" name="DIVIDE_207" start="0xCE" />
        <Enum description="mclk frequency = 1/208 * hmclk frequency" name="DIVIDE_208" start="0xCF" />
        <Enum description="mclk frequency = 1/209 * hmclk frequency" name="DIVIDE_209" start="0xD0" />
        <Enum description="mclk frequency = 1/210 * hmclk frequency" name="DIVIDE_210" start="0xD1" />
        <Enum description="mclk frequency = 1/211 * hmclk frequency" name="DIVIDE_211" start="0xD2" />
        <Enum description="mclk frequency = 1/212 * hmclk frequency" name="DIVIDE_212" start="0xD3" />
        <Enum description="mclk frequency = 1/213 * hmclk frequency" name="DIVIDE_213" start="0xD4" />
        <Enum description="mclk frequency = 1/214 * hmclk frequency" name="DIVIDE_214" start="0xD5" />
        <Enum description="mclk frequency = 1/215 * hmclk frequency" name="DIVIDE_215" start="0xD6" />
        <Enum description="mclk frequency = 1/216 * hmclk frequency" name="DIVIDE_216" start="0xD7" />
        <Enum description="mclk frequency = 1/217 * hmclk frequency" name="DIVIDE_217" start="0xD8" />
        <Enum description="mclk frequency = 1/218 * hmclk frequency" name="DIVIDE_218" start="0xD9" />
        <Enum description="mclk frequency = 1/219 * hmclk frequency" name="DIVIDE_219" start="0xDA" />
        <Enum description="mclk frequency = 1/220 * hmclk frequency" name="DIVIDE_220" start="0xDB" />
        <Enum description="mclk frequency = 1/221 * hmclk frequency" name="DIVIDE_221" start="0xDC" />
        <Enum description="mclk frequency = 1/222 * hmclk frequency" name="DIVIDE_222" start="0xDD" />
        <Enum description="mclk frequency = 1/223 * hmclk frequency" name="DIVIDE_223" start="0xDE" />
        <Enum description="mclk frequency = 1/224 * hmclk frequency" name="DIVIDE_224" start="0xDF" />
        <Enum description="mclk frequency = 1/225 * hmclk frequency" name="DIVIDE_225" start="0xE0" />
        <Enum description="mclk frequency = 1/226 * hmclk frequency" name="DIVIDE_226" start="0xE1" />
        <Enum description="mclk frequency = 1/227 * hmclk frequency" name="DIVIDE_227" start="0xE2" />
        <Enum description="mclk frequency = 1/228 * hmclk frequency" name="DIVIDE_228" start="0xE3" />
        <Enum description="mclk frequency = 1/229 * hmclk frequency" name="DIVIDE_229" start="0xE4" />
        <Enum description="mclk frequency = 1/230 * hmclk frequency" name="DIVIDE_230" start="0xE5" />
        <Enum description="mclk frequency = 1/231 * hmclk frequency" name="DIVIDE_231" start="0xE6" />
        <Enum description="mclk frequency = 1/232 * hmclk frequency" name="DIVIDE_232" start="0xE7" />
        <Enum description="mclk frequency = 1/233 * hmclk frequency" name="DIVIDE_233" start="0xE8" />
        <Enum description="mclk frequency = 1/234 * hmclk frequency" name="DIVIDE_234" start="0xE9" />
        <Enum description="mclk frequency = 1/235 * hmclk frequency" name="DIVIDE_235" start="0xEA" />
        <Enum description="mclk frequency = 1/236 * hmclk frequency" name="DIVIDE_236" start="0xEB" />
        <Enum description="mclk frequency = 1/237 * hmclk frequency" name="DIVIDE_237" start="0xEC" />
        <Enum description="mclk frequency = 1/238 * hmclk frequency" name="DIVIDE_238" start="0xED" />
        <Enum description="mclk frequency = 1/239 * hmclk frequency" name="DIVIDE_239" start="0xEE" />
        <Enum description="mclk frequency = 1/240 * hmclk frequency" name="DIVIDE_240" start="0xEF" />
        <Enum description="mclk frequency = 1/241 * hmclk frequency" name="DIVIDE_241" start="0xF0" />
        <Enum description="mclk frequency = 1/242 * hmclk frequency" name="DIVIDE_242" start="0xF1" />
        <Enum description="mclk frequency = 1/243 * hmclk frequency" name="DIVIDE_243" start="0xF2" />
        <Enum description="mclk frequency = 1/244 * hmclk frequency" name="DIVIDE_244" start="0xF3" />
        <Enum description="mclk frequency = 1/245 * hmclk frequency" name="DIVIDE_245" start="0xF4" />
        <Enum description="mclk frequency = 1/246 * hmclk frequency" name="DIVIDE_246" start="0xF5" />
        <Enum description="mclk frequency = 1/247 * hmclk frequency" name="DIVIDE_247" start="0xF6" />
        <Enum description="mclk frequency = 1/248 * hmclk frequency" name="DIVIDE_248" start="0xF7" />
        <Enum description="mclk frequency = 1/249 * hmclk frequency" name="DIVIDE_249" start="0xF8" />
        <Enum description="mclk frequency = 1/250 * hmclk frequency" name="DIVIDE_250" start="0xF9" />
        <Enum description="mclk frequency = 1/251 * hmclk frequency" name="DIVIDE_251" start="0xFA" />
        <Enum description="mclk frequency = 1/252 * hmclk frequency" name="DIVIDE_252" start="0xFB" />
        <Enum description="mclk frequency = 1/253 * hmclk frequency" name="DIVIDE_253" start="0xFC" />
        <Enum description="mclk frequency = 1/254 * hmclk frequency" name="DIVIDE_254" start="0xFD" />
        <Enum description="mclk frequency = 1/255 * hmclk frequency" name="DIVIDE_255" start="0xFE" />
        <Enum description="mclk frequency = 1/256 * hmclk frequency" name="DIVIDE_256" start="0xFF" />
      </BitField>
      <BitField description="MQS software reset" name="MQS_SW_RST" size="1" start="24">
        <Enum description="Exit software reset for MQS" name="MQS_SW_RST_0" start="0" />
        <Enum description="Enable software reset for MQS" name="MQS_SW_RST_1" start="0x1" />
      </BitField>
      <BitField description="MQS enable." name="MQS_EN" size="1" start="25">
        <Enum description="Disable MQS" name="MQS_EN_0" start="0" />
        <Enum description="Enable MQS" name="MQS_EN_1" start="0x1" />
      </BitField>
      <BitField description="Medium Quality Sound (MQS) Oversample" name="MQS_OVERSAMPLE" size="1" start="26">
        <Enum description="32" name="MQS_OVERSAMPLE_0" start="0" />
        <Enum description="64" name="MQS_OVERSAMPLE_1" start="0x1" />
      </BitField>
      <BitField description="QTIMER1 timer counter freeze" name="QTIMER1_TMR_CNTS_FREEZE" size="1" start="28">
        <Enum description="Timer counter works normally" name="QTIMER1_TMR_CNTS_FREEZE_0" start="0" />
        <Enum description="Reset counter and ouput flags" name="QTIMER1_TMR_CNTS_FREEZE_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPR3 General Purpose Register" name="IOMUXC_GPR_GPR3" reset_mask="0xFFFFFFFF" reset_value="0xFFF0" size="4" start="+0xC">
      <BitField description="Select 128-bit DCP key from 256-bit key from SNVS Master Key" name="DCP_KEY_SEL" size="1" start="4">
        <Enum description="Select [127:0] from SNVS Master Key as DCP key" name="DCP_KEY_SEL_0" start="0" />
        <Enum description="Select [255:128] from SNVS Master Key as DCP key" name="DCP_KEY_SEL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPR4 General Purpose Register" name="IOMUXC_GPR_GPR4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="EDMA stop request" name="EDMA_STOP_REQ" size="1" start="0">
        <Enum description="stop request off" name="EDMA_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="EDMA_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="TRNG stop request" name="TRNG_STOP_REQ" size="1" start="3">
        <Enum description="stop request off" name="TRNG_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="TRNG_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="SAI1 stop request" name="SAI1_STOP_REQ" size="1" start="5">
        <Enum description="stop request off" name="SAI1_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="SAI1_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="SAI2 stop request" name="SAI2_STOP_REQ" size="1" start="6">
        <Enum description="stop request off" name="SAI2_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="SAI2_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="SAI3 stop request" name="SAI3_STOP_REQ" size="1" start="7">
        <Enum description="stop request off" name="SAI3_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="SAI3_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="PIT stop request" name="PIT_STOP_REQ" size="1" start="10">
        <Enum description="stop request off" name="PIT_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="PIT_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="FlexSPI stop request" name="FLEXSPI_STOP_REQ" size="1" start="11">
        <Enum description="stop request off" name="FLEXSPI_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="FLEXSPI_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="FlexIO1 stop request" name="FLEXIO1_STOP_REQ" size="1" start="12">
        <Enum description="stop request off" name="FLEXIO1_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="FLEXIO1_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="EDMA stop acknowledge" name="EDMA_STOP_ACK" size="1" start="16">
        <Enum description="EDMA stop acknowledge is not asserted" name="EDMA_STOP_ACK_0" start="0" />
        <Enum description="EDMA stop acknowledge is asserted (EDMA is in STOP mode)" name="EDMA_STOP_ACK_1" start="0x1" />
      </BitField>
      <BitField description="TRNG stop acknowledge" name="TRNG_STOP_ACK" size="1" start="19">
        <Enum description="TRNG stop acknowledge is not asserted" name="TRNG_STOP_ACK_0" start="0" />
        <Enum description="TRNG stop acknowledge is asserted" name="TRNG_STOP_ACK_1" start="0x1" />
      </BitField>
      <BitField description="SAI1 stop acknowledge" name="SAI1_STOP_ACK" size="1" start="21">
        <Enum description="SAI1 stop acknowledge is not asserted" name="SAI1_STOP_ACK_0" start="0" />
        <Enum description="SAI1 stop acknowledge is asserted" name="SAI1_STOP_ACK_1" start="0x1" />
      </BitField>
      <BitField description="SAI2 stop acknowledge" name="SAI2_STOP_ACK" size="1" start="22">
        <Enum description="SAI2 stop acknowledge is not asserted" name="SAI2_STOP_ACK_0" start="0" />
        <Enum description="SAI2 stop acknowledge is asserted" name="SAI2_STOP_ACK_1" start="0x1" />
      </BitField>
      <BitField description="SAI3 stop acknowledge" name="SAI3_STOP_ACK" size="1" start="23">
        <Enum description="SAI3 stop acknowledge is not asserted" name="SAI3_STOP_ACK_0" start="0" />
        <Enum description="SAI3 stop acknowledge is asserted" name="SAI3_STOP_ACK_1" start="0x1" />
      </BitField>
      <BitField description="PIT stop acknowledge" name="PIT_STOP_ACK" size="1" start="26">
        <Enum description="PIT stop acknowledge is not asserted" name="PIT_STOP_ACK_0" start="0" />
        <Enum description="PIT stop acknowledge is asserted" name="PIT_STOP_ACK_1" start="0x1" />
      </BitField>
      <BitField description="FLEXSPI stop acknowledge" name="FLEXSPI_STOP_ACK" size="1" start="27">
        <Enum description="FLEXSPI stop acknowledge is not asserted" name="FLEXSPI_STOP_ACK_0" start="0" />
        <Enum description="FLEXSPI stop acknowledge is asserted" name="FLEXSPI_STOP_ACK_1" start="0x1" />
      </BitField>
      <BitField description="FLEXIO1 stop acknowledge" name="FLEXIO1_STOP_ACK" size="1" start="28">
        <Enum description="FLEXIO1 stop acknowledge is not asserted" name="FLEXIO1_STOP_ACK_0" start="0" />
        <Enum description="FLEXIO1 stop acknowledge is asserted" name="FLEXIO1_STOP_ACK_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPR5 General Purpose Register" name="IOMUXC_GPR_GPR5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="WDOG1 Timeout Mask" name="WDOG1_MASK" size="1" start="6">
        <Enum description="WDOG1 Timeout behaves normally" name="WDOG1_MASK_0" start="0" />
        <Enum description="WDOG1 Timeout is masked" name="WDOG1_MASK_1" start="0x1" />
      </BitField>
      <BitField description="WDOG2 Timeout Mask" name="WDOG2_MASK" size="1" start="7">
        <Enum description="WDOG2 Timeout behaves normally" name="WDOG2_MASK_0" start="0" />
        <Enum description="WDOG2 Timeout is masked" name="WDOG2_MASK_1" start="0x1" />
      </BitField>
      <BitField description="GPT2 input capture channel 1 source select" name="GPT2_CAPIN1_SEL" size="1" start="23">
        <Enum description="source from GPT2_CAPTURE1" name="GPT2_CAPIN1_SEL_0" start="0" />
        <Enum description="source from ENET_1588_EVENT3_OUT (chnnal 3 of IEEE 1588 timer)" name="GPT2_CAPIN1_SEL_1" start="0x1" />
      </BitField>
      <BitField description="GPT1 1 MHz clock source select" name="VREF_1M_CLK_GPT1" size="1" start="28">
        <Enum description="GPT1 ipg_clk_highfreq driven by IPG_PERCLK. IPG_PERCLK is derived from either BUS clock or OSC_24M clock. See CCM chapter for more information" name="VREF_1M_CLK_GPT1_0" start="0" />
        <Enum description="GPT1 ipg_clk_highfreq driven by anatop 1 MHz clock. Anatop 1M clock is derived from the OSC_RC_24M clock. It has two versions: corrected by 32k clock or un-corrected. See the XTALOSC24M_OSC_CONFIG2 register for more details" name="VREF_1M_CLK_GPT1_1" start="0x1" />
      </BitField>
      <BitField description="GPT2 1 MHz clock source select" name="VREF_1M_CLK_GPT2" size="1" start="29">
        <Enum description="GPT2 ipg_clk_highfreq driven by IPG_PERCLK. IPG_PERCLK is derived from either BUS clock or OSC_24M clock. See CCM chapter for more information" name="VREF_1M_CLK_GPT2_0" start="0" />
        <Enum description="GPT2 ipg_clk_highfreq driven by anatop 1 MHz clock. Anatop 1M clock is derived from the OSC_RC_24M clock. It has two versions: corrected by 32k clock or un-corrected. See the XTALOSC24M_OSC_CONFIG2 register for more details" name="VREF_1M_CLK_GPT2_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPR6 General Purpose Register" name="IOMUXC_GPR_GPR6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="QTIMER1 TMR0 input select" name="QTIMER1_TRM0_INPUT_SEL" size="1" start="0">
        <Enum description="input from IOMUX" name="QTIMER1_TRM0_INPUT_SEL_0" start="0" />
        <Enum description="input from XBAR" name="QTIMER1_TRM0_INPUT_SEL_1" start="0x1" />
      </BitField>
      <BitField description="QTIMER1 TMR1 input select" name="QTIMER1_TRM1_INPUT_SEL" size="1" start="1">
        <Enum description="input from IOMUX" name="QTIMER1_TRM1_INPUT_SEL_0" start="0" />
        <Enum description="input from XBAR" name="QTIMER1_TRM1_INPUT_SEL_1" start="0x1" />
      </BitField>
      <BitField description="QTIMER1 TMR2 input select" name="QTIMER1_TRM2_INPUT_SEL" size="1" start="2">
        <Enum description="input from IOMUX" name="QTIMER1_TRM2_INPUT_SEL_0" start="0" />
        <Enum description="input from XBAR" name="QTIMER1_TRM2_INPUT_SEL_1" start="0x1" />
      </BitField>
      <BitField description="QTIMER1 TMR3 input select" name="QTIMER1_TRM3_INPUT_SEL" size="1" start="3">
        <Enum description="input from IOMUX" name="QTIMER1_TRM3_INPUT_SEL_0" start="0" />
        <Enum description="input from XBAR" name="QTIMER1_TRM3_INPUT_SEL_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT4 function direction select" name="IOMUXC_XBAR_DIR_SEL_4" size="1" start="16">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_4_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_4_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT5 function direction select" name="IOMUXC_XBAR_DIR_SEL_5" size="1" start="17">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_5_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_5_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT6 function direction select" name="IOMUXC_XBAR_DIR_SEL_6" size="1" start="18">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_6_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_6_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT7 function direction select" name="IOMUXC_XBAR_DIR_SEL_7" size="1" start="19">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_7_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_7_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT8 function direction select" name="IOMUXC_XBAR_DIR_SEL_8" size="1" start="20">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_8_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_8_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT9 function direction select" name="IOMUXC_XBAR_DIR_SEL_9" size="1" start="21">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_9_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_9_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT10 function direction select" name="IOMUXC_XBAR_DIR_SEL_10" size="1" start="22">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_10_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_10_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT11 function direction select" name="IOMUXC_XBAR_DIR_SEL_11" size="1" start="23">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_11_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_11_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT12 function direction select" name="IOMUXC_XBAR_DIR_SEL_12" size="1" start="24">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_12_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_12_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT13 function direction select" name="IOMUXC_XBAR_DIR_SEL_13" size="1" start="25">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_13_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_13_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT14 function direction select" name="IOMUXC_XBAR_DIR_SEL_14" size="1" start="26">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_14_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_14_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT15 function direction select" name="IOMUXC_XBAR_DIR_SEL_15" size="1" start="27">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_15_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_15_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT16 function direction select" name="IOMUXC_XBAR_DIR_SEL_16" size="1" start="28">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_16_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_16_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT17 function direction select" name="IOMUXC_XBAR_DIR_SEL_17" size="1" start="29">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_17_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_17_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT18 function direction select" name="IOMUXC_XBAR_DIR_SEL_18" size="1" start="30">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_18_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_18_1" start="0x1" />
      </BitField>
      <BitField description="IOMUXC XBAR_INOUT19 function direction select" name="IOMUXC_XBAR_DIR_SEL_19" size="1" start="31">
        <Enum description="XBAR_INOUT as input" name="IOMUXC_XBAR_DIR_SEL_19_0" start="0" />
        <Enum description="XBAR_INOUT as output" name="IOMUXC_XBAR_DIR_SEL_19_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPR7 General Purpose Register" name="IOMUXC_GPR_GPR7" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="LPI2C1 stop request" name="LPI2C1_STOP_REQ" size="1" start="0">
        <Enum description="stop request off" name="LPI2C1_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="LPI2C1_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="LPI2C2 stop request" name="LPI2C2_STOP_REQ" size="1" start="1">
        <Enum description="stop request off" name="LPI2C2_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="LPI2C2_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="LPSPI1 stop request" name="LPSPI1_STOP_REQ" size="1" start="4">
        <Enum description="stop request off" name="LPSPI1_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="LPSPI1_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="LPSPI2 stop request" name="LPSPI2_STOP_REQ" size="1" start="5">
        <Enum description="stop request off" name="LPSPI2_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="LPSPI2_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="LPUART1 stop request" name="LPUART1_STOP_REQ" size="1" start="8">
        <Enum description="stop request off" name="LPUART1_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="LPUART1_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="LPUART2 stop request" name="LPUART2_STOP_REQ" size="1" start="9">
        <Enum description="stop request off" name="LPUART2_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="LPUART2_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="LPUART3 stop request" name="LPUART3_STOP_REQ" size="1" start="10">
        <Enum description="stop request off" name="LPUART3_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="LPUART3_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="LPUART4 stop request" name="LPUART4_STOP_REQ" size="1" start="11">
        <Enum description="stop request off" name="LPUART4_STOP_REQ_0" start="0" />
        <Enum description="stop request on" name="LPUART4_STOP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="LPI2C1 stop acknowledge" name="LPI2C1_STOP_ACK" size="1" start="16">
        <Enum description="stop acknowledge is not asserted" name="LPI2C1_STOP_ACK_0" start="0" />
        <Enum description="stop acknowledge is asserted (the module is in Stop mode)" name="LPI2C1_STOP_ACK_1" start="0x1" />
      </BitField>
      <BitField description="LPI2C2 stop acknowledge" name="LPI2C2_STOP_ACK" size="1" start="17">
        <Enum description="stop acknowledge is not asserted" name="LPI2C2_STOP_ACK_0" start="0" />
        <Enum description="stop acknowledge is asserted" name="LPI2C2_STOP_ACK_1" start="0x1" />
      </BitField>
      <BitField description="LPSPI1 stop acknowledge" name="LPSPI1_STOP_ACK" size="1" start="20">
        <Enum description="stop acknowledge is not asserted" name="LPSPI1_STOP_ACK_0" start="0" />
        <Enum description="stop acknowledge is asserted" name="LPSPI1_STOP_ACK_1" start="0x1" />
      </BitField>
      <BitField description="LPSPI2 stop acknowledge" name="LPSPI2_STOP_ACK" size="1" start="21">
        <Enum description="stop acknowledge is not asserted" name="LPSPI2_STOP_ACK_0" start="0" />
        <Enum description="stop acknowledge is asserted" name="LPSPI2_STOP_ACK_1" start="0x1" />
      </BitField>
      <BitField description="LPUART1 stop acknowledge" name="LPUART1_STOP_ACK" size="1" start="24">
        <Enum description="stop acknowledge is not asserted" name="LPUART1_STOP_ACK_0" start="0" />
        <Enum description="stop acknowledge is asserted" name="LPUART1_STOP_ACK_1" start="0x1" />
      </BitField>
      <BitField description="LPUART2 stop acknowledge" name="LPUART2_STOP_ACK" size="1" start="25">
        <Enum description="stop acknowledge is not asserted" name="LPUART2_STOP_ACK_0" start="0" />
        <Enum description="stop acknowledge is asserted" name="LPUART2_STOP_ACK_1" start="0x1" />
      </BitField>
      <BitField description="LPUART3 stop acknowledge" name="LPUART3_STOP_ACK" size="1" start="26">
        <Enum description="stop acknowledge is not asserted" name="LPUART3_STOP_ACK_0" start="0" />
        <Enum description="stop acknowledge is asserted" name="LPUART3_STOP_ACK_1" start="0x1" />
      </BitField>
      <BitField description="LPUART4 stop acknowledge" name="LPUART4_STOP_ACK" size="1" start="27">
        <Enum description="stop acknowledge is not asserted" name="LPUART4_STOP_ACK_0" start="0" />
        <Enum description="stop acknowledge is asserted" name="LPUART4_STOP_ACK_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPR8 General Purpose Register" name="IOMUXC_GPR_GPR8" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="LPI2C1 stop mode selection, cannot change when ipg_stop is asserted." name="LPI2C1_IPG_STOP_MODE" size="1" start="0">
        <Enum description="the module is functional in Stop mode" name="LPI2C1_IPG_STOP_MODE_0" start="0" />
        <Enum description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" name="LPI2C1_IPG_STOP_MODE_1" start="0x1" />
      </BitField>
      <BitField description="LPI2C1 ipg_doze mode" name="LPI2C1_IPG_DOZE" size="1" start="1">
        <Enum description="not in doze mode" name="LPI2C1_IPG_DOZE_0" start="0" />
        <Enum description="in doze mode" name="LPI2C1_IPG_DOZE_1" start="0x1" />
      </BitField>
      <BitField description="LPI2C2 stop mode selection, cannot change when ipg_stop is asserted." name="LPI2C2_IPG_STOP_MODE" size="1" start="2">
        <Enum description="the module is functional in Stop mode" name="LPI2C2_IPG_STOP_MODE_0" start="0" />
        <Enum description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" name="LPI2C2_IPG_STOP_MODE_1" start="0x1" />
      </BitField>
      <BitField description="LPI2C2 ipg_doze mode" name="LPI2C2_IPG_DOZE" size="1" start="3">
        <Enum description="not in doze mode" name="LPI2C2_IPG_DOZE_0" start="0" />
        <Enum description="in doze mode" name="LPI2C2_IPG_DOZE_1" start="0x1" />
      </BitField>
      <BitField description="LPSPI1 stop mode selection, cannot change when ipg_stop is asserted." name="LPSPI1_IPG_STOP_MODE" size="1" start="8">
        <Enum description="the module is functional in Stop mode" name="LPSPI1_IPG_STOP_MODE_0" start="0" />
        <Enum description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" name="LPSPI1_IPG_STOP_MODE_1" start="0x1" />
      </BitField>
      <BitField description="LPSPI1 ipg_doze mode" name="LPSPI1_IPG_DOZE" size="1" start="9">
        <Enum description="not in doze mode" name="LPSPI1_IPG_DOZE_0" start="0" />
        <Enum description="in doze mode" name="LPSPI1_IPG_DOZE_1" start="0x1" />
      </BitField>
      <BitField description="LPSPI2 stop mode selection, cannot change when ipg_stop is asserted." name="LPSPI2_IPG_STOP_MODE" size="1" start="10">
        <Enum description="the module is functional in Stop mode" name="LPSPI2_IPG_STOP_MODE_0" start="0" />
        <Enum description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" name="LPSPI2_IPG_STOP_MODE_1" start="0x1" />
      </BitField>
      <BitField description="LPSPI2 ipg_doze mode" name="LPSPI2_IPG_DOZE" size="1" start="11">
        <Enum description="not in doze mode" name="LPSPI2_IPG_DOZE_0" start="0" />
        <Enum description="in doze mode" name="LPSPI2_IPG_DOZE_1" start="0x1" />
      </BitField>
      <BitField description="LPUART1 stop mode selection, cannot change when ipg_stop is asserted." name="LPUART1_IPG_STOP_MODE" size="1" start="16">
        <Enum description="the module is functional in Stop mode" name="LPUART1_IPG_STOP_MODE_0" start="0" />
        <Enum description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" name="LPUART1_IPG_STOP_MODE_1" start="0x1" />
      </BitField>
      <BitField description="LPUART1 ipg_doze mode" name="LPUART1_IPG_DOZE" size="1" start="17">
        <Enum description="not in doze mode" name="LPUART1_IPG_DOZE_0" start="0" />
        <Enum description="in doze mode" name="LPUART1_IPG_DOZE_1" start="0x1" />
      </BitField>
      <BitField description="LPUART2 stop mode selection, cannot change when ipg_stop is asserted." name="LPUART2_IPG_STOP_MODE" size="1" start="18">
        <Enum description="the module is functional in Stop mode" name="LPUART2_IPG_STOP_MODE_0" start="0" />
        <Enum description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" name="LPUART2_IPG_STOP_MODE_1" start="0x1" />
      </BitField>
      <BitField description="LPUART2 ipg_doze mode" name="LPUART2_IPG_DOZE" size="1" start="19">
        <Enum description="not in doze mode" name="LPUART2_IPG_DOZE_0" start="0" />
        <Enum description="in doze mode" name="LPUART2_IPG_DOZE_1" start="0x1" />
      </BitField>
      <BitField description="LPUART3 stop mode selection, cannot change when ipg_stop is asserted." name="LPUART3_IPG_STOP_MODE" size="1" start="20">
        <Enum description="the module is functional in Stop mode" name="LPUART3_IPG_STOP_MODE_0" start="0" />
        <Enum description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" name="LPUART3_IPG_STOP_MODE_1" start="0x1" />
      </BitField>
      <BitField description="LPUART3 ipg_doze mode" name="LPUART3_IPG_DOZE" size="1" start="21">
        <Enum description="not in doze mode" name="LPUART3_IPG_DOZE_0" start="0" />
        <Enum description="in doze mode" name="LPUART3_IPG_DOZE_1" start="0x1" />
      </BitField>
      <BitField description="LPUART4 stop mode selection, cannot change when ipg_stop is asserted." name="LPUART4_IPG_STOP_MODE" size="1" start="22">
        <Enum description="the module is functional in Stop mode" name="LPUART4_IPG_STOP_MODE_0" start="0" />
        <Enum description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" name="LPUART4_IPG_STOP_MODE_1" start="0x1" />
      </BitField>
      <BitField description="LPUART4 ipg_doze mode" name="LPUART4_IPG_DOZE" size="1" start="23">
        <Enum description="not in doze mode" name="LPUART4_IPG_DOZE_0" start="0" />
        <Enum description="in doze mode" name="LPUART4_IPG_DOZE_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="GPR9 General Purpose Register" name="IOMUXC_GPR_GPR9" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24" />
    <Register access="Read/Write" description="GPR10 General Purpose Register" name="IOMUXC_GPR_GPR10" reset_mask="0xFFFFFFFF" reset_value="0x7" size="4" start="+0x28">
      <BitField description="Arm non-secure (non-invasive) debug enable" name="NIDEN" size="1" start="0">
        <Enum description="Debug turned off" name="NIDEN_0" start="0" />
        <Enum description="Debug enabled (default)" name="NIDEN_1" start="0x1" />
      </BitField>
      <BitField description="Arm invasive debug enable" name="DBG_EN" size="1" start="1">
        <Enum description="Debug turned off" name="DBG_EN_0" start="0" />
        <Enum description="Debug enabled (default)" name="DBG_EN_1" start="0x1" />
      </BitField>
      <BitField description="Security error response enable" name="SEC_ERR_RESP" size="1" start="2">
        <Enum description="OKEY response" name="SEC_ERR_RESP_0" start="0" />
        <Enum description="SLVError (default)" name="SEC_ERR_RESP_1" start="0x1" />
      </BitField>
      <BitField description="DCP Key selection bit." name="DCPKEY_OCOTP_OR_KEYMUX" size="1" start="4">
        <Enum description="Select key from SNVS Master Key" name="DCPKEY_OCOTP_OR_KEYMUX_0" start="0" />
        <Enum description="Select key from OCOTP (SW_GP2)" name="DCPKEY_OCOTP_OR_KEYMUX_1" start="0x1" />
      </BitField>
      <BitField description="OCRAM TrustZone (TZ) enable." name="OCRAM_TZ_EN" size="1" start="8">
        <Enum description="The TrustZone feature is disabled. Entire OCRAM space is available for all access types (secure/non-secure/user/supervisor)" name="OCRAM_TZ_EN_0" start="0" />
        <Enum description="The TrustZone feature is enabled. Access to address in the range specified by [ENDADDR:STARTADDR] follows the execution mode access policy described in CSU chapter" name="OCRAM_TZ_EN_1" start="0x1" />
      </BitField>
      <BitField description="OCRAM TrustZone (TZ) start address" name="OCRAM_TZ_ADDR" size="6" start="9" />
      <BitField description="Lock NIDEN field for changes" name="LOCK_NIDEN" size="1" start="16">
        <Enum description="Field is not locked" name="LOCK_NIDEN_0" start="0" />
        <Enum description="Field is locked (read access only)" name="LOCK_NIDEN_1" start="0x1" />
      </BitField>
      <BitField description="Lock DBG_EN field for changes" name="LOCK_DBG_EN" size="1" start="17">
        <Enum description="Field is not locked" name="LOCK_DBG_EN_0" start="0" />
        <Enum description="Field is locked (read access only)" name="LOCK_DBG_EN_1" start="0x1" />
      </BitField>
      <BitField description="Lock SEC_ERR_RESP field for changes" name="LOCK_SEC_ERR_RESP" size="1" start="18">
        <Enum description="Field is not locked" name="LOCK_SEC_ERR_RESP_0" start="0" />
        <Enum description="Field is locked (read access only)" name="LOCK_SEC_ERR_RESP_1" start="0x1" />
      </BitField>
      <BitField description="Lock DCP Key OCOTP/Key MUX selection bit" name="LOCK_DCPKEY_OCOTP_OR_KEYMUX" size="1" start="20">
        <Enum description="Field is not locked" name="LOCK_DCPKEY_OCOTP_OR_KEYMUX_0" start="0" />
        <Enum description="Field is locked (read access only)" name="LOCK_DCPKEY_OCOTP_OR_KEYMUX_1" start="0x1" />
      </BitField>
      <BitField description="Lock OCRAM_TZ_EN field for changes" name="LOCK_OCRAM_TZ_EN" size="1" start="24">
        <Enum description="Field is not locked" name="LOCK_OCRAM_TZ_EN_0" start="0" />
        <Enum description="Field is locked (read access only)" name="LOCK_OCRAM_TZ_EN_1" start="0x1" />
      </BitField>
      <BitField description="Lock OCRAM_TZ_ADDR field for changes" name="LOCK_OCRAM_TZ_ADDR" size="7" start="25">
        <Enum description="Field is not locked" name="LOCK_OCRAM_TZ_ADDR_0" start="0" />
        <Enum description="Field is locked (read access only)" name="LOCK_OCRAM_TZ_ADDR_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPR11 General Purpose Register" name="IOMUXC_GPR_GPR11" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="Access control of memory region-0" name="M7_APC_AC_R0_CTRL" size="2" start="0">
        <Enum description="No access protection - All accesses are allowed" name="M7_APC_AC_R0_CTRL_0" start="0" />
        <Enum description="M7 debug protection enabled - The APC block will block CM7 breakpoints, watchpoints and trace to the GPR_M7_APC_AC_R0_TOP/BOT specified region (IOMUX_GPR_GPR18 - IOMUX_GPR_GPR19)" name="M7_APC_AC_R0_CTRL_1" start="0x1" />
      </BitField>
      <BitField description="Access control of memory region-1" name="M7_APC_AC_R1_CTRL" size="2" start="2">
        <Enum description="No access protection - All accesses are allowed" name="M7_APC_AC_R1_CTRL_0" start="0" />
        <Enum description="M7 debug protection enabled - The APC block will block CM7 breakpoints, watchpoints and trace to the GPR_M7_APC_AC_R1_TOP/BOT specified region (IOMUX_GPR_GPR20 - IOMUX_GPR_GPR21)" name="M7_APC_AC_R1_CTRL_1" start="0x1" />
      </BitField>
      <BitField description="Access control of memory region-2" name="M7_APC_AC_R2_CTRL" size="2" start="4">
        <Enum description="No access protection - All accesses are allowed" name="M7_APC_AC_R2_CTRL_0" start="0" />
        <Enum description="M7 debug protection enabled - The APC block will block CM7 breakpoints, watchpoints and trace to the GPR_M7_APC_AC_R2_TOP/BOT specified region (IOMUX_GPR_GPR22 - IOMUX_GPR_GPR23)" name="M7_APC_AC_R2_CTRL_1" start="0x1" />
      </BitField>
      <BitField description="Access control of memory region-3" name="M7_APC_AC_R3_CTRL" size="2" start="6">
        <Enum description="No access protection - All accesses are allowed" name="M7_APC_AC_R3_CTRL_0" start="0" />
        <Enum description="M7 debug protection enabled - The APC block will block CM7 breakpoints, watchpoints and trace to the GPR_M7_APC_AC_R3_TOP/BOT specified region (IOMUX_GPR_GPR24 - IOMUX_GPR_GPR25)" name="M7_APC_AC_R3_CTRL_1" start="0x1" />
      </BitField>
      <BitField description="BEE data decryption of memory region-n (n = 3 to 0)." name="BEE_DE_RX_EN" size="4" start="8">
        <Enum description="FlexSPI data decryption disabled" name="BEE_DE_RX_EN_0" start="0" />
        <Enum description="FlexSPI data decryption enabled" name="BEE_DE_RX_EN_1" start="0x1" />
      </BitField>
      <BitField description="Lock M7_APC_AC_R0_CTRL field for changes" name="LOCK_M7_APC_AC_R0_CTRL" size="2" start="16">
        <Enum description="Field is not locked" name="LOCK_M7_APC_AC_R0_CTRL_0" start="0" />
        <Enum description="Field is locked (read access only)" name="LOCK_M7_APC_AC_R0_CTRL_1" start="0x1" />
      </BitField>
      <BitField description="Lock M7_APC_AC_R1_CTRL field for changes" name="LOCK_M7_APC_AC_R1_CTRL" size="2" start="18">
        <Enum description="Field is not locked" name="LOCK_M7_APC_AC_R1_CTRL_0" start="0" />
        <Enum description="Field is locked (read access only)" name="LOCK_M7_APC_AC_R1_CTRL_1" start="0x1" />
      </BitField>
      <BitField description="Lock M7_APC_AC_R2_CTRL field for changes" name="LOCK_M7_APC_AC_R2_CTRL" size="2" start="20">
        <Enum description="Field is not locked" name="LOCK_M7_APC_AC_R2_CTRL_0" start="0" />
        <Enum description="Field is locked (read access only)" name="LOCK_M7_APC_AC_R2_CTRL_1" start="0x1" />
      </BitField>
      <BitField description="Lock M7_APC_AC_R3_CTRL field for changes" name="LOCK_M7_APC_AC_R3_CTRL" size="2" start="22">
        <Enum description="Field is not locked" name="LOCK_M7_APC_AC_R3_CTRL_0" start="0" />
        <Enum description="Field is locked (read access only)" name="LOCK_M7_APC_AC_R3_CTRL_1" start="0x1" />
      </BitField>
      <BitField description="Lock BEE_DE_RX_EN[n] (n = 3 to 0) field for changes" name="LOCK_BEE_DE_RX_EN" size="4" start="24">
        <Enum description="Field is not locked" name="LOCK_BEE_DE_RX_EN_0" start="0" />
        <Enum description="Field is locked (read access only)" name="LOCK_BEE_DE_RX_EN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPR12 General Purpose Register" name="IOMUXC_GPR_GPR12" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x30">
      <BitField description="FlexIO1 stop mode selection. Cannot change when ipg_stop is asserted." name="FLEXIO1_IPG_STOP_MODE" size="1" start="0">
        <Enum description="FlexIO1 is functional in Stop mode" name="FLEXIO1_IPG_STOP_MODE_0" start="0" />
        <Enum description="When this bit is equal to 1'b1 and ipg_stop is asserted, FlexIO1 is not functional in Stop mode" name="FLEXIO1_IPG_STOP_MODE_1" start="0x1" />
      </BitField>
      <BitField description="FLEXIO1 ipg_doze mode" name="FLEXIO1_IPG_DOZE" size="1" start="1">
        <Enum description="FLEXIO1 is not in doze mode" name="FLEXIO1_IPG_DOZE_0" start="0" />
        <Enum description="FLEXIO1 is in doze mode" name="FLEXIO1_IPG_DOZE_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPR13 General Purpose Register" name="IOMUXC_GPR_GPR13" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x34">
      <BitField description="uSDHC block cacheable attribute value of AXI read transactions" name="ARCACHE_USDHC" size="1" start="0">
        <Enum description="Cacheable attribute is off for read transactions" name="ARCACHE_USDHC_0" start="0" />
        <Enum description="Cacheable attribute is on for read transactions" name="ARCACHE_USDHC_1" start="0x1" />
      </BitField>
      <BitField description="uSDHC block cacheable attribute value of AXI write transactions" name="AWCACHE_USDHC" size="1" start="1">
        <Enum description="Cacheable attribute is off for write transactions" name="AWCACHE_USDHC_0" start="0" />
        <Enum description="Cacheable attribute is on for write transactions" name="AWCACHE_USDHC_1" start="0x1" />
      </BitField>
      <BitField description="USB block cacheable attribute value of AXI transactions" name="CACHE_USB" size="1" start="13">
        <Enum description="Cacheable attribute is off for read/write transactions" name="CACHE_USB_0" start="0" />
        <Enum description="Cacheable attribute is on for read/write transactions" name="CACHE_USB_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="GPR14 General Purpose Register" name="IOMUXC_GPR_GPR14" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x38" />
    <Register access="ReadOnly" description="GPR15 General Purpose Register" name="IOMUXC_GPR_GPR15" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x3C" />
    <Register access="Read/Write" description="GPR16 General Purpose Register" name="IOMUXC_GPR_GPR16" reset_mask="0xFFFFFFFF" reset_value="0x200003" size="4" start="+0x40">
      <BitField description="FlexRAM bank config source select" name="FLEXRAM_BANK_CFG_SEL" size="1" start="2">
        <Enum description="use fuse value to config" name="FLEXRAM_BANK_CFG_SEL_0" start="0" />
        <Enum description="use FLEXRAM_BANK_CFG to config" name="FLEXRAM_BANK_CFG_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Vector table offset register out of reset" name="CM7_INIT_VTOR" size="25" start="7" />
    </Register>
    <Register access="Read/Write" description="GPR17 General Purpose Register" name="IOMUXC_GPR_GPR17" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x44">
      <BitField description="FlexRAM bank config value" name="FLEXRAM_BANK_CFG" size="10" start="0" />
    </Register>
    <Register access="Read/Write" description="GPR18 General Purpose Register" name="IOMUXC_GPR_GPR18" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x48">
      <BitField description="lock M7_APC_AC_R0_BOT field for changes" name="LOCK_M7_APC_AC_R0_BOT" size="1" start="0">
        <Enum description="M7_APC_AC_R0_BOT is not locked" name="LOCK_M7_APC_AC_R0_BOT_0" start="0" />
        <Enum description="M7_APC_AC_R0_BOT is locked (read access only)" name="LOCK_M7_APC_AC_R0_BOT_1" start="0x1" />
      </BitField>
      <BitField description="Access Permission Controller (APC) end address of memory region-0" name="M7_APC_AC_R0_BOT" size="29" start="3" />
    </Register>
    <Register access="Read/Write" description="GPR19 General Purpose Register" name="IOMUXC_GPR_GPR19" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4C">
      <BitField description="lock M7_APC_AC_R0_TOP field for changes" name="LOCK_M7_APC_AC_R0_TOP" size="1" start="0">
        <Enum description="M7_APC_AC_R0_TOP is not locked" name="LOCK_M7_APC_AC_R0_TOP_0" start="0" />
        <Enum description="M7_APC_AC_R0_TOP is locked (read access only)" name="LOCK_M7_APC_AC_R0_TOP_1" start="0x1" />
      </BitField>
      <BitField description="Access Permission Controller (APC) start address of memory region-0" name="M7_APC_AC_R0_TOP" size="29" start="3" />
    </Register>
    <Register access="Read/Write" description="GPR20 General Purpose Register" name="IOMUXC_GPR_GPR20" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x50">
      <BitField description="lock M7_APC_AC_R1_BOT field for changes" name="LOCK_M7_APC_AC_R1_BOT" size="1" start="0">
        <Enum description="M7_APC_AC_R1_BOT is not locked" name="LOCK_M7_APC_AC_R1_BOT_0" start="0" />
        <Enum description="M7_APC_AC_R1_BOT is locked (read access only)" name="LOCK_M7_APC_AC_R1_BOT_1" start="0x1" />
      </BitField>
      <BitField description="Access Permission Controller (APC) end address of memory region-1" name="M7_APC_AC_R1_BOT" size="29" start="3" />
    </Register>
    <Register access="Read/Write" description="GPR21 General Purpose Register" name="IOMUXC_GPR_GPR21" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x54">
      <BitField description="lock M7_APC_AC_R1_TOP field for changes" name="LOCK_M7_APC_AC_R1_TOP" size="1" start="0">
        <Enum description="M7_APC_AC_R1_TOP is not locked" name="LOCK_M7_APC_AC_R1_TOP_0" start="0" />
        <Enum description="M7_APC_AC_R1_TOP is locked (read access only)" name="LOCK_M7_APC_AC_R1_TOP_1" start="0x1" />
      </BitField>
      <BitField description="Access Permission Controller (APC) start address of memory region-1" name="M7_APC_AC_R1_TOP" size="29" start="3" />
    </Register>
    <Register access="Read/Write" description="GPR22 General Purpose Register" name="IOMUXC_GPR_GPR22" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x58">
      <BitField description="lock M7_APC_AC_R2_BOT field for changes" name="LOCK_M7_APC_AC_R2_BOT" size="1" start="0">
        <Enum description="M7_APC_AC_R2_BOT is not locked" name="LOCK_M7_APC_AC_R2_BOT_0" start="0" />
        <Enum description="M7_APC_AC_R2_BOT is locked (read access only)" name="LOCK_M7_APC_AC_R2_BOT_1" start="0x1" />
      </BitField>
      <BitField description="Access Permission Controller (APC) end address of memory region-2" name="M7_APC_AC_R2_BOT" size="29" start="3" />
    </Register>
    <Register access="Read/Write" description="GPR23 General Purpose Register" name="IOMUXC_GPR_GPR23" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5C">
      <BitField description="lock M7_APC_AC_R2_TOP field for changes" name="LOCK_M7_APC_AC_R2_TOP" size="1" start="0">
        <Enum description="M7_APC_AC_R2_TOP is not locked" name="LOCK_M7_APC_AC_R2_TOP_0" start="0" />
        <Enum description="M7_APC_AC_R2_TOP is locked (read access only)" name="LOCK_M7_APC_AC_R2_TOP_1" start="0x1" />
      </BitField>
      <BitField description="Access Permission Controller (APC) start address of memory region-2" name="M7_APC_AC_R2_TOP" size="29" start="3" />
    </Register>
    <Register access="Read/Write" description="GPR24 General Purpose Register" name="IOMUXC_GPR_GPR24" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x60">
      <BitField description="lock M7_APC_AC_R3_BOT field for changes" name="LOCK_M7_APC_AC_R3_BOT" size="1" start="0">
        <Enum description="M7_APC_AC_R3_BOT is not locked" name="LOCK_M7_APC_AC_R3_BOT_0" start="0" />
        <Enum description="M7_APC_AC_R3_BOT is locked (read access only)" name="LOCK_M7_APC_AC_R3_BOT_1" start="0x1" />
      </BitField>
      <BitField description="Access Permission Controller (APC) end address of memory region-3" name="M7_APC_AC_R3_BOT" size="29" start="3" />
    </Register>
    <Register access="Read/Write" description="GPR25 General Purpose Register" name="IOMUXC_GPR_GPR25" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x64">
      <BitField description="lock M7_APC_AC_R3_TOP field for changes" name="LOCK_M7_APC_AC_R3_TOP" size="1" start="0">
        <Enum description="M7_APC_AC_R3_TOP is not locked" name="LOCK_M7_APC_AC_R3_TOP_0" start="0" />
        <Enum description="M7_APC_AC_R3_TOP is locked (read access only)" name="LOCK_M7_APC_AC_R3_TOP_1" start="0x1" />
      </BitField>
      <BitField description="Access Permission Controller (APC) start address of memory region-3" name="M7_APC_AC_R3_TOP" size="29" start="3" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="FLEXRAM" name="FLEXRAM" start="0x400B0000">
    <Register access="Read/Write" description="TCM CRTL Register" name="TCM_CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x0">
      <BitField description="TCM Write Wait Mode Enable" name="TCM_WWAIT_EN" size="1" start="0">
        <Enum description="TCM write fast mode: Write RAM accesses are expected to be finished in 1-cycle." name="TCM_WWAIT_EN_0" start="0" />
        <Enum description="TCM write wait mode: Write RAM accesses are expected to be finished in 2-cycles." name="TCM_WWAIT_EN_1" start="0x1" />
      </BitField>
      <BitField description="TCM Read Wait Mode Enable" name="TCM_RWAIT_EN" size="1" start="1">
        <Enum description="TCM read fast mode: Read RAM accesses are expected to be finished in 1-cycle." name="TCM_RWAIT_EN_0" start="0" />
        <Enum description="TCM read wait mode: Read RAM accesses are expected to be finished in 2-cycles." name="TCM_RWAIT_EN_1" start="0x1" />
      </BitField>
      <BitField description="Force RAM Clock Always On" name="FORCE_CLK_ON" size="1" start="2" />
      <BitField description="Reserved" name="Reserved" size="29" start="3" />
    </Register>
    <Register access="Read/Write" description="Interrupt Status Register" name="INT_STATUS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Reserved" name="Reserved0" size="1" start="0" />
      <BitField description="Reserved" name="Reserved1" size="1" start="1" />
      <BitField description="Reserved" name="Reserved2" size="1" start="2" />
      <BitField description="ITCM Access Error Status" name="ITCM_ERR_STATUS" size="1" start="3">
        <Enum description="ITCM access error does not happen" name="ITCM_ERR_STATUS_0" start="0" />
        <Enum description="ITCM access error happens." name="ITCM_ERR_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="DTCM Access Error Status" name="DTCM_ERR_STATUS" size="1" start="4">
        <Enum description="DTCM access error does not happen" name="DTCM_ERR_STATUS_0" start="0" />
        <Enum description="DTCM access error happens." name="DTCM_ERR_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="OCRAM Access Error Status" name="OCRAM_ERR_STATUS" size="1" start="5">
        <Enum description="OCRAM access error does not happen" name="OCRAM_ERR_STATUS_0" start="0" />
        <Enum description="OCRAM access error happens." name="OCRAM_ERR_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Reserved" name="Reserved" size="26" start="6" />
    </Register>
    <Register access="Read/Write" description="Interrupt Status Enable Register" name="INT_STAT_EN" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="Reserved" name="Reserved0" size="1" start="0" />
      <BitField description="Reserved" name="Reserved1" size="1" start="1" />
      <BitField description="Reserved" name="Reserved2" size="1" start="2" />
      <BitField description="ITCM Access Error Status Enable" name="ITCM_ERR_STAT_EN" size="1" start="3">
        <Enum description="Masked" name="ITCM_ERR_STAT_EN_0" start="0" />
        <Enum description="Enabled" name="ITCM_ERR_STAT_EN_1" start="0x1" />
      </BitField>
      <BitField description="DTCM Access Error Status Enable" name="DTCM_ERR_STAT_EN" size="1" start="4">
        <Enum description="Masked" name="DTCM_ERR_STAT_EN_0" start="0" />
        <Enum description="Enabled" name="DTCM_ERR_STAT_EN_1" start="0x1" />
      </BitField>
      <BitField description="OCRAM Access Error Status Enable" name="OCRAM_ERR_STAT_EN" size="1" start="5">
        <Enum description="Masked" name="OCRAM_ERR_STAT_EN_0" start="0" />
        <Enum description="Enabled" name="OCRAM_ERR_STAT_EN_1" start="0x1" />
      </BitField>
      <BitField description="Reserved" name="Reserved" size="26" start="6" />
    </Register>
    <Register access="Read/Write" description="Interrupt Enable Register" name="INT_SIG_EN" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Reserved" name="Reserved0" size="1" start="0" />
      <BitField description="Reserved" name="Reserved1" size="1" start="1" />
      <BitField description="Reserved" name="Reserved2" size="1" start="2" />
      <BitField description="ITCM Access Error Interrupt Enable" name="ITCM_ERR_SIG_EN" size="1" start="3">
        <Enum description="Masked" name="ITCM_ERR_SIG_EN_0" start="0" />
        <Enum description="Enabled" name="ITCM_ERR_SIG_EN_1" start="0x1" />
      </BitField>
      <BitField description="DTCM Access Error Interrupt Enable" name="DTCM_ERR_SIG_EN" size="1" start="4">
        <Enum description="Masked" name="DTCM_ERR_SIG_EN_0" start="0" />
        <Enum description="Enabled" name="DTCM_ERR_SIG_EN_1" start="0x1" />
      </BitField>
      <BitField description="OCRAM Access Error Interrupt Enable" name="OCRAM_ERR_SIG_EN" size="1" start="5">
        <Enum description="Masked" name="OCRAM_ERR_SIG_EN_0" start="0" />
        <Enum description="Enabled" name="OCRAM_ERR_SIG_EN_1" start="0x1" />
      </BitField>
      <BitField description="Reserved" name="Reserved" size="26" start="6" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="EWM" name="EWM" start="0x400B4000">
    <Register access="Read/Write" description="Control Register" name="CTRL" reset_mask="0xFF" reset_value="0" size="1" start="+0x0">
      <BitField description="EWM enable." name="EWMEN" size="1" start="0">
        <Enum description="EWM module is disabled." name="DISABLE" start="0" />
        <Enum description="EWM module is enabled." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="EWM_in's Assertion State Select." name="ASSIN" size="1" start="1">
        <Enum description="Default assert state of the EWM_in signal." name="DISABLE" start="0" />
        <Enum description="Inverts the assert state of EWM_in signal." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Input Enable." name="INEN" size="1" start="2">
        <Enum description="EWM_in port is disabled." name="DISABLE" start="0" />
        <Enum description="EWM_in port is enabled." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Enable." name="INTEN" size="1" start="3">
        <Enum description="Deasserts the interrupt request." name="ZERO" start="0" />
        <Enum description="Generates an interrupt request, when EWM_OUT_b is asserted." name="INT_REQ" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Service Register" name="SERV" reset_mask="0xFF" reset_value="0" size="1" start="+0x1">
      <BitField description="SERVICE" name="SERVICE" size="8" start="0" />
    </Register>
    <Register access="Read/Write" description="Compare Low Register" name="CMPL" reset_mask="0xFF" reset_value="0" size="1" start="+0x2">
      <BitField description="COMPAREL" name="COMPAREL" size="8" start="0" />
    </Register>
    <Register access="Read/Write" description="Compare High Register" name="CMPH" reset_mask="0xFF" reset_value="0xFF" size="1" start="+0x3">
      <BitField description="COMPAREH" name="COMPAREH" size="8" start="0" />
    </Register>
    <Register access="Read/Write" description="Clock Control Register" name="CLKCTRL" reset_mask="0xFF" reset_value="0" size="1" start="+0x4">
      <BitField description="CLKSEL" name="CLKSEL" size="2" start="0" />
    </Register>
    <Register access="Read/Write" description="Clock Prescaler Register" name="CLKPRESCALER" reset_mask="0xFF" reset_value="0" size="1" start="+0x5">
      <BitField description="CLK_DIV" name="CLK_DIV" size="8" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="WDOG" name="WDOG1" start="0x400B8000">
    <Register access="Read/Write" description="Watchdog Control Register" name="WCR" reset_mask="0xFFFF" reset_value="0x30" size="2" start="+0x0">
      <BitField description="WDZST" name="WDZST" size="1" start="0">
        <Enum description="Continue timer operation (Default)." name="WDZST_0" start="0" />
        <Enum description="Suspend the watchdog timer." name="WDZST_1" start="0x1" />
      </BitField>
      <BitField description="WDBG" name="WDBG" size="1" start="1">
        <Enum description="Continue WDOG timer operation (Default)." name="WDBG_0" start="0" />
        <Enum description="Suspend the watchdog timer." name="WDBG_1" start="0x1" />
      </BitField>
      <BitField description="WDE" name="WDE" size="1" start="2">
        <Enum description="Disable the Watchdog (Default)." name="WDE_0" start="0" />
        <Enum description="Enable the Watchdog." name="WDE_1" start="0x1" />
      </BitField>
      <BitField description="WDT" name="WDT" size="1" start="3">
        <Enum description="No effect on WDOG_B (Default)." name="WDT_0" start="0" />
        <Enum description="Assert WDOG_B upon a Watchdog Time-out event." name="WDT_1" start="0x1" />
      </BitField>
      <BitField description="SRS" name="SRS" size="1" start="4">
        <Enum description="Assert system reset signal." name="SRS_0" start="0" />
        <Enum description="No effect on the system (Default)." name="SRS_1" start="0x1" />
      </BitField>
      <BitField description="WDA" name="WDA" size="1" start="5">
        <Enum description="Assert WDOG_B output." name="WDA_0" start="0" />
        <Enum description="No effect on system (Default)." name="WDA_1" start="0x1" />
      </BitField>
      <BitField description="software reset extension, an option way to generate software reset" name="SRE" size="1" start="6">
        <Enum description="using original way to generate software reset (default)" name="SRE_0" start="0" />
        <Enum description="using new way to generate software reset." name="SRE_1" start="0x1" />
      </BitField>
      <BitField description="WDW" name="WDW" size="1" start="7">
        <Enum description="Continue WDOG timer operation (Default)." name="WDW_0" start="0" />
        <Enum description="Suspend WDOG timer operation." name="WDW_1" start="0x1" />
      </BitField>
      <BitField description="WT" name="WT" size="8" start="8">
        <Enum description="- 0.5 Seconds (Default)." name="WT_0" start="0" />
        <Enum description="- 1.0 Seconds." name="WT_1" start="0x1" />
        <Enum description="- 1.5 Seconds." name="WT_2" start="0x2" />
        <Enum description="- 2.0 Seconds." name="WT_3" start="0x3" />
        <Enum description="- 128 Seconds." name="WT_255" start="0xFF" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Watchdog Service Register" name="WSR" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2">
      <BitField description="WSR" name="WSR" size="16" start="0">
        <Enum description="Write to the Watchdog Service Register (WDOG_WSR)." name="WSR_21845" start="0x5555" />
        <Enum description="Write to the Watchdog Service Register (WDOG_WSR)." name="WSR_43690" start="0xAAAA" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Watchdog Reset Status Register" name="WRSR" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4">
      <BitField description="SFTW" name="SFTW" size="1" start="0">
        <Enum description="Reset is not the result of a software reset." name="SFTW_0" start="0" />
        <Enum description="Reset is the result of a software reset." name="SFTW_1" start="0x1" />
      </BitField>
      <BitField description="TOUT" name="TOUT" size="1" start="1">
        <Enum description="Reset is not the result of a WDOG timeout." name="TOUT_0" start="0" />
        <Enum description="Reset is the result of a WDOG timeout." name="TOUT_1" start="0x1" />
      </BitField>
      <BitField description="POR" name="POR" size="1" start="4">
        <Enum description="Reset is not the result of a power on reset." name="POR_0" start="0" />
        <Enum description="Reset is the result of a power on reset." name="POR_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Watchdog Interrupt Control Register" name="WICR" reset_mask="0xFFFF" reset_value="0x4" size="2" start="+0x6">
      <BitField description="WICT" name="WICT" size="8" start="0">
        <Enum description="WICT[7:0] = Time duration between interrupt and time-out is 0 seconds." name="WICT_0" start="0" />
        <Enum description="WICT[7:0] = Time duration between interrupt and time-out is 0.5 seconds." name="WICT_1" start="0x1" />
        <Enum description="WICT[7:0] = Time duration between interrupt and time-out is 2 seconds (Default)." name="WICT_4" start="0x4" />
        <Enum description="WICT[7:0] = Time duration between interrupt and time-out is 127.5 seconds." name="WICT_255" start="0xFF" />
      </BitField>
      <BitField description="WTIS" name="WTIS" size="1" start="14">
        <Enum description="No interrupt has occurred (Default)." name="WTIS_0" start="0" />
        <Enum description="Interrupt has occurred" name="WTIS_1" start="0x1" />
      </BitField>
      <BitField description="WIE" name="WIE" size="1" start="15">
        <Enum description="Disable Interrupt (Default)." name="WIE_0" start="0" />
        <Enum description="Enable Interrupt." name="WIE_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Watchdog Miscellaneous Control Register" name="WMCR" reset_mask="0xFFFF" reset_value="0x1" size="2" start="+0x8">
      <BitField description="PDE" name="PDE" size="1" start="0">
        <Enum description="Power Down Counter of WDOG is disabled." name="PDE_0" start="0" />
        <Enum description="Power Down Counter of WDOG is enabled (Default)." name="PDE_1" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="WDOG" name="WDOG2" start="0x400D0000">
    <Register access="Read/Write" description="Watchdog Control Register" name="WCR" reset_mask="0xFFFF" reset_value="0x30" size="2" start="+0x0">
      <BitField description="WDZST" name="WDZST" size="1" start="0">
        <Enum description="Continue timer operation (Default)." name="WDZST_0" start="0" />
        <Enum description="Suspend the watchdog timer." name="WDZST_1" start="0x1" />
      </BitField>
      <BitField description="WDBG" name="WDBG" size="1" start="1">
        <Enum description="Continue WDOG timer operation (Default)." name="WDBG_0" start="0" />
        <Enum description="Suspend the watchdog timer." name="WDBG_1" start="0x1" />
      </BitField>
      <BitField description="WDE" name="WDE" size="1" start="2">
        <Enum description="Disable the Watchdog (Default)." name="WDE_0" start="0" />
        <Enum description="Enable the Watchdog." name="WDE_1" start="0x1" />
      </BitField>
      <BitField description="WDT" name="WDT" size="1" start="3">
        <Enum description="No effect on WDOG_B (Default)." name="WDT_0" start="0" />
        <Enum description="Assert WDOG_B upon a Watchdog Time-out event." name="WDT_1" start="0x1" />
      </BitField>
      <BitField description="SRS" name="SRS" size="1" start="4">
        <Enum description="Assert system reset signal." name="SRS_0" start="0" />
        <Enum description="No effect on the system (Default)." name="SRS_1" start="0x1" />
      </BitField>
      <BitField description="WDA" name="WDA" size="1" start="5">
        <Enum description="Assert WDOG_B output." name="WDA_0" start="0" />
        <Enum description="No effect on system (Default)." name="WDA_1" start="0x1" />
      </BitField>
      <BitField description="software reset extension, an option way to generate software reset" name="SRE" size="1" start="6">
        <Enum description="using original way to generate software reset (default)" name="SRE_0" start="0" />
        <Enum description="using new way to generate software reset." name="SRE_1" start="0x1" />
      </BitField>
      <BitField description="WDW" name="WDW" size="1" start="7">
        <Enum description="Continue WDOG timer operation (Default)." name="WDW_0" start="0" />
        <Enum description="Suspend WDOG timer operation." name="WDW_1" start="0x1" />
      </BitField>
      <BitField description="WT" name="WT" size="8" start="8">
        <Enum description="- 0.5 Seconds (Default)." name="WT_0" start="0" />
        <Enum description="- 1.0 Seconds." name="WT_1" start="0x1" />
        <Enum description="- 1.5 Seconds." name="WT_2" start="0x2" />
        <Enum description="- 2.0 Seconds." name="WT_3" start="0x3" />
        <Enum description="- 128 Seconds." name="WT_255" start="0xFF" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Watchdog Service Register" name="WSR" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2">
      <BitField description="WSR" name="WSR" size="16" start="0">
        <Enum description="Write to the Watchdog Service Register (WDOG_WSR)." name="WSR_21845" start="0x5555" />
        <Enum description="Write to the Watchdog Service Register (WDOG_WSR)." name="WSR_43690" start="0xAAAA" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Watchdog Reset Status Register" name="WRSR" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4">
      <BitField description="SFTW" name="SFTW" size="1" start="0">
        <Enum description="Reset is not the result of a software reset." name="SFTW_0" start="0" />
        <Enum description="Reset is the result of a software reset." name="SFTW_1" start="0x1" />
      </BitField>
      <BitField description="TOUT" name="TOUT" size="1" start="1">
        <Enum description="Reset is not the result of a WDOG timeout." name="TOUT_0" start="0" />
        <Enum description="Reset is the result of a WDOG timeout." name="TOUT_1" start="0x1" />
      </BitField>
      <BitField description="POR" name="POR" size="1" start="4">
        <Enum description="Reset is not the result of a power on reset." name="POR_0" start="0" />
        <Enum description="Reset is the result of a power on reset." name="POR_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Watchdog Interrupt Control Register" name="WICR" reset_mask="0xFFFF" reset_value="0x4" size="2" start="+0x6">
      <BitField description="WICT" name="WICT" size="8" start="0">
        <Enum description="WICT[7:0] = Time duration between interrupt and time-out is 0 seconds." name="WICT_0" start="0" />
        <Enum description="WICT[7:0] = Time duration between interrupt and time-out is 0.5 seconds." name="WICT_1" start="0x1" />
        <Enum description="WICT[7:0] = Time duration between interrupt and time-out is 2 seconds (Default)." name="WICT_4" start="0x4" />
        <Enum description="WICT[7:0] = Time duration between interrupt and time-out is 127.5 seconds." name="WICT_255" start="0xFF" />
      </BitField>
      <BitField description="WTIS" name="WTIS" size="1" start="14">
        <Enum description="No interrupt has occurred (Default)." name="WTIS_0" start="0" />
        <Enum description="Interrupt has occurred" name="WTIS_1" start="0x1" />
      </BitField>
      <BitField description="WIE" name="WIE" size="1" start="15">
        <Enum description="Disable Interrupt (Default)." name="WIE_0" start="0" />
        <Enum description="Enable Interrupt." name="WIE_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Watchdog Miscellaneous Control Register" name="WMCR" reset_mask="0xFFFF" reset_value="0x1" size="2" start="+0x8">
      <BitField description="PDE" name="PDE" size="1" start="0">
        <Enum description="Power Down Counter of WDOG is disabled." name="PDE_0" start="0" />
        <Enum description="Power Down Counter of WDOG is enabled (Default)." name="PDE_1" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="WDOG" name="RTWDOG" start="0x400BC000">
    <Register access="Read/Write" description="Watchdog Control and Status Register" name="CS" reset_mask="0xFFFFFFFF" reset_value="0x2980" size="4" start="+0x0">
      <BitField description="Stop Enable" name="STOP" size="1" start="0">
        <Enum description="Watchdog disabled in chip stop mode." name="STOP_0" start="0" />
        <Enum description="Watchdog enabled in chip stop mode." name="STOP_1" start="0x1" />
      </BitField>
      <BitField description="Wait Enable" name="WAIT" size="1" start="1">
        <Enum description="Watchdog disabled in chip wait mode." name="WAIT_0" start="0" />
        <Enum description="Watchdog enabled in chip wait mode." name="WAIT_1" start="0x1" />
      </BitField>
      <BitField description="Debug Enable" name="DBG" size="1" start="2">
        <Enum description="Watchdog disabled in chip debug mode." name="DBG_0" start="0" />
        <Enum description="Watchdog enabled in chip debug mode." name="DBG_1" start="0x1" />
      </BitField>
      <BitField description="Watchdog Test" name="TST" size="2" start="3">
        <Enum description="Watchdog test mode disabled." name="TST_0" start="0" />
        <Enum description="Watchdog user mode enabled. (Watchdog test mode disabled.) After testing the watchdog, software should use this setting to indicate that the watchdog is functioning normally in user mode." name="TST_1" start="0x1" />
        <Enum description="Watchdog test mode enabled, only the low byte is used. CNT[CNTLOW] is compared with TOVAL[TOVALLOW]." name="TST_2" start="0x2" />
        <Enum description="Watchdog test mode enabled, only the high byte is used. CNT[CNTHIGH] is compared with TOVAL[TOVALHIGH]." name="TST_3" start="0x3" />
      </BitField>
      <BitField description="Allow updates" name="UPDATE" size="1" start="5">
        <Enum description="Updates not allowed. After the initial configuration, the watchdog cannot be later modified without forcing a reset." name="UPDATE_0" start="0" />
        <Enum description="Updates allowed. Software can modify the watchdog configuration registers within 128 bus clocks after performing the unlock write sequence." name="UPDATE_1" start="0x1" />
      </BitField>
      <BitField description="Watchdog Interrupt" name="INT" size="1" start="6">
        <Enum description="Watchdog interrupts are disabled. Watchdog resets are not delayed." name="INT_0" start="0" />
        <Enum description="Watchdog interrupts are enabled. Watchdog resets are delayed by 128 bus clocks from the interrupt vector fetch." name="INT_1" start="0x1" />
      </BitField>
      <BitField description="Watchdog Enable" name="EN" size="1" start="7">
        <Enum description="Watchdog disabled." name="EN_0" start="0" />
        <Enum description="Watchdog enabled." name="EN_1" start="0x1" />
      </BitField>
      <BitField description="Watchdog Clock" name="CLK" size="2" start="8" />
      <BitField description="Reconfiguration Success" name="RCS" size="1" start="10">
        <Enum description="Reconfiguring WDOG." name="RCS_0" start="0" />
        <Enum description="Reconfiguration is successful." name="RCS_1" start="0x1" />
      </BitField>
      <BitField description="Unlock status" name="ULK" size="1" start="11">
        <Enum description="WDOG is locked." name="ULK_0" start="0" />
        <Enum description="WDOG is unlocked." name="ULK_1" start="0x1" />
      </BitField>
      <BitField description="Watchdog prescaler" name="PRES" size="1" start="12">
        <Enum description="256 prescaler disabled." name="PRES_0" start="0" />
        <Enum description="256 prescaler enabled." name="PRES_1" start="0x1" />
      </BitField>
      <BitField description="Enables or disables WDOG support for 32-bit (otherwise 16-bit or 8-bit) refresh/unlock command write words" name="CMD32EN" size="1" start="13">
        <Enum description="Disables support for 32-bit refresh/unlock command write words. Only 16-bit or 8-bit is supported." name="CMD32EN_0" start="0" />
        <Enum description="Enables support for 32-bit refresh/unlock command write words. 16-bit or 8-bit is NOT supported." name="CMD32EN_1" start="0x1" />
      </BitField>
      <BitField description="Watchdog Interrupt Flag" name="FLG" size="1" start="14">
        <Enum description="No interrupt occurred." name="FLG_0" start="0" />
        <Enum description="An interrupt occurred." name="FLG_1" start="0x1" />
      </BitField>
      <BitField description="Watchdog Window" name="WIN" size="1" start="15">
        <Enum description="Window mode disabled." name="WIN_0" start="0" />
        <Enum description="Window mode enabled." name="WIN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Watchdog Counter Register" name="CNT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="Low byte of the Watchdog Counter" name="CNTLOW" size="8" start="0" />
      <BitField description="High byte of the Watchdog Counter" name="CNTHIGH" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="Watchdog Timeout Value Register" name="TOVAL" reset_mask="0xFFFFFFFF" reset_value="0x400" size="4" start="+0x8">
      <BitField description="Low byte of the timeout value" name="TOVALLOW" size="8" start="0" />
      <BitField description="High byte of the timeout value" name="TOVALHIGH" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="Watchdog Window Register" name="WIN" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Low byte of Watchdog Window" name="WINLOW" size="8" start="0" />
      <BitField description="High byte of Watchdog Window" name="WINHIGH" size="8" start="8" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="Analog-to-Digital Converter" name="ADC1" start="0x400C4000">
    <Register access="Read/Write" description="Control register for hardware triggers" name="ADC1_HC0" reset_mask="0xFFFFFFFF" reset_value="0x1F" size="4" start="+0x0">
      <BitField description="Input Channel Select" name="ADCH" size="5" start="0">
        <Enum description="External channel selection from ADC_ETC" name="ADCH_16" start="0x10" />
        <Enum description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" name="ADCH_25" start="0x19" />
        <Enum description="Conversion Disabled. Hardware Triggers will not initiate any conversion." name="ADCH_31" start="0x1F" />
      </BitField>
      <BitField description="Conversion Complete Interrupt Enable/Disable Control" name="AIEN" size="1" start="7">
        <Enum description="Conversion complete interrupt disabled" name="AIEN_0" start="0" />
        <Enum description="Conversion complete interrupt enabled" name="AIEN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Control register for hardware triggers" name="ADC1_HC1" reset_mask="0xFFFFFFFF" reset_value="0x1F" size="4" start="+0x4">
      <BitField description="Input Channel Select" name="ADCH" size="5" start="0">
        <Enum description="External channel selection from ADC_ETC" name="ADCH_16" start="0x10" />
        <Enum description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" name="ADCH_25" start="0x19" />
        <Enum description="Conversion Disabled. Hardware Triggers will not initiate any conversion." name="ADCH_31" start="0x1F" />
      </BitField>
      <BitField description="Conversion Complete Interrupt Enable/Disable Control" name="AIEN" size="1" start="7">
        <Enum description="Conversion complete interrupt disabled" name="AIEN_0" start="0" />
        <Enum description="Conversion complete interrupt enabled" name="AIEN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Control register for hardware triggers" name="ADC1_HC2" reset_mask="0xFFFFFFFF" reset_value="0x1F" size="4" start="+0x8">
      <BitField description="Input Channel Select" name="ADCH" size="5" start="0">
        <Enum description="External channel selection from ADC_ETC" name="ADCH_16" start="0x10" />
        <Enum description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" name="ADCH_25" start="0x19" />
        <Enum description="Conversion Disabled. Hardware Triggers will not initiate any conversion." name="ADCH_31" start="0x1F" />
      </BitField>
      <BitField description="Conversion Complete Interrupt Enable/Disable Control" name="AIEN" size="1" start="7">
        <Enum description="Conversion complete interrupt disabled" name="AIEN_0" start="0" />
        <Enum description="Conversion complete interrupt enabled" name="AIEN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Control register for hardware triggers" name="ADC1_HC3" reset_mask="0xFFFFFFFF" reset_value="0x1F" size="4" start="+0xC">
      <BitField description="Input Channel Select" name="ADCH" size="5" start="0">
        <Enum description="External channel selection from ADC_ETC" name="ADCH_16" start="0x10" />
        <Enum description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" name="ADCH_25" start="0x19" />
        <Enum description="Conversion Disabled. Hardware Triggers will not initiate any conversion." name="ADCH_31" start="0x1F" />
      </BitField>
      <BitField description="Conversion Complete Interrupt Enable/Disable Control" name="AIEN" size="1" start="7">
        <Enum description="Conversion complete interrupt disabled" name="AIEN_0" start="0" />
        <Enum description="Conversion complete interrupt enabled" name="AIEN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Control register for hardware triggers" name="ADC1_HC4" reset_mask="0xFFFFFFFF" reset_value="0x1F" size="4" start="+0x10">
      <BitField description="Input Channel Select" name="ADCH" size="5" start="0">
        <Enum description="External channel selection from ADC_ETC" name="ADCH_16" start="0x10" />
        <Enum description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" name="ADCH_25" start="0x19" />
        <Enum description="Conversion Disabled. Hardware Triggers will not initiate any conversion." name="ADCH_31" start="0x1F" />
      </BitField>
      <BitField description="Conversion Complete Interrupt Enable/Disable Control" name="AIEN" size="1" start="7">
        <Enum description="Conversion complete interrupt disabled" name="AIEN_0" start="0" />
        <Enum description="Conversion complete interrupt enabled" name="AIEN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Control register for hardware triggers" name="ADC1_HC5" reset_mask="0xFFFFFFFF" reset_value="0x1F" size="4" start="+0x14">
      <BitField description="Input Channel Select" name="ADCH" size="5" start="0">
        <Enum description="External channel selection from ADC_ETC" name="ADCH_16" start="0x10" />
        <Enum description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" name="ADCH_25" start="0x19" />
        <Enum description="Conversion Disabled. Hardware Triggers will not initiate any conversion." name="ADCH_31" start="0x1F" />
      </BitField>
      <BitField description="Conversion Complete Interrupt Enable/Disable Control" name="AIEN" size="1" start="7">
        <Enum description="Conversion complete interrupt disabled" name="AIEN_0" start="0" />
        <Enum description="Conversion complete interrupt enabled" name="AIEN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Control register for hardware triggers" name="ADC1_HC6" reset_mask="0xFFFFFFFF" reset_value="0x1F" size="4" start="+0x18">
      <BitField description="Input Channel Select" name="ADCH" size="5" start="0">
        <Enum description="External channel selection from ADC_ETC" name="ADCH_16" start="0x10" />
        <Enum description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" name="ADCH_25" start="0x19" />
        <Enum description="Conversion Disabled. Hardware Triggers will not initiate any conversion." name="ADCH_31" start="0x1F" />
      </BitField>
      <BitField description="Conversion Complete Interrupt Enable/Disable Control" name="AIEN" size="1" start="7">
        <Enum description="Conversion complete interrupt disabled" name="AIEN_0" start="0" />
        <Enum description="Conversion complete interrupt enabled" name="AIEN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Control register for hardware triggers" name="ADC1_HC7" reset_mask="0xFFFFFFFF" reset_value="0x1F" size="4" start="+0x1C">
      <BitField description="Input Channel Select" name="ADCH" size="5" start="0">
        <Enum description="External channel selection from ADC_ETC" name="ADCH_16" start="0x10" />
        <Enum description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" name="ADCH_25" start="0x19" />
        <Enum description="Conversion Disabled. Hardware Triggers will not initiate any conversion." name="ADCH_31" start="0x1F" />
      </BitField>
      <BitField description="Conversion Complete Interrupt Enable/Disable Control" name="AIEN" size="1" start="7">
        <Enum description="Conversion complete interrupt disabled" name="AIEN_0" start="0" />
        <Enum description="Conversion complete interrupt enabled" name="AIEN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Status register for HW triggers" name="ADC1_HS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Conversion Complete Flag" name="COCO0" size="1" start="0" />
      <BitField description="Conversion Complete Flag" name="COCO1" size="1" start="1" />
      <BitField description="See description for COCO1." name="COCO2" size="1" start="2" />
      <BitField description="See description for COCO1." name="COCO3" size="1" start="3" />
      <BitField description="See description for COCO1." name="COCO4" size="1" start="4" />
      <BitField description="See description for COCO1." name="COCO5" size="1" start="5" />
      <BitField description="See description for COCO1." name="COCO6" size="1" start="6" />
      <BitField description="See description for COCO1." name="COCO7" size="1" start="7" />
    </Register>
    <Register access="ReadOnly" description="Data result register for HW triggers" name="ADC1_R0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Data (result of an ADC conversion)" name="CDATA" size="12" start="0" />
    </Register>
    <Register access="ReadOnly" description="Data result register for HW triggers" name="ADC1_R1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28">
      <BitField description="Data (result of an ADC conversion)" name="CDATA" size="12" start="0" />
    </Register>
    <Register access="ReadOnly" description="Data result register for HW triggers" name="ADC1_R2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="Data (result of an ADC conversion)" name="CDATA" size="12" start="0" />
    </Register>
    <Register access="ReadOnly" description="Data result register for HW triggers" name="ADC1_R3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x30">
      <BitField description="Data (result of an ADC conversion)" name="CDATA" size="12" start="0" />
    </Register>
    <Register access="ReadOnly" description="Data result register for HW triggers" name="ADC1_R4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x34">
      <BitField description="Data (result of an ADC conversion)" name="CDATA" size="12" start="0" />
    </Register>
    <Register access="ReadOnly" description="Data result register for HW triggers" name="ADC1_R5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x38">
      <BitField description="Data (result of an ADC conversion)" name="CDATA" size="12" start="0" />
    </Register>
    <Register access="ReadOnly" description="Data result register for HW triggers" name="ADC1_R6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3C">
      <BitField description="Data (result of an ADC conversion)" name="CDATA" size="12" start="0" />
    </Register>
    <Register access="ReadOnly" description="Data result register for HW triggers" name="ADC1_R7" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="Data (result of an ADC conversion)" name="CDATA" size="12" start="0" />
    </Register>
    <Register access="Read/Write" description="Configuration register" name="ADC1_CFG" reset_mask="0xFFFFFFFF" reset_value="0x200" size="4" start="+0x44">
      <BitField description="Input Clock Select" name="ADICLK" size="2" start="0">
        <Enum description="IPG clock" name="ADICLK_0" start="0" />
        <Enum description="IPG clock divided by 2" name="ADICLK_1" start="0x1" />
        <Enum description="Asynchronous clock (ADACK)" name="ADICLK_3" start="0x3" />
      </BitField>
      <BitField description="Conversion Mode Selection" name="MODE" size="2" start="2">
        <Enum description="8-bit conversion" name="MODE_0" start="0" />
        <Enum description="10-bit conversion" name="MODE_1" start="0x1" />
        <Enum description="12-bit conversion" name="MODE_2" start="0x2" />
      </BitField>
      <BitField description="Long Sample Time Configuration" name="ADLSMP" size="1" start="4">
        <Enum description="Short sample mode." name="ADLSMP_0" start="0" />
        <Enum description="Long sample mode." name="ADLSMP_1" start="0x1" />
      </BitField>
      <BitField description="Clock Divide Select" name="ADIV" size="2" start="5">
        <Enum description="Input clock" name="ADIV_0" start="0" />
        <Enum description="Input clock / 2" name="ADIV_1" start="0x1" />
        <Enum description="Input clock / 4" name="ADIV_2" start="0x2" />
        <Enum description="Input clock / 8" name="ADIV_3" start="0x3" />
      </BitField>
      <BitField description="Low-Power Configuration" name="ADLPC" size="1" start="7">
        <Enum description="ADC hard block not in low power mode." name="ADLPC_0" start="0" />
        <Enum description="ADC hard block in low power mode." name="ADLPC_1" start="0x1" />
      </BitField>
      <BitField description="Defines the total sample time duration in number of full cycles" name="ADSTS" size="2" start="8">
        <Enum description="Sample period (ADC clocks) = 3 if ADLSMP=0b Sample period (ADC clocks) = 13 if ADLSMP=1b" name="ADSTS_0" start="0" />
        <Enum description="Sample period (ADC clocks) = 5 if ADLSMP=0b Sample period (ADC clocks) = 17 if ADLSMP=1b" name="ADSTS_1" start="0x1" />
        <Enum description="Sample period (ADC clocks) = 7 if ADLSMP=0b Sample period (ADC clocks) = 21 if ADLSMP=1b" name="ADSTS_2" start="0x2" />
        <Enum description="Sample period (ADC clocks) = 9 if ADLSMP=0b Sample period (ADC clocks) = 25 if ADLSMP=1b" name="ADSTS_3" start="0x3" />
      </BitField>
      <BitField description="High Speed Configuration" name="ADHSC" size="1" start="10">
        <Enum description="Normal conversion selected." name="ADHSC_0" start="0" />
        <Enum description="High speed conversion selected." name="ADHSC_1" start="0x1" />
      </BitField>
      <BitField description="Voltage Reference Selection" name="REFSEL" size="2" start="11">
        <Enum description="Selects VREFH/VREFL as reference voltage." name="REFSEL_0" start="0" />
      </BitField>
      <BitField description="Conversion Trigger Select" name="ADTRG" size="1" start="13">
        <Enum description="Software trigger selected" name="ADTRG_0" start="0" />
        <Enum description="Hardware trigger selected" name="ADTRG_1" start="0x1" />
      </BitField>
      <BitField description="Hardware Average select" name="AVGS" size="2" start="14">
        <Enum description="4 samples averaged" name="AVGS_0" start="0" />
        <Enum description="8 samples averaged" name="AVGS_1" start="0x1" />
        <Enum description="16 samples averaged" name="AVGS_2" start="0x2" />
        <Enum description="32 samples averaged" name="AVGS_3" start="0x3" />
      </BitField>
      <BitField description="Data Overwrite Enable" name="OVWREN" size="1" start="16">
        <Enum description="Disable the overwriting. Existing Data in Data result register will not be overwritten by subsequent converted data." name="OVWREN_0" start="0" />
        <Enum description="Enable the overwriting." name="OVWREN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="General control register" name="ADC1_GC" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x48">
      <BitField description="Asynchronous clock output enable" name="ADACKEN" size="1" start="0">
        <Enum description="Asynchronous clock output disabled; Asynchronous clock only enabled if selected by ADICLK and a conversion is active." name="ADACKEN_0" start="0" />
        <Enum description="Asynchronous clock and clock output enabled regardless of the state of the ADC" name="ADACKEN_1" start="0x1" />
      </BitField>
      <BitField description="DMA Enable" name="DMAEN" size="1" start="1">
        <Enum description="DMA disabled (default)" name="DMAEN_0" start="0" />
        <Enum description="DMA enabled" name="DMAEN_1" start="0x1" />
      </BitField>
      <BitField description="Compare Function Range Enable" name="ACREN" size="1" start="2">
        <Enum description="Range function disabled. Only the compare value 1 of ADC_CV register (CV1) is compared." name="ACREN_0" start="0" />
        <Enum description="Range function enabled. Both compare values of ADC_CV registers (CV1 and CV2) are compared." name="ACREN_1" start="0x1" />
      </BitField>
      <BitField description="Compare Function Greater Than Enable" name="ACFGT" size="1" start="3">
        <Enum description="Configures &quot;Less Than Threshold, Outside Range Not Inclusive and Inside Range Not Inclusive&quot; functionality based on the values placed in the ADC_CV register." name="ACFGT_0" start="0" />
        <Enum description="Configures &quot;Greater Than Or Equal To Threshold, Outside Range Inclusive and Inside Range Inclusive&quot; functionality based on the values placed in the ADC_CV registers." name="ACFGT_1" start="0x1" />
      </BitField>
      <BitField description="Compare Function Enable" name="ACFE" size="1" start="4">
        <Enum description="Compare function disabled" name="ACFE_0" start="0" />
        <Enum description="Compare function enabled" name="ACFE_1" start="0x1" />
      </BitField>
      <BitField description="Hardware average enable" name="AVGE" size="1" start="5">
        <Enum description="Hardware average function disabled" name="AVGE_0" start="0" />
        <Enum description="Hardware average function enabled" name="AVGE_1" start="0x1" />
      </BitField>
      <BitField description="Continuous Conversion Enable" name="ADCO" size="1" start="6">
        <Enum description="One conversion or one set of conversions if the hardware average function is enabled (AVGE=1) after initiating a conversion." name="ADCO_0" start="0" />
        <Enum description="Continuous conversions or sets of conversions if the hardware average function is enabled (AVGE=1) after initiating a conversion." name="ADCO_1" start="0x1" />
      </BitField>
      <BitField description="Calibration" name="CAL" size="1" start="7" />
    </Register>
    <Register access="Read/Write" description="General status register" name="ADC1_GS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4C">
      <BitField description="Conversion Active" name="ADACT" size="1" start="0">
        <Enum description="Conversion not in progress." name="ADACT_0" start="0" />
        <Enum description="Conversion in progress." name="ADACT_1" start="0x1" />
      </BitField>
      <BitField description="Calibration Failed Flag" name="CALF" size="1" start="1">
        <Enum description="Calibration completed normally." name="CALF_0" start="0" />
        <Enum description="Calibration failed. ADC accuracy specifications are not guaranteed." name="CALF_1" start="0x1" />
      </BitField>
      <BitField description="Asynchronous wakeup interrupt status" name="AWKST" size="1" start="2">
        <Enum description="No asynchronous interrupt." name="AWKST_0" start="0" />
        <Enum description="Asynchronous wake up interrupt occurred in stop mode." name="AWKST_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Compare value register" name="ADC1_CV" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x50">
      <BitField description="Compare Value 1" name="CV1" size="12" start="0" />
      <BitField description="Compare Value 2" name="CV2" size="12" start="16" />
    </Register>
    <Register access="Read/Write" description="Offset correction value register" name="ADC1_OFS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x54">
      <BitField description="Offset value" name="OFS" size="12" start="0" />
      <BitField description="Sign bit" name="SIGN" size="1" start="12">
        <Enum description="The offset value is added with the raw result" name="SIGN_0" start="0" />
        <Enum description="The offset value is subtracted from the raw converted value" name="SIGN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Calibration value register" name="ADC1_CAL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x58">
      <BitField description="Calibration Result Value" name="CAL_CODE" size="4" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="TRNG" name="TRNG" start="0x400CC000">
    <Register access="Read/Write" description="Miscellaneous Control Register" name="MCTL" reset_mask="0xFFFFFFFF" reset_value="0x12001" size="4" start="+0x0">
      <BitField description="Sample Mode" name="SAMP_MODE" size="2" start="0">
        <Enum description="use Von Neumann data into both Entropy shifter and Statistical Checker" name="SAMP_MODE_VON_BOTH" start="0" />
        <Enum description="use raw data into both Entropy shifter and Statistical Checker" name="SAMP_MODE_RAW_BOTH" start="0x1" />
        <Enum description="use Von Neumann data into Entropy shifter. Use raw data into Statistical Checker" name="SAMP_MODE_VON_ENT" start="0x2" />
        <Enum description="undefined/reserved." name="SAMP_MODE_UNDEF" start="0x3" />
      </BitField>
      <BitField description="Oscillator Divide" name="OSC_DIV" size="2" start="2">
        <Enum description="use ring oscillator with no divide" name="OSC_DIV_DIV1" start="0" />
        <Enum description="use ring oscillator divided-by-2" name="OSC_DIV_DIV2" start="0x1" />
        <Enum description="use ring oscillator divided-by-4" name="OSC_DIV_DIV4" start="0x2" />
        <Enum description="use ring oscillator divided-by-8" name="OSC_DIV_DIV8" start="0x3" />
      </BitField>
      <BitField description="This bit is unused. Always reads zero." name="UNUSED4" size="1" start="4" />
      <BitField description="This bit is unused. Always reads zero." name="UNUSED5" size="1" start="5" />
      <BitField description="Reset Defaults" name="RST_DEF" size="1" start="6" />
      <BitField description="Force System Clock" name="FOR_SCLK" size="1" start="7" />
      <BitField description="Read only: Frequency Count Fail" name="FCT_FAIL" size="1" start="8" />
      <BitField description="Read only: Frequency Count Valid. Indicates that a valid frequency count may be read from FRQCNT." name="FCT_VAL" size="1" start="9" />
      <BitField description="Read only: Entropy Valid" name="ENT_VAL" size="1" start="10" />
      <BitField description="Read only: Test point inside ring oscillator." name="TST_OUT" size="1" start="11" />
      <BitField description="Read: Error status" name="ERR" size="1" start="12" />
      <BitField description="TRNG_OK_TO_STOP" name="TSTOP_OK" size="1" start="13" />
      <BitField description="Long run count continues between entropy generations" name="LRUN_CONT" size="1" start="14" />
      <BitField description="Programming Mode Select" name="PRGM" size="1" start="16" />
    </Register>
    <Register access="Read/Write" description="Statistical Check Miscellaneous Register" name="SCMISC" reset_mask="0xFFFFFFFF" reset_value="0x10022" size="4" start="+0x4">
      <BitField description="LONG RUN MAX LIMIT" name="LRUN_MAX" size="8" start="0" />
      <BitField description="RETRY COUNT" name="RTY_CT" size="4" start="16" />
    </Register>
    <Register access="Read/Write" description="Poker Range Register" name="PKRRNG" reset_mask="0xFFFFFFFF" reset_value="0x9A3" size="4" start="+0x8">
      <BitField description="Poker Range" name="PKR_RNG" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Poker Maximum Limit Register" name="PKRMAX" reset_mask="0xFFFFFFFF" reset_value="0x6920" size="4" start="+0xC">
      <BitField description="Poker Maximum Limit." name="PKR_MAX" size="24" start="0" />
    </Register>
    <Register access="ReadOnly" description="Poker Square Calculation Result Register" name="PKRSQ" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Poker Square Calculation Result." name="PKR_SQ" size="24" start="0" />
    </Register>
    <Register access="Read/Write" description="Seed Control Register" name="SDCTL" reset_mask="0xFFFFFFFF" reset_value="0xC8009C4" size="4" start="+0x10">
      <BitField description="Sample Size" name="SAMP_SIZE" size="16" start="0" />
      <BitField description="Entropy Delay" name="ENT_DLY" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="Sparse Bit Limit Register" name="SBLIM" reset_mask="0xFFFFFFFF" reset_value="0x3F" size="4" start="+0x14">
      <BitField description="Sparse Bit Limit" name="SB_LIM" size="10" start="0" />
    </Register>
    <Register access="ReadOnly" description="Total Samples Register" name="TOTSAM" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="Total Samples" name="TOT_SAM" size="20" start="0" />
    </Register>
    <Register access="Read/Write" description="Frequency Count Minimum Limit Register" name="FRQMIN" reset_mask="0xFFFFFFFF" reset_value="0x640" size="4" start="+0x18">
      <BitField description="Frequency Count Minimum Limit" name="FRQ_MIN" size="22" start="0" />
    </Register>
    <Register access="ReadOnly" description="Frequency Count Register" name="FRQCNT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="Frequency Count" name="FRQ_CT" size="22" start="0" />
    </Register>
    <Register access="Read/Write" description="Frequency Count Maximum Limit Register" name="FRQMAX" reset_mask="0xFFFFFFFF" reset_value="0x6400" size="4" start="+0x1C">
      <BitField description="Frequency Counter Maximum Limit" name="FRQ_MAX" size="22" start="0" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Monobit Count Register" name="SCMC" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Monobit Count" name="MONO_CT" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Statistical Check Monobit Limit Register" name="SCML" reset_mask="0xFFFFFFFF" reset_value="0x10C0568" size="4" start="+0x20">
      <BitField description="Monobit Maximum Limit" name="MONO_MAX" size="16" start="0" />
      <BitField description="Monobit Range" name="MONO_RNG" size="16" start="16" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Run Length 1 Count Register" name="SCR1C" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Runs of Zero, Length 1 Count" name="R1_0_CT" size="15" start="0" />
      <BitField description="Runs of One, Length 1 Count" name="R1_1_CT" size="15" start="16" />
    </Register>
    <Register access="Read/Write" description="Statistical Check Run Length 1 Limit Register" name="SCR1L" reset_mask="0xFFFFFFFF" reset_value="0xB20195" size="4" start="+0x24">
      <BitField description="Run Length 1 Maximum Limit" name="RUN1_MAX" size="15" start="0" />
      <BitField description="Run Length 1 Range" name="RUN1_RNG" size="15" start="16" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Run Length 2 Count Register" name="SCR2C" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28">
      <BitField description="Runs of Zero, Length 2 Count" name="R2_0_CT" size="14" start="0" />
      <BitField description="Runs of One, Length 2 Count" name="R2_1_CT" size="14" start="16" />
    </Register>
    <Register access="Read/Write" description="Statistical Check Run Length 2 Limit Register" name="SCR2L" reset_mask="0xFFFFFFFF" reset_value="0x7A00DC" size="4" start="+0x28">
      <BitField description="Run Length 2 Maximum Limit" name="RUN2_MAX" size="14" start="0" />
      <BitField description="Run Length 2 Range" name="RUN2_RNG" size="14" start="16" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Run Length 3 Count Register" name="SCR3C" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="Runs of Zeroes, Length 3 Count" name="R3_0_CT" size="13" start="0" />
      <BitField description="Runs of Ones, Length 3 Count" name="R3_1_CT" size="13" start="16" />
    </Register>
    <Register access="Read/Write" description="Statistical Check Run Length 3 Limit Register" name="SCR3L" reset_mask="0xFFFFFFFF" reset_value="0x58007D" size="4" start="+0x2C">
      <BitField description="Run Length 3 Maximum Limit" name="RUN3_MAX" size="13" start="0" />
      <BitField description="Run Length 3 Range" name="RUN3_RNG" size="13" start="16" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Run Length 4 Count Register" name="SCR4C" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x30">
      <BitField description="Runs of Zero, Length 4 Count" name="R4_0_CT" size="12" start="0" />
      <BitField description="Runs of One, Length 4 Count" name="R4_1_CT" size="12" start="16" />
    </Register>
    <Register access="Read/Write" description="Statistical Check Run Length 4 Limit Register" name="SCR4L" reset_mask="0xFFFFFFFF" reset_value="0x40004B" size="4" start="+0x30">
      <BitField description="Run Length 4 Maximum Limit" name="RUN4_MAX" size="12" start="0" />
      <BitField description="Run Length 4 Range" name="RUN4_RNG" size="12" start="16" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Run Length 5 Count Register" name="SCR5C" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x34">
      <BitField description="Runs of Zero, Length 5 Count" name="R5_0_CT" size="11" start="0" />
      <BitField description="Runs of One, Length 5 Count" name="R5_1_CT" size="11" start="16" />
    </Register>
    <Register access="Read/Write" description="Statistical Check Run Length 5 Limit Register" name="SCR5L" reset_mask="0xFFFFFFFF" reset_value="0x2E002F" size="4" start="+0x34">
      <BitField description="Run Length 5 Maximum Limit" name="RUN5_MAX" size="11" start="0" />
      <BitField description="Run Length 5 Range" name="RUN5_RNG" size="11" start="16" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Run Length 6+ Count Register" name="SCR6PC" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x38">
      <BitField description="Runs of Zero, Length 6+ Count" name="R6P_0_CT" size="11" start="0" />
      <BitField description="Runs of One, Length 6+ Count" name="R6P_1_CT" size="11" start="16" />
    </Register>
    <Register access="Read/Write" description="Statistical Check Run Length 6+ Limit Register" name="SCR6PL" reset_mask="0xFFFFFFFF" reset_value="0x2E002F" size="4" start="+0x38">
      <BitField description="Run Length 6+ Maximum Limit" name="RUN6P_MAX" size="11" start="0" />
      <BitField description="Run Length 6+ Range" name="RUN6P_RNG" size="11" start="16" />
    </Register>
    <Register access="ReadOnly" description="Status Register" name="STATUS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3C">
      <BitField description="Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test has failed." name="TF1BR0" size="1" start="0" />
      <BitField description="Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test has failed." name="TF1BR1" size="1" start="1" />
      <BitField description="Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test has failed." name="TF2BR0" size="1" start="2" />
      <BitField description="Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test has failed." name="TF2BR1" size="1" start="3" />
      <BitField description="Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test has failed." name="TF3BR0" size="1" start="4" />
      <BitField description="Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test has failed." name="TF3BR1" size="1" start="5" />
      <BitField description="Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test has failed." name="TF4BR0" size="1" start="6" />
      <BitField description="Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test has failed." name="TF4BR1" size="1" start="7" />
      <BitField description="Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test has failed." name="TF5BR0" size="1" start="8" />
      <BitField description="Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test has failed." name="TF5BR1" size="1" start="9" />
      <BitField description="Test Fail, 6 Plus Bit Run, Sampling 0s" name="TF6PBR0" size="1" start="10" />
      <BitField description="Test Fail, 6 Plus Bit Run, Sampling 1s" name="TF6PBR1" size="1" start="11" />
      <BitField description="Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed." name="TFSB" size="1" start="12" />
      <BitField description="Test Fail, Long Run. If TFLR=1, the Long Run Test has failed." name="TFLR" size="1" start="13" />
      <BitField description="Test Fail, Poker. If TFP=1, the Poker Test has failed." name="TFP" size="1" start="14" />
      <BitField description="Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed." name="TFMB" size="1" start="15" />
      <BitField description="RETRY COUNT" name="RETRY_CT" size="4" start="16" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x44">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x48">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4C">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x50">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x54">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x58">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5C">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[8]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x60">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[9]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x64">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[10]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x68">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[11]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x6C">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[12]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x70">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[13]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x74">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[14]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x78">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Entropy Read Register" name="ENT[15]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x7C">
      <BitField description="Entropy Value" name="ENT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Poker Count 1 and 0 Register" name="PKRCNT10" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x80">
      <BitField description="Poker 0h Count" name="PKR_0_CT" size="16" start="0" />
      <BitField description="Poker 1h Count" name="PKR_1_CT" size="16" start="16" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Poker Count 3 and 2 Register" name="PKRCNT32" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x84">
      <BitField description="Poker 2h Count" name="PKR_2_CT" size="16" start="0" />
      <BitField description="Poker 3h Count" name="PKR_3_CT" size="16" start="16" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Poker Count 5 and 4 Register" name="PKRCNT54" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x88">
      <BitField description="Poker 4h Count" name="PKR_4_CT" size="16" start="0" />
      <BitField description="Poker 5h Count" name="PKR_5_CT" size="16" start="16" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Poker Count 7 and 6 Register" name="PKRCNT76" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8C">
      <BitField description="Poker 6h Count" name="PKR_6_CT" size="16" start="0" />
      <BitField description="Poker 7h Count" name="PKR_7_CT" size="16" start="16" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Poker Count 9 and 8 Register" name="PKRCNT98" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x90">
      <BitField description="Poker 8h Count" name="PKR_8_CT" size="16" start="0" />
      <BitField description="Poker 9h Count" name="PKR_9_CT" size="16" start="16" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Poker Count B and A Register" name="PKRCNTBA" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x94">
      <BitField description="Poker Ah Count" name="PKR_A_CT" size="16" start="0" />
      <BitField description="Poker Bh Count" name="PKR_B_CT" size="16" start="16" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Poker Count D and C Register" name="PKRCNTDC" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x98">
      <BitField description="Poker Ch Count" name="PKR_C_CT" size="16" start="0" />
      <BitField description="Poker Dh Count" name="PKR_D_CT" size="16" start="16" />
    </Register>
    <Register access="ReadOnly" description="Statistical Check Poker Count F and E Register" name="PKRCNTFE" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x9C">
      <BitField description="Poker Eh Count" name="PKR_E_CT" size="16" start="0" />
      <BitField description="Poker Fh Count" name="PKR_F_CT" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="Security Configuration Register" name="SEC_CFG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xA0">
      <BitField description="This bit is unused. Ignore." name="UNUSED0" size="1" start="0" />
      <BitField description="If set, the TRNG registers cannot be programmed" name="NO_PRGM" size="1" start="1">
        <Enum description="Programability of registers controlled only by the Miscellaneous Control Register's access mode bit." name="NO_PRGM_OFF" start="0" />
        <Enum description="Overides Miscellaneous Control Register access mode and prevents TRNG register programming." name="NO_PRGM_ON" start="0x1" />
      </BitField>
      <BitField description="This bit is unused. Ignore." name="UNUSED2" size="1" start="2" />
    </Register>
    <Register access="Read/Write" description="Interrupt Control Register" name="INT_CTRL" reset_mask="0xFFFFFFFF" reset_value="0x7" size="4" start="+0xA4">
      <BitField description="Bit position that can be cleared if corresponding bit of INT_STATUS register has been asserted." name="HW_ERR" size="1" start="0">
        <Enum description="Corresponding bit of INT_STATUS register cleared." name="HW_ERR_CLEAR" start="0" />
        <Enum description="Corresponding bit of INT_STATUS register active." name="HW_ERR_ON" start="0x1" />
      </BitField>
      <BitField description="Same behavior as bit 0 of this register." name="ENT_VAL" size="1" start="1">
        <Enum description="Same behavior as bit 0 of this register." name="ENT_VAL_CLEAR" start="0" />
        <Enum description="Same behavior as bit 0 of this register." name="ENT_VAL_ON" start="0x1" />
      </BitField>
      <BitField description="Same behavior as bit 0 of this register." name="FRQ_CT_FAIL" size="1" start="2">
        <Enum description="Same behavior as bit 0 of this register." name="FRQ_CT_FAIL_CLEAR" start="0" />
        <Enum description="Same behavior as bit 0 of this register." name="FRQ_CT_FAIL_ON" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Mask Register" name="INT_MASK" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xA8">
      <BitField description="Bit position that can be cleared or set to enable the corresponding bit of INT_STATUS to show interupt status" name="HW_ERR" size="1" start="0">
        <Enum description="Corresponding interrupt of INT_STATUS is masked." name="HW_ERR_MASKED" start="0" />
        <Enum description="Corresponding bit of INT_STATUS is active." name="HW_ERR_ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Same behavior as bit 0 of this register." name="ENT_VAL" size="1" start="1">
        <Enum description="Same behavior as bit 0 of this register." name="ENT_VAL_MASKED" start="0" />
        <Enum description="Same behavior as bit 0 of this register." name="ENT_VAL_ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Same behavior as bit 0 of this register." name="FRQ_CT_FAIL" size="1" start="2">
        <Enum description="Same behavior as bit 0 of this register." name="FRQ_CT_FAIL_MASKED" start="0" />
        <Enum description="Same behavior as bit 0 of this register." name="FRQ_CT_FAIL_ACTIVE" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Interrupt Status Register" name="INT_STATUS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xAC">
      <BitField description="Read: Error status" name="HW_ERR" size="1" start="0">
        <Enum description="no error" name="HW_ERR_NO" start="0" />
        <Enum description="error detected." name="HW_ERR_YES" start="0x1" />
      </BitField>
      <BitField description="Read only: Entropy Valid" name="ENT_VAL" size="1" start="1">
        <Enum description="Busy generation entropy. Any value read is invalid." name="ENT_VAL_INVALID" start="0" />
        <Enum description="TRNG can be stopped and entropy is valid if read." name="ENT_VAL_VALID" start="0x1" />
      </BitField>
      <BitField description="Read only: Frequency Count Fail" name="FRQ_CT_FAIL" size="1" start="2">
        <Enum description="No hardware nor self test frequency errors." name="FRQ_CT_FAIL_NO_ERR" start="0" />
        <Enum description="The frequency counter has detected a failure." name="FRQ_CT_FAIL_ERR" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Version ID Register (MS)" name="VID1" reset_mask="0xFFFFFFFF" reset_value="0x300301" size="4" start="+0xF0">
      <BitField description="Shows the IP's Minor revision of the TRNG." name="MIN_REV" size="8" start="0">
        <Enum description="Minor revision number for TRNG." name="MIN_REV_VAL" start="0" />
      </BitField>
      <BitField description="Shows the IP's Major revision of the TRNG." name="MAJ_REV" size="8" start="8">
        <Enum description="Major revision number for TRNG." name="MAJ_REV_VAL" start="0x1" />
      </BitField>
      <BitField description="Shows the IP ID." name="IP_ID" size="16" start="16">
        <Enum description="ID for TRNG." name="IP_ID_VAL" start="0x30" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Version ID Register (LS)" name="VID2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF4">
      <BitField description="Shows the IP's Configuaration options for the TRNG." name="CONFIG_OPT" size="8" start="0">
        <Enum description="TRNG_CONFIG_OPT for TRNG." name="CONFIG_OPT_VAL" start="0" />
      </BitField>
      <BitField description="Shows the IP's ECO revision of the TRNG." name="ECO_REV" size="8" start="8">
        <Enum description="TRNG_ECO_REV for TRNG." name="ECO_REV_VAL" start="0" />
      </BitField>
      <BitField description="Shows the integration options for the TRNG" name="INTG_OPT" size="8" start="16">
        <Enum description="INTG_OPT for TRNG." name="INTG_OPT_VAL" start="0" />
      </BitField>
      <BitField description="Shows the compile options for the TRNG." name="ERA" size="8" start="24">
        <Enum description="COMPILE_OPT for TRNG." name="ERA_VAL" start="0" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="SNVS" name="SNVS" start="0x400D4000">
    <Register access="Read/Write" description="SNVS_HP Lock Register" name="HPLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x0">
      <BitField description="Zeroizable Master Key Write Soft Lock When set, prevents any writes (software and hardware) to the ZMK registers and the ZMK_HWP, ZMK_VAL, and ZMK_ECC_EN fields of the LPMKCR" name="ZMK_WSL" size="1" start="0">
        <Enum description="Write access is allowed" name="WRITE_ALLOWED" start="0" />
        <Enum description="Write access is not allowed" name="WRITE_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="Zeroizable Master Key Read Soft Lock When set, prevents any software reads to the ZMK Registers and ZMK_ECC_VALUE field of the LPMKCR" name="ZMK_RSL" size="1" start="1">
        <Enum description="Read access is allowed (only in software Programming mode)" name="READ_ALLOWED" start="0" />
        <Enum description="Read access is not allowed" name="READ_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="Secure Real Time Counter Soft Lock When set, prevents any writes to the SRTC Registers, SRTC_ENV, and SRTC_INV_EN bits" name="SRTC_SL" size="1" start="2">
        <Enum description="Write access is allowed" name="WRITE_ALLOWED" start="0" />
        <Enum description="Write access is not allowed" name="WRITE_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="LP Calibration Soft Lock When set, prevents any writes to the LP Calibration Value (LPCALB_VAL) and LP Calibration Enable (LPCALB_EN)" name="LPCALB_SL" size="1" start="3">
        <Enum description="Write access is allowed" name="WRITE_ALLOWED" start="0" />
        <Enum description="Write access is not allowed" name="WRITE_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="Monotonic Counter Soft Lock When set, prevents any writes (increments) to the MC Registers and MC_ENV bit" name="MC_SL" size="1" start="4">
        <Enum description="Write access (increment) is allowed" name="WRITE_ALLOWED" start="0" />
        <Enum description="Write access (increment) is not allowed" name="WRITE_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="General Purpose Register Soft Lock When set, prevents any writes to the GPR" name="GPR_SL" size="1" start="5">
        <Enum description="Write access is allowed" name="WRITE_ALLOWED" start="0" />
        <Enum description="Write access is not allowed" name="WRITE_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="LP Security Violation Control Register Soft Lock When set, prevents any writes to the LPSVCR" name="LPSVCR_SL" size="1" start="6">
        <Enum description="Write access is allowed" name="WRITE_ACCESS_ALLOWED" start="0" />
        <Enum description="Write access is not allowed" name="WRITE_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="LP Security Events Configuration Register Soft Lock When set, prevents any writes to the LPSECR" name="LPSECR_SL" size="1" start="8">
        <Enum description="Write access is allowed" name="WRITE_ACCESS_ALLOWED" start="0" />
        <Enum description="Write access is not allowed" name="WRITE_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="Master Key Select Soft Lock When set, prevents any writes to the MASTER_KEY_SEL field of the LPMKCR" name="MKS_SL" size="1" start="9">
        <Enum description="Write access is allowed" name="WRITE_ACCESS_ALLOWED" start="0" />
        <Enum description="Write access is not allowed" name="WRITE_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="HP Security Violation Control Register Lock When set, prevents any writes to the HPSVCR" name="HPSVCR_L" size="1" start="16">
        <Enum description="Write access is allowed" name="WRITE_ACCESS_ALLOWED" start="0" />
        <Enum description="Write access is not allowed" name="WRITE_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="HP Security Interrupt Control Register Lock When set, prevents any writes to the HPSICR" name="HPSICR_L" size="1" start="17">
        <Enum description="Write access is allowed" name="WRITE_ACCESS_ALLOWED" start="0" />
        <Enum description="Write access is not allowed" name="WRITE_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="High Assurance Counter Lock When set, prevents any writes to HPHACIVR, HPHACR, and HAC_EN bit of HPCOMR" name="HAC_L" size="1" start="18">
        <Enum description="Write access is allowed" name="WRITE_ACCESS_ALLOWED" start="0" />
        <Enum description="Write access is not allowed" name="WRITE_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SNVS_HP Command Register" name="HPCOMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="SSM State Transition Transition state of the system security monitor" name="SSM_ST" size="1" start="0" />
      <BitField description="SSM Secure to Trusted State Transition Disable When set, disables the SSM transition from secure to trusted state" name="SSM_ST_DIS" size="1" start="1">
        <Enum description="Secure to Trusted State transition is enabled" name="ENABLED" start="0" />
        <Enum description="Secure to Trusted State transition is disabled" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="SSM Soft Fail to Non-Secure State Transition Disable When set, it disables the SSM transition from soft fail to non-secure state" name="SSM_SFNS_DIS" size="1" start="2">
        <Enum description="Soft Fail to Non-Secure State transition is enabled" name="ENABLED" start="0" />
        <Enum description="Soft Fail to Non-Secure State transition is disabled" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="LP Software Reset When set to 1, most registers in the SNVS_LP section are reset, but the following registers are not reset by an LP software reset: Monotonic Counter Secure Real Time Counter Time Alarm Register This bit cannot be set when the LP_SWR_DIS bit is set" name="LP_SWR" size="1" start="4">
        <Enum description="No Action" name="NO_ACTION" start="0" />
        <Enum description="Reset LP section" name="RESET" start="0x1" />
      </BitField>
      <BitField description="LP Software Reset Disable When set, disables the LP software reset" name="LP_SWR_DIS" size="1" start="5">
        <Enum description="LP software reset is enabled" name="ENABLED" start="0" />
        <Enum description="LP software reset is disabled" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Software Security Violation When set, the system security monitor treats this bit as a non-fatal security violation" name="SW_SV" size="1" start="8" />
      <BitField description="Software Fatal Security Violation When set, the system security monitor treats this bit as a fatal security violation" name="SW_FSV" size="1" start="9" />
      <BitField description="LP Software Security Violation When set, SNVS_LP treats this bit as a security violation" name="SW_LPSV" size="1" start="10" />
      <BitField description="Program Zeroizable Master Key This bit activates ZMK hardware programming mechanism" name="PROG_ZMK" size="1" start="12">
        <Enum description="No Action" name="NO_ACTION" start="0" />
        <Enum description="Activate hardware key programming mechanism" name="PROGRAM_KEY" start="0x1" />
      </BitField>
      <BitField description="Master Key Select Enable When not set, the one time programmable (OTP) master key is selected by default" name="MKS_EN" size="1" start="13">
        <Enum description="OTP master key is selected as an SNVS master key" name="SELECT_OTP" start="0" />
        <Enum description="SNVS master key is selected according to the setting of the MASTER_KEY_SEL field of LPMKCR" name="SELECT_PER_LPMKCR" start="0x1" />
      </BitField>
      <BitField description="High Assurance Counter Enable This bit controls the SSM transition from the soft fail to the hard fail state" name="HAC_EN" size="1" start="16">
        <Enum description="High Assurance Counter is disabled" name="DISABLED" start="0" />
        <Enum description="High Assurance Counter is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="High Assurance Counter Load When set, it loads the High Assurance Counter Register with the value of the High Assurance Counter Load Register" name="HAC_LOAD" size="1" start="17">
        <Enum description="No Action" name="NO_ACTION" start="0" />
        <Enum description="Load the HAC" name="LOAD_HAC" start="0x1" />
      </BitField>
      <BitField description="High Assurance Counter Clear When set, it clears the High Assurance Counter Register" name="HAC_CLEAR" size="1" start="18">
        <Enum description="No Action" name="NO_ACTION" start="0" />
        <Enum description="Clear the HAC" name="CLEAR_HAC" start="0x1" />
      </BitField>
      <BitField description="High Assurance Counter Stop This bit can be set only when SSM is in soft fail state" name="HAC_STOP" size="1" start="19" />
      <BitField description="Non-Privileged Software Access Enable When set, allows non-privileged software to access all SNVS registers, including those that are privileged software read/write access only" name="NPSWA_EN" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="SNVS_HP Control Register" name="HPCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="HP Real Time Counter Enable" name="RTC_EN" size="1" start="0">
        <Enum description="RTC is disabled" name="DISABLED" start="0" />
        <Enum description="RTC is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="HP Time Alarm Enable When set, the time alarm interrupt is generated if the value in the HP Time Alarm Registers is equal to the value of the HP Real Time Counter" name="HPTA_EN" size="1" start="1">
        <Enum description="HP Time Alarm Interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="HP Time Alarm Interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable periodic interrupt in the functional interrupt" name="DIS_PI" size="1" start="2">
        <Enum description="Periodic interrupt will trigger a functional interrupt" name="ENABLED" start="0" />
        <Enum description="Disable periodic interrupt in the function interrupt" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="HP Periodic Interrupt Enable The periodic interrupt can be generated only if the HP Real Time Counter is enabled" name="PI_EN" size="1" start="3">
        <Enum description="HP Periodic Interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="HP Periodic Interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Periodic Interrupt Frequency Defines frequency of the periodic interrupt" name="PI_FREQ" size="4" start="4">
        <Enum description="- bit 0 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_0" start="0" />
        <Enum description="- bit 1 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_1" start="0x1" />
        <Enum description="- bit 2 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_2" start="0x2" />
        <Enum description="- bit 3 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_3" start="0x3" />
        <Enum description="- bit 4 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_4" start="0x4" />
        <Enum description="- bit 5 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_5" start="0x5" />
        <Enum description="- bit 6 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_6" start="0x6" />
        <Enum description="- bit 7 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_7" start="0x7" />
        <Enum description="- bit 8 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_8" start="0x8" />
        <Enum description="- bit 9 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_9" start="0x9" />
        <Enum description="- bit 10 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_10" start="0xA" />
        <Enum description="- bit 11 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_11" start="0xB" />
        <Enum description="- bit 12 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_12" start="0xC" />
        <Enum description="- bit 13 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_13" start="0xD" />
        <Enum description="- bit 14 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_14" start="0xE" />
        <Enum description="- bit 15 of the HPRTCLR is selected as a source of the periodic interrupt" name="USE_BIT_1r5" start="0xF" />
      </BitField>
      <BitField description="HP Real Time Counter Calibration Enabled Indicates that the time calibration mechanism is enabled." name="HPCALB_EN" size="1" start="8">
        <Enum description="HP Timer calibration disabled" name="DISABLED" start="0" />
        <Enum description="HP Timer calibration enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="HP Calibration Value Defines signed calibration value for the HP Real Time Counter" name="HPCALB_VAL" size="5" start="10">
        <Enum description="+0 counts per each 32768 ticks of the counter" name="ADD_0_PER_32768_TICKS" start="0" />
        <Enum description="+1 counts per each 32768 ticks of the counter" name="ADD_1_PER_32768_TICKS" start="0x1" />
        <Enum description="+2 counts per each 32768 ticks of the counter" name="ADD_2_PER_32768_TICKS" start="0x2" />
        <Enum description="+15 counts per each 32768 ticks of the counter" name="ADD_15_PER_32768_TICKS" start="0xF" />
        <Enum description="-16 counts per each 32768 ticks of the counter" name="SUB_16_PER_32768_TICKS" start="0x10" />
        <Enum description="-15 counts per each 32768 ticks of the counter" name="SUB_15_PER_32768_TICKS" start="0x11" />
        <Enum description="-2 counts per each 32768 ticks of the counter" name="SUB_2_PER_32768_TICKS" start="0x1E" />
        <Enum description="-1 counts per each 32768 ticks of the counter" name="SUB_1_PER_32768_TICKS" start="0x1F" />
      </BitField>
      <BitField description="HP Time Synchronize" name="HP_TS" size="1" start="16">
        <Enum description="No Action" name="NO_ACTION" start="0" />
        <Enum description="Synchronize the HP Time Counter to the LP Time Counter" name="SYNC_TIME" start="0x1" />
      </BitField>
      <BitField description="Button Configuration" name="BTN_CONFIG" size="3" start="24" />
      <BitField description="Button interrupt mask" name="BTN_MASK" size="1" start="27" />
    </Register>
    <Register access="Read/Write" description="SNVS_HP Security Interrupt Control Register" name="HPSICR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Security Violation 0 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 0 security violation" name="SV0_EN" size="1" start="0">
        <Enum description="Security Violation 0 Interrupt is Disabled" name="DISABLED" start="0" />
        <Enum description="Security Violation 0 Interrupt is Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 1 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 1 security violation" name="SV1_EN" size="1" start="1">
        <Enum description="Security Violation 1 Interrupt is Disabled" name="DISABLED" start="0" />
        <Enum description="Security Violation 1 Interrupt is Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 2 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 2 security violation" name="SV2_EN" size="1" start="2">
        <Enum description="Security Violation 2 Interrupt is Disabled" name="DISABLED" start="0" />
        <Enum description="Security Violation 2 Interrupt is Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 3 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 3 security violation" name="SV3_EN" size="1" start="3">
        <Enum description="Security Violation 3 Interrupt is Disabled" name="DISABLED" start="0" />
        <Enum description="Security Violation 3 Interrupt is Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 4 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 4 security violation" name="SV4_EN" size="1" start="4">
        <Enum description="Security Violation 4 Interrupt is Disabled" name="DISABLED" start="0" />
        <Enum description="Security Violation 4 Interrupt is Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 5 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 5 security violation" name="SV5_EN" size="1" start="5">
        <Enum description="Security Violation 5 Interrupt is Disabled" name="DISABLED" start="0" />
        <Enum description="Security Violation 5 Interrupt is Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="LP Security Violation Interrupt Enable This bit enables generating of the security interrupt to the host processor upon security violation signal from the LP section" name="LPSVI_EN" size="1" start="31">
        <Enum description="LP Security Violation Interrupt is Disabled" name="DISABLED" start="0" />
        <Enum description="LP Security Violation Interrupt is Enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SNVS_HP Security Violation Control Register" name="HPSVCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Security Violation 0 Security Violation Configuration This field configures the Security Violation 0 Security Violation Input" name="SV0_CFG" size="1" start="0">
        <Enum description="Security Violation 0 is a non-fatal violation" name="NON_FATAL" start="0" />
        <Enum description="Security Violation 0 is a fatal violation" name="FATAL" start="0x1" />
      </BitField>
      <BitField description="Security Violation 1 Security Violation Configuration This field configures the Security Violation 1 Security Violation Input" name="SV1_CFG" size="1" start="1">
        <Enum description="Security Violation 1 is a non-fatal violation" name="NON_FATAL" start="0" />
        <Enum description="Security Violation 1 is a fatal violation" name="FATAL" start="0x1" />
      </BitField>
      <BitField description="Security Violation 2 Security Violation Configuration This field configures the Security Violation 2 Security Violation Input" name="SV2_CFG" size="1" start="2">
        <Enum description="Security Violation 2 is a non-fatal violation" name="NON_FATAL" start="0" />
        <Enum description="Security Violation 2 is a fatal violation" name="FATAL" start="0x1" />
      </BitField>
      <BitField description="Security Violation 3 Security Violation Configuration This field configures the Security Violation 3 Security Violation Input" name="SV3_CFG" size="1" start="3">
        <Enum description="Security Violation 3 is a non-fatal violation" name="NON_FATAL" start="0" />
        <Enum description="Security Violation 3 is a fatal violation" name="FATAL" start="0x1" />
      </BitField>
      <BitField description="Security Violation 4 Security Violation Configuration This field configures the Security Violation 4 Security Violation Input" name="SV4_CFG" size="1" start="4">
        <Enum description="Security Violation 4 is a non-fatal violation" name="NON_FATAL" start="0" />
        <Enum description="Security Violation 4 is a fatal violation" name="FATAL" start="0x1" />
      </BitField>
      <BitField description="Security Violation 5 Security Violation Configuration This field configures the Security Violation 5 Security Violation Input" name="SV5_CFG" size="2" start="5">
        <Enum description="Security Violation 5 is disabled" name="DISABLED" start="0" />
        <Enum description="Security Violation 5 is a non-fatal violation" name="NON_FATAL" start="0x1" />
        <Enum description="Security Violation 5 is a fatal violation" name="FATAL" start="0b1x" />
      </BitField>
      <BitField description="LP Security Violation Configuration This field configures the LP security violation source." name="LPSV_CFG" size="2" start="30">
        <Enum description="LP security violation is disabled" name="DISABLED" start="0" />
        <Enum description="LP security violation is a non-fatal violation" name="NON_FATAL" start="0x1" />
        <Enum description="LP security violation is a fatal violation" name="FATAL" start="0b1x" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SNVS_HP Status Register" name="HPSR" reset_mask="0xFFFFFFFF" reset_value="0x8000B000" size="4" start="+0x14">
      <BitField description="HP Time Alarm Indicates that the HP Time Alarm has occurred since this bit was last cleared." name="HPTA" size="1" start="0">
        <Enum description="No time alarm interrupt occurred." name="NOREPORT" start="0" />
        <Enum description="A time alarm interrupt occurred." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="Periodic Interrupt Indicates that periodic interrupt has occurred since this bit was last cleared." name="PI" size="1" start="1">
        <Enum description="No periodic interrupt occurred." name="NOREPORT" start="0" />
        <Enum description="A periodic interrupt occurred." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="Low Power Disable If 1, the low power section has been disabled by means of an input signal to SNVS" name="LPDIS" size="1" start="4" />
      <BitField description="Button Value of the BTN input" name="BTN" size="1" start="6" />
      <BitField description="Button Interrupt Signal ipi_snvs_btn_int_b was asserted." name="BI" size="1" start="7" />
      <BitField description="System Security Monitor State This field contains the encoded state of the SSM's state machine" name="SSM_STATE" size="4" start="8">
        <Enum description="Init" name="INIT" start="0" />
        <Enum description="Hard Fail" name="HARD_FAIL" start="0x1" />
        <Enum description="Soft Fail" name="SOFT_FAIL" start="0x3" />
        <Enum description="Init Intermediate (transition state between Init and Check - SSM stays in this state only one clock cycle)" name="INTERMEDIATE" start="0x8" />
        <Enum description="Check" name="CHECK" start="0x9" />
        <Enum description="Non-Secure" name="NON_SECURE" start="0xB" />
        <Enum description="Trusted" name="TRUSTED" start="0xD" />
        <Enum description="Secure" name="SECURE" start="0xF" />
      </BitField>
      <BitField description="System Security Configuration This field reflects the three security configuration inputs to SNVS" name="SYS_SECURITY_CFG" size="3" start="12">
        <Enum description="Fab Configuration - the default configuration of newly fabricated chips" name="FAB_CONFIG" start="0" />
        <Enum description="Open Configuration - the configuration after NXP-programmable fuses have been blown" name="OPEN_CONFIG" start="0x1" />
        <Enum description="Closed Configuration - the configuration after OEM-programmable fuses have been blown" name="CLOSED_CONFIG" start="0x3" />
        <Enum description="Field Return Configuration - the configuration of chips that are returned to NXP for analysis" name="FIELD_RETURN_CONFIG" start="0x7" />
      </BitField>
      <BitField description="System Secure Boot If SYS_SECURE_BOOT is 1, the chip boots from internal ROM" name="SYS_SECURE_BOOT" size="1" start="15" />
      <BitField description="One Time Programmable Master Key Syndrome In the case of a single-bit error, the eight lower bits of this value indicate the bit number of error location" name="OTPMK_SYNDROME" size="9" start="16" />
      <BitField description="One Time Programmable Master Key is Equal to Zero" name="OTPMK_ZERO" size="1" start="27">
        <Enum description="The OTPMK is not zero." name="OTPMK_NOT_ZERO" start="0" />
        <Enum description="The OTPMK is zero." name="OTPMK_IS_ZERO" start="0x1" />
      </BitField>
      <BitField description="Zeroizable Master Key is Equal to Zero" name="ZMK_ZERO" size="1" start="31">
        <Enum description="The ZMK is not zero." name="ZMK_NOT_ZERO" start="0" />
        <Enum description="The ZMK is zero." name="ZMK_IS_ZERO" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SNVS_HP Security Violation Status Register" name="HPSVSR" reset_mask="0xFFFFFFFF" reset_value="0x80000000" size="4" start="+0x18">
      <BitField description="Security Violation 0 security violation was detected." name="SV0" size="1" start="0">
        <Enum description="No Security Violation 0 security violation was detected." name="NOREPORT" start="0" />
        <Enum description="Security Violation 0 security violation was detected." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 1 security violation was detected." name="SV1" size="1" start="1">
        <Enum description="No Security Violation 1 security violation was detected." name="NOREPORT" start="0" />
        <Enum description="Security Violation 1 security violation was detected." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 2 security violation was detected." name="SV2" size="1" start="2">
        <Enum description="No Security Violation 2 security violation was detected." name="NOREPORT" start="0" />
        <Enum description="Security Violation 2 security violation was detected." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 3 security violation was detected." name="SV3" size="1" start="3">
        <Enum description="No Security Violation 3 security violation was detected." name="NOREPORT" start="0" />
        <Enum description="Security Violation 3 security violation was detected." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 4 security violation was detected." name="SV4" size="1" start="4">
        <Enum description="No Security Violation 4 security violation was detected." name="NOREPORT" start="0" />
        <Enum description="Security Violation 4 security violation was detected." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 5 security violation was detected." name="SV5" size="1" start="5">
        <Enum description="No Security Violation 5 security violation was detected." name="NOREPORT" start="0" />
        <Enum description="Security Violation 5 security violation was detected." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="Software Security Violation This bit is a read-only copy of the SW_SV bit in the HP Command Register" name="SW_SV" size="1" start="13" />
      <BitField description="Software Fatal Security Violation This bit is a read-only copy of the SW_FSV bit in the HP Command Register" name="SW_FSV" size="1" start="14" />
      <BitField description="LP Software Security Violation This bit is a read-only copy of the SW_LPSV bit in the HP Command Register" name="SW_LPSV" size="1" start="15" />
      <BitField description="Zeroizable Master Key Syndrome The ZMK syndrome indicates the single-bit error location and parity for the ZMK register" name="ZMK_SYNDROME" size="9" start="16" />
      <BitField description="Zeroizable Master Key Error Correcting Code Check Failure When set, this bit triggers a bad key violation to the SSM and a security violation to the SNVS_LP section, which clears security sensitive data" name="ZMK_ECC_FAIL" size="1" start="27">
        <Enum description="ZMK ECC Failure was not detected." name="NOREPORT" start="0" />
        <Enum description="ZMK ECC Failure was detected." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="LP Security Violation A security volation was detected in the SNVS low power section" name="LP_SEC_VIO" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="SNVS_HP High Assurance Counter IV Register" name="HPHACIVR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="High Assurance Counter Initial Value This register is used to set the starting count value to the high assurance counter" name="HAC_COUNTER_IV" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="SNVS_HP High Assurance Counter Register" name="HPHACR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="High Assurance Counter When the HAC_EN bit is set and the SSM is in the soft fail state, this counter starts to count down with the system clock" name="HAC_COUNTER" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_HP Real Time Counter MSB Register" name="HPRTCMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="HP Real Time Counter The most-significant 15 bits of the RTC" name="RTC" size="15" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_HP Real Time Counter LSB Register" name="HPRTCLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28">
      <BitField description="HP Real Time Counter least-significant 32 bits" name="RTC" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_HP Time Alarm MSB Register" name="HPTAMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="HP Time Alarm, most-significant 15 bits" name="HPTA_MS" size="15" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_HP Time Alarm LSB Register" name="HPTALR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x30">
      <BitField description="HP Time Alarm, 32 least-significant bits" name="HPTA_LS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Lock Register" name="LPLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x34">
      <BitField description="Zeroizable Master Key Write Hard Lock When set, prevents any writes (software and hardware) to the ZMK registers and ZMK_HWP, ZMK_VAL, and ZMK_ECC_EN fields of the LPMKCR" name="ZMK_WHL" size="1" start="0">
        <Enum description="Write access is allowed." name="WRITE_ACCESS_ALLOWED" start="0" />
        <Enum description="Write access is not allowed." name="WRITE_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="Zeroizable Master Key Read Hard Lock When set, prevents any software reads to the ZMK registers and ZMK_ECC_VALUE field of the LPMKCR" name="ZMK_RHL" size="1" start="1">
        <Enum description="Read access is allowed (only in software programming mode)." name="READ_ACCESS_ALLOWED" start="0" />
        <Enum description="Read access is not allowed." name="READ_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="Secure Real Time Counter Hard Lock When set, prevents any writes to the SRTC registers, SRTC_ENV, and SRTC_INV_EN bits" name="SRTC_HL" size="1" start="2">
        <Enum description="Write access is allowed." name="WRITE_ACCESS_ALLOWED" start="0" />
        <Enum description="Write access is not allowed." name="WRITE_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="LP Calibration Hard Lock When set, prevents any writes to the LP Calibration Value (LPCALB_VAL) and LP Calibration Enable (LPCALB_EN)" name="LPCALB_HL" size="1" start="3">
        <Enum description="Write access is allowed." name="WRITE_ACCESS_ALLOWED" start="0" />
        <Enum description="Write access is not allowed." name="WRITE_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="Monotonic Counter Hard Lock When set, prevents any writes (increments) to the MC Registers and MC_ENV bit" name="MC_HL" size="1" start="4">
        <Enum description="Write access (increment) is allowed." name="WRITE_ACCESS_ALLOWED" start="0" />
        <Enum description="Write access (increment) is not allowed." name="WRITE_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="General Purpose Register Hard Lock When set, prevents any writes to the GPR" name="GPR_HL" size="1" start="5">
        <Enum description="Write access is allowed." name="WRITE_ACCESS_ALLOWED" start="0" />
        <Enum description="Write access is not allowed." name="WRITE_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="LP Security Violation Control Register Hard Lock When set, prevents any writes to the LPSVCR" name="LPSVCR_HL" size="1" start="6">
        <Enum description="Write access is allowed." name="WRITE_ACCESS_ALLOWED" start="0" />
        <Enum description="Write access is not allowed." name="WRITE_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="LP Security Events Configuration Register Hard Lock When set, prevents any writes to the LPSECR" name="LPSECR_HL" size="1" start="8">
        <Enum description="Write access is allowed." name="WRITE_ACCESS_ALLOWED" start="0" />
        <Enum description="Write access is not allowed." name="WRITE_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
      <BitField description="Master Key Select Hard Lock When set, prevents any writes to the MASTER_KEY_SEL field of the LP Master Key Control Register" name="MKS_HL" size="1" start="9">
        <Enum description="Write access is allowed." name="WRITE_ACCESS_ALLOWED" start="0" />
        <Enum description="Write access is not allowed." name="WRITE_ACCESS_NOT_ALLOWED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SNVS_LP Control Register" name="LPCR" reset_mask="0xFFFFFFFF" reset_value="0x20" size="4" start="+0x38">
      <BitField description="Secure Real Time Counter Enabled and Valid When set, the SRTC becomes operational" name="SRTC_ENV" size="1" start="0">
        <Enum description="SRTC is disabled or invalid." name="DISABLED" start="0" />
        <Enum description="SRTC is enabled and valid." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="LP Time Alarm Enable When set, the SNVS functional interrupt is asserted if the LP Time Alarm Register is equal to the 32 MSBs of the secure real time counter" name="LPTA_EN" size="1" start="1">
        <Enum description="LP time alarm interrupt is disabled." name="DISABLED" start="0" />
        <Enum description="LP time alarm interrupt is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Monotonic Counter Enabled and Valid When set, the MC can be incremented (by write transaction to the LPSMCMR or LPSMCLR)" name="MC_ENV" size="1" start="2">
        <Enum description="MC is disabled or invalid." name="DISABLED" start="0" />
        <Enum description="MC is enabled and valid." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="LP Wake-Up Interrupt Enable This interrupt line should be connected to the external pin and is intended to inform the external chip about an SNVS_LP event (MC rollover, SRTC rollover, or time alarm )" name="LPWUI_EN" size="1" start="3" />
      <BitField description="If this bit is 1, in the case of a security violation the SRTC stops counting and the SRTC is invalidated (SRTC_ENV bit is cleared)" name="SRTC_INV_EN" size="1" start="4">
        <Enum description="SRTC stays valid in the case of security violation (other than a software violation (HPSVSR[SW_LPSV] = 1 or HPCOMR[SW_LPSV] = 1))." name="KEEP_VALID" start="0" />
        <Enum description="SRTC is invalidated in the case of security violation." name="INVALIDATE" start="0x1" />
      </BitField>
      <BitField description="Dumb PMIC Enabled When set, software can control the system power" name="DP_EN" size="1" start="5">
        <Enum description="Smart PMIC enabled." name="SMART_PMIC_ENABLED" start="0" />
        <Enum description="Dumb PMIC enabled." name="DUMB_PMIC_ENABLED" start="0x1" />
      </BitField>
      <BitField description="Turn off System Power Asserting this bit causes a signal to be sent to the Power Management IC to turn off the system power" name="TOP" size="1" start="6">
        <Enum description="Leave system power on." name="KEEP_ON" start="0" />
        <Enum description="Turn off system power." name="TURN_OFF" start="0x1" />
      </BitField>
      <BitField description="Digital Low-Voltage Event Enable By default the detection of a low-voltage event does not cause the pmic_en_b signal to be asserted" name="LVD_EN" size="1" start="7" />
      <BitField description="LP Calibration Enable When set, enables the SRTC calibration mechanism" name="LPCALB_EN" size="1" start="8">
        <Enum description="SRTC Time calibration is disabled." name="DISABLED" start="0" />
        <Enum description="SRTC Time calibration is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="LP Calibration Value Defines signed calibration value for SRTC" name="LPCALB_VAL" size="5" start="10">
        <Enum description="+0 counts per each 32768 ticks of the counter clock" name="ADD_0_PER_32768_TICKS" start="0" />
        <Enum description="+1 counts per each 32768 ticks of the counter clock" name="ADD_1_PER_32768_TICKS" start="0x1" />
        <Enum description="+2 counts per each 32768 ticks of the counter clock" name="ADD_2_PER_32768_TICKS" start="0x2" />
        <Enum description="+15 counts per each 32768 ticks of the counter clock" name="ADD_15_PER_32768_TICKS" start="0xF" />
        <Enum description="-16 counts per each 32768 ticks of the counter clock" name="SUB_16_PER_32768_TICKS" start="0x10" />
        <Enum description="-15 counts per each 32768 ticks of the counter clock" name="SUB_15_PER_32768_TICKS" start="0x11" />
        <Enum description="-2 counts per each 32768 ticks of the counter clock" name="SUB_2_PER_32768_TICKS" start="0x1E" />
        <Enum description="-1 counts per each 32768 ticks of the counter clock" name="SUB_1_PER_32768_TICKS" start="0x1F" />
      </BitField>
      <BitField description="This field configures the button press time out values for the PMIC Logic" name="BTN_PRESS_TIME" size="2" start="16" />
      <BitField description="This field configures the amount of debounce time for the BTN input signal" name="DEBOUNCE" size="2" start="18" />
      <BitField description="The ON_TIME field is used to configure the period of time after BTN is asserted before pmic_en_b is asserted to turn on the SoC power" name="ON_TIME" size="2" start="20" />
      <BitField description="PMIC On Request Enable The value written to PK_EN will be asserted on output signal snvs_lp_pk_en" name="PK_EN" size="1" start="22" />
      <BitField description="PMIC On Request Override The value written to PK_OVERRIDE will be asserted on output signal snvs_lp_pk_override" name="PK_OVERRIDE" size="1" start="23" />
      <BitField description="General Purpose Registers Zeroization Disable" name="GPR_Z_DIS" size="1" start="24" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Master Key Control Register" name="LPMKCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3C">
      <BitField description="Master Key Select These bits select the SNVS Master Key output when Master Key Select bits are enabled by MKS_EN bit in the HPCOMR" name="MASTER_KEY_SEL" size="2" start="0">
        <Enum description="Select one time programmable master key." name="SELECT_OTPMK" start="0b0x" />
        <Enum description="Select zeroizable master key when MKS_EN bit is set ." name="SELECT_ZMK" start="0x2" />
        <Enum description="Select combined master key when MKS_EN bit is set ." name="SELECT_COMBO" start="0x3" />
      </BitField>
      <BitField description="Zeroizable Master Key hardware Programming mode When set, only the hardware key programming mechanism can set the ZMK and software cannot read it" name="ZMK_HWP" size="1" start="2">
        <Enum description="ZMK is in the software programming mode." name="SW_PROG_MODE" start="0" />
        <Enum description="ZMK is in the hardware programming mode." name="HW_PROG_MODE" start="0x1" />
      </BitField>
      <BitField description="Zeroizable Master Key Valid When set, the ZMK value can be selected by the master key control block for use by cryptographic modules" name="ZMK_VAL" size="1" start="3">
        <Enum description="ZMK is not valid." name="INVALID" start="0" />
        <Enum description="ZMK is valid." name="VALID" start="0x1" />
      </BitField>
      <BitField description="Zeroizable Master Key Error Correcting Code Check Enable Writing one to this field automatically calculates and sets the ZMK ECC value in the ZMK_ECC_VALUE field of this register" name="ZMK_ECC_EN" size="1" start="4">
        <Enum description="ZMK ECC check is disabled." name="DISABLED" start="0" />
        <Enum description="ZMK ECC check is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Zeroizable Master Key Error Correcting Code Value This field is automatically calculated and set when one is written into ZMK_ECC_EN bit of this register" name="ZMK_ECC_VALUE" size="9" start="7" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Security Violation Control Register" name="LPSVCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="Security Violation 0 Enable This bit enables Security Violation 0 Input" name="SV0_EN" size="1" start="0">
        <Enum description="Security Violation 0 is disabled in the LP domain." name="DISABLED" start="0" />
        <Enum description="Security Violation 0 is enabled in the LP domain." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 1 Enable This bit enables Security Violation 1 Input" name="SV1_EN" size="1" start="1">
        <Enum description="Security Violation 1 is disabled in the LP domain." name="DISABLED" start="0" />
        <Enum description="Security Violation 1 is enabled in the LP domain." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 2 Enable This bit enables Security Violation 2 Input" name="SV2_EN" size="1" start="2">
        <Enum description="Security Violation 2 is disabled in the LP domain." name="DISABLED" start="0" />
        <Enum description="Security Violation 2 is enabled in the LP domain." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 3 Enable This bit enables Security Violation 3 Input" name="SV3_EN" size="1" start="3">
        <Enum description="Security Violation 3 is disabled in the LP domain." name="DISABLED" start="0" />
        <Enum description="Security Violation 3 is enabled in the LP domain." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 4 Enable This bit enables Security Violation 4 Input" name="SV4_EN" size="1" start="4">
        <Enum description="Security Violation 4 is disabled in the LP domain." name="DISABLED" start="0" />
        <Enum description="Security Violation 4 is enabled in the LP domain." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Security Violation 5 Enable This bit enables Security Violation 5 Input" name="SV5_EN" size="1" start="5">
        <Enum description="Security Violation 5 is disabled in the LP domain." name="DISABLED" start="0" />
        <Enum description="Security Violation 5 is enabled in the LP domain." name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SNVS_LP Security Events Configuration Register" name="LPSECR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x48">
      <BitField description="SRTC Rollover Enable When set, an SRTC rollover event generates an LP security violation." name="SRTCR_EN" size="1" start="1">
        <Enum description="SRTC rollover is disabled." name="DISABLED" start="0" />
        <Enum description="SRTC rollover is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="MC Rollover Enable When set, an MC Rollover event generates an LP security violation." name="MCR_EN" size="1" start="2">
        <Enum description="MC rollover is disabled." name="DISABLED" start="0" />
        <Enum description="MC rollover is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="System Power Fail Detector (PFD) Observability Flop The asynchronous reset input of this flop is connected directly to the inverted output of the PFD analog circuitry (external to the SNVS block)" name="PFD_OBSERV" size="1" start="14" />
      <BitField description="Power On Reset (POR) Observability Flop The asynchronous reset input of this flop is connected directly to the output of the POR analog circuitry (external to the SNVS" name="POR_OBSERV" size="1" start="15" />
      <BitField description="Low Temp Detect Configuration These configuration bits are wired as an output of the module." name="LTDC" size="3" start="16" />
      <BitField description="High Temperature Detect Configuration These configuration bits are wired as an output of the module" name="HTDC" size="3" start="20" />
      <BitField description="Voltage Reference Configuration These configuration bits are wired as an output of the module." name="VRC" size="3" start="24" />
      <BitField description="Oscillator Bypass When OSCB=1 the osc_bypass signal is asserted" name="OSCB" size="1" start="28">
        <Enum description="Normal SRTC clock oscillator not bypassed." name="NOT_BYPASSED" start="0" />
        <Enum description="Normal SRTC clock oscillator bypassed. Alternate clock can drive the SRTC clock source." name="BYPASSED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SNVS_LP Status Register" name="LPSR" reset_mask="0xFFFFFFFF" reset_value="0x8" size="4" start="+0x4C">
      <BitField description="LP Time Alarm" name="LPTA" size="1" start="0">
        <Enum description="No time alarm interrupt occurred." name="NOREPORT" start="0" />
        <Enum description="A time alarm interrupt occurred." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="Secure Real Time Counter Rollover" name="SRTCR" size="1" start="1">
        <Enum description="SRTC has not reached its maximum value." name="NOREPORT" start="0" />
        <Enum description="SRTC has reached its maximum value." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="Monotonic Counter Rollover" name="MCR" size="1" start="2">
        <Enum description="MC has not reached its maximum value." name="NOREPORT" start="0" />
        <Enum description="MC has reached its maximum value." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="Digital Low Voltage Event Detected" name="LVD" size="1" start="3">
        <Enum description="No low voltage event detected." name="NOLOWVOLT" start="0" />
        <Enum description="Low voltage event is detected." name="LOWVOLTDETECTED" start="0x1" />
      </BitField>
      <BitField description="External Security Violation Detected Indicates that a security violation is detected on one of the HP security violation ports" name="ESVD" size="1" start="16">
        <Enum description="No external security violation." name="NOREPORT" start="0" />
        <Enum description="External security violation is detected." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="Emergency Off This bit is set when a power off is requested." name="EO" size="1" start="17">
        <Enum description="Emergency off was not detected." name="NOREPORT" start="0" />
        <Enum description="Emergency off was detected." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="Set Power Off The SPO bit is set when the power button is pressed longer than the configured debounce time" name="SPOF" size="1" start="18">
        <Enum description="Set Power Off was not detected." name="NOREPORT" start="0" />
        <Enum description="Set Power Off was detected." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="Set Power On The SPON bit is set when the set_pwr_on_irq interrupt is triggered, which happens when the power button is pressed longer than the configured debounce time" name="SPON" size="1" start="19">
        <Enum description="Set Power On Interrupt was not detected." name="NOREPORT" start="0" />
        <Enum description="Set Power On Interrupt was detected." name="REPORTED" start="0x1" />
      </BitField>
      <BitField description="LP Section is Non-Secured Indicates that LP section was provisioned/programmed in the non-secure state" name="LPNS" size="1" start="30">
        <Enum description="LP section was not programmed in the non-secure state." name="NOT_PRGRMD_IN_NON_SECURE_STATE" start="0" />
        <Enum description="LP section was programmed in the non-secure state." name="WAS_PRGRMD_IN_NON_SECURE_STATE" start="0x1" />
      </BitField>
      <BitField description="LP Section is Secured Indicates that the LP section is provisioned/programmed in the secure or trusted state" name="LPS" size="1" start="31">
        <Enum description="LP section was not programmed in secure or trusted state." name="NOT_PRGRMD_IN_SECURE_OR_TRUSTED_STATE" start="0" />
        <Enum description="LP section was programmed in secure or trusted state." name="WAS_PRGRMD_IN_SECURE_OR_TRUSTED_STATE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SNVS_LP Secure Real Time Counter MSB Register" name="LPSRTCMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x50">
      <BitField description="LP Secure Real Time Counter The most-significant 15 bits of the SRTC" name="SRTC" size="15" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Secure Real Time Counter LSB Register" name="LPSRTCLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x54">
      <BitField description="LP Secure Real Time Counter least-significant 32 bits This register can be programmed only when SRTC is not active and not locked, meaning the SRTC_ENV, SRTC_SL, and SRTC_HL bits are not set" name="SRTC" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Time Alarm Register" name="LPTAR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x58">
      <BitField description="LP Time Alarm This register can be programmed only when the LP time alarm is disabled (LPTA_EN bit is not set)" name="LPTA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Secure Monotonic Counter MSB Register" name="LPSMCMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5C">
      <BitField description="Monotonic Counter most-significant 16 Bits Note that writing to this register does not change the value of this field to the value that was written" name="MON_COUNTER" size="16" start="0" />
      <BitField description="Monotonic Counter Era Bits These bits are inputs to the module and typically connect to fuses" name="MC_ERA_BITS" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Secure Monotonic Counter LSB Register" name="LPSMCLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x60">
      <BitField description="Monotonic Counter bits Note that writing to this register does not change the value of this field to the value that was written" name="MON_COUNTER" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Digital Low-Voltage Detector Register" name="LPLVDR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x64">
      <BitField description="Low-Voltage Detector Value" name="LVD" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP General Purpose Register 0 (legacy alias)" name="LPGPR0_legacy_alias" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x68">
      <BitField description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." name="GPR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" name="LPZMKR[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x6C">
      <BitField description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" name="ZMK" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" name="LPZMKR[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x70">
      <BitField description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" name="ZMK" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" name="LPZMKR[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x74">
      <BitField description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" name="ZMK" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" name="LPZMKR[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x78">
      <BitField description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" name="ZMK" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" name="LPZMKR[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x7C">
      <BitField description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" name="ZMK" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" name="LPZMKR[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x80">
      <BitField description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" name="ZMK" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" name="LPZMKR[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x84">
      <BitField description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" name="ZMK" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" name="LPZMKR[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x88">
      <BitField description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" name="ZMK" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 3" name="LPGPR_alias[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x90">
      <BitField description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." name="GPR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 3" name="LPGPR_alias[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x94">
      <BitField description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." name="GPR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 3" name="LPGPR_alias[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x98">
      <BitField description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." name="GPR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 3" name="LPGPR_alias[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x9C">
      <BitField description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." name="GPR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 7" name="LPGPR[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x100">
      <BitField description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." name="GPR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 7" name="LPGPR[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x104">
      <BitField description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." name="GPR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 7" name="LPGPR[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x108">
      <BitField description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." name="GPR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 7" name="LPGPR[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10C">
      <BitField description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." name="GPR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 7" name="LPGPR[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x110">
      <BitField description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." name="GPR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 7" name="LPGPR[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x114">
      <BitField description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." name="GPR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 7" name="LPGPR[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x118">
      <BitField description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." name="GPR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 7" name="LPGPR[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x11C">
      <BitField description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." name="GPR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="SNVS_HP Version ID Register 1" name="HPVIDR1" reset_mask="0xFFFFFFFF" reset_value="0x3E0104" size="4" start="+0xBF8">
      <BitField description="SNVS block minor version number" name="MINOR_REV" size="8" start="0" />
      <BitField description="SNVS block major version number" name="MAJOR_REV" size="8" start="8" />
      <BitField description="SNVS block ID" name="IP_ID" size="16" start="16" />
    </Register>
    <Register access="ReadOnly" description="SNVS_HP Version ID Register 2" name="HPVIDR2" reset_mask="0xFFFFFFFF" reset_value="0x6000000" size="4" start="+0xBFC">
      <BitField description="SNVS Configuration Options" name="CONFIG_OPT" size="8" start="0" />
      <BitField description="SNVS ECO Revision" name="ECO_REV" size="8" start="8" />
      <BitField description="SNVS Integration Options" name="INTG_OPT" size="8" start="16" />
      <BitField description="IP Era 00h - Era 1 or 2 03h - Era 3 04h - Era 4 05h - Era 5 06h - Era 6" name="IP_ERA" size="8" start="24" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="CCM_ANALOG" name="CCM_ANALOG" start="0x400D8000">
    <Register access="Read/Write" description="Analog USB1 480MHz PLL Control Register" name="CCM_ANALOG_PLL_USB1" reset_mask="0xFFFFFFFF" reset_value="0x12000" size="4" start="+0x10">
      <BitField description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." name="DIV_SELECT" size="1" start="1" />
      <BitField description="Powers the 9-phase PLL outputs for USBPHYn" name="EN_USB_CLKS" size="1" start="6">
        <Enum description="PLL outputs for USBPHYn off." name="EN_USB_CLKS_0" start="0" />
        <Enum description="PLL outputs for USBPHYn on." name="EN_USB_CLKS_1" start="0x1" />
      </BitField>
      <BitField description="Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens." name="POWER" size="1" start="12" />
      <BitField description="Enable the PLL clock output." name="ENABLE" size="1" start="13" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="1 - PLL is currently locked. 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Analog USB1 480MHz PLL Control Register" name="CCM_ANALOG_PLL_USB1_SET" reset_mask="0xFFFFFFFF" reset_value="0x12000" size="4" start="+0x14">
      <BitField description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." name="DIV_SELECT" size="1" start="1" />
      <BitField description="Powers the 9-phase PLL outputs for USBPHYn" name="EN_USB_CLKS" size="1" start="6">
        <Enum description="PLL outputs for USBPHYn off." name="EN_USB_CLKS_0" start="0" />
        <Enum description="PLL outputs for USBPHYn on." name="EN_USB_CLKS_1" start="0x1" />
      </BitField>
      <BitField description="Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens." name="POWER" size="1" start="12" />
      <BitField description="Enable the PLL clock output." name="ENABLE" size="1" start="13" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="1 - PLL is currently locked. 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Analog USB1 480MHz PLL Control Register" name="CCM_ANALOG_PLL_USB1_CLR" reset_mask="0xFFFFFFFF" reset_value="0x12000" size="4" start="+0x18">
      <BitField description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." name="DIV_SELECT" size="1" start="1" />
      <BitField description="Powers the 9-phase PLL outputs for USBPHYn" name="EN_USB_CLKS" size="1" start="6">
        <Enum description="PLL outputs for USBPHYn off." name="EN_USB_CLKS_0" start="0" />
        <Enum description="PLL outputs for USBPHYn on." name="EN_USB_CLKS_1" start="0x1" />
      </BitField>
      <BitField description="Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens." name="POWER" size="1" start="12" />
      <BitField description="Enable the PLL clock output." name="ENABLE" size="1" start="13" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="1 - PLL is currently locked. 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Analog USB1 480MHz PLL Control Register" name="CCM_ANALOG_PLL_USB1_TOG" reset_mask="0xFFFFFFFF" reset_value="0x12000" size="4" start="+0x1C">
      <BitField description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." name="DIV_SELECT" size="1" start="1" />
      <BitField description="Powers the 9-phase PLL outputs for USBPHYn" name="EN_USB_CLKS" size="1" start="6">
        <Enum description="PLL outputs for USBPHYn off." name="EN_USB_CLKS_0" start="0" />
        <Enum description="PLL outputs for USBPHYn on." name="EN_USB_CLKS_1" start="0x1" />
      </BitField>
      <BitField description="Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens." name="POWER" size="1" start="12" />
      <BitField description="Enable the PLL clock output." name="ENABLE" size="1" start="13" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="1 - PLL is currently locked. 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Analog System PLL Control Register" name="CCM_ANALOG_PLL_SYS" reset_mask="0xFFFFFFFF" reset_value="0x13001" size="4" start="+0x30">
      <BitField description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." name="DIV_SELECT" size="1" start="0" />
      <BitField description="Powers down the PLL." name="POWERDOWN" size="1" start="12" />
      <BitField description="Enable PLL output" name="ENABLE" size="1" start="13" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="1 - PLL is currently locked; 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Analog System PLL Control Register" name="CCM_ANALOG_PLL_SYS_SET" reset_mask="0xFFFFFFFF" reset_value="0x13001" size="4" start="+0x34">
      <BitField description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." name="DIV_SELECT" size="1" start="0" />
      <BitField description="Powers down the PLL." name="POWERDOWN" size="1" start="12" />
      <BitField description="Enable PLL output" name="ENABLE" size="1" start="13" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="1 - PLL is currently locked; 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Analog System PLL Control Register" name="CCM_ANALOG_PLL_SYS_CLR" reset_mask="0xFFFFFFFF" reset_value="0x13001" size="4" start="+0x38">
      <BitField description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." name="DIV_SELECT" size="1" start="0" />
      <BitField description="Powers down the PLL." name="POWERDOWN" size="1" start="12" />
      <BitField description="Enable PLL output" name="ENABLE" size="1" start="13" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="1 - PLL is currently locked; 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Analog System PLL Control Register" name="CCM_ANALOG_PLL_SYS_TOG" reset_mask="0xFFFFFFFF" reset_value="0x13001" size="4" start="+0x3C">
      <BitField description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." name="DIV_SELECT" size="1" start="0" />
      <BitField description="Powers down the PLL." name="POWERDOWN" size="1" start="12" />
      <BitField description="Enable PLL output" name="ENABLE" size="1" start="13" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="1 - PLL is currently locked; 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="528MHz System PLL Spread Spectrum Register" name="CCM_ANALOG_PLL_SYS_SS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="Frequency change step = step/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz." name="STEP" size="15" start="0" />
      <BitField description="Enable bit" name="ENABLE" size="1" start="15">
        <Enum description="Spread spectrum modulation disabled" name="ENABLE_0" start="0" />
        <Enum description="Soread spectrum modulation enabled" name="ENABLE_1" start="0x1" />
      </BitField>
      <BitField description="Frequency change = stop/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz." name="STOP" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="Numerator of 528MHz System PLL Fractional Loop Divider Register" name="CCM_ANALOG_PLL_SYS_NUM" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x50">
      <BitField description="30 bit numerator (A) of fractional loop divider (signed integer)." name="A" size="30" start="0" />
    </Register>
    <Register access="Read/Write" description="Denominator of 528MHz System PLL Fractional Loop Divider Register" name="CCM_ANALOG_PLL_SYS_DENOM" reset_mask="0xFFFFFFFF" reset_value="0x12" size="4" start="+0x60">
      <BitField description="30 bit denominator (B) of fractional loop divider (unsigned integer)." name="B" size="30" start="0" />
    </Register>
    <Register access="Read/Write" description="Analog Audio PLL control Register" name="CCM_ANALOG_PLL_AUDIO" reset_mask="0xFFFFFFFF" reset_value="0x11006" size="4" start="+0x70">
      <BitField description="This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54." name="DIV_SELECT" size="7" start="0" />
      <BitField description="Powers down the PLL." name="POWERDOWN" size="1" start="12" />
      <BitField description="Enable PLL output" name="ENABLE" size="1" start="13" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="These bits implement a divider after the PLL, but before the enable and bypass mux." name="POST_DIV_SELECT" size="2" start="19">
        <Enum description="Divide by 4." name="POST_DIV_SELECT_0" start="0" />
        <Enum description="Divide by 2." name="POST_DIV_SELECT_1" start="0x1" />
        <Enum description="Divide by 1." name="POST_DIV_SELECT_2" start="0x2" />
      </BitField>
      <BitField description="1 - PLL is currently locked. 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Analog Audio PLL control Register" name="CCM_ANALOG_PLL_AUDIO_SET" reset_mask="0xFFFFFFFF" reset_value="0x11006" size="4" start="+0x74">
      <BitField description="This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54." name="DIV_SELECT" size="7" start="0" />
      <BitField description="Powers down the PLL." name="POWERDOWN" size="1" start="12" />
      <BitField description="Enable PLL output" name="ENABLE" size="1" start="13" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="These bits implement a divider after the PLL, but before the enable and bypass mux." name="POST_DIV_SELECT" size="2" start="19">
        <Enum description="Divide by 4." name="POST_DIV_SELECT_0" start="0" />
        <Enum description="Divide by 2." name="POST_DIV_SELECT_1" start="0x1" />
        <Enum description="Divide by 1." name="POST_DIV_SELECT_2" start="0x2" />
      </BitField>
      <BitField description="1 - PLL is currently locked. 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Analog Audio PLL control Register" name="CCM_ANALOG_PLL_AUDIO_CLR" reset_mask="0xFFFFFFFF" reset_value="0x11006" size="4" start="+0x78">
      <BitField description="This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54." name="DIV_SELECT" size="7" start="0" />
      <BitField description="Powers down the PLL." name="POWERDOWN" size="1" start="12" />
      <BitField description="Enable PLL output" name="ENABLE" size="1" start="13" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="These bits implement a divider after the PLL, but before the enable and bypass mux." name="POST_DIV_SELECT" size="2" start="19">
        <Enum description="Divide by 4." name="POST_DIV_SELECT_0" start="0" />
        <Enum description="Divide by 2." name="POST_DIV_SELECT_1" start="0x1" />
        <Enum description="Divide by 1." name="POST_DIV_SELECT_2" start="0x2" />
      </BitField>
      <BitField description="1 - PLL is currently locked. 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Analog Audio PLL control Register" name="CCM_ANALOG_PLL_AUDIO_TOG" reset_mask="0xFFFFFFFF" reset_value="0x11006" size="4" start="+0x7C">
      <BitField description="This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54." name="DIV_SELECT" size="7" start="0" />
      <BitField description="Powers down the PLL." name="POWERDOWN" size="1" start="12" />
      <BitField description="Enable PLL output" name="ENABLE" size="1" start="13" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="These bits implement a divider after the PLL, but before the enable and bypass mux." name="POST_DIV_SELECT" size="2" start="19">
        <Enum description="Divide by 4." name="POST_DIV_SELECT_0" start="0" />
        <Enum description="Divide by 2." name="POST_DIV_SELECT_1" start="0x1" />
        <Enum description="Divide by 1." name="POST_DIV_SELECT_2" start="0x2" />
      </BitField>
      <BitField description="1 - PLL is currently locked. 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Numerator of Audio PLL Fractional Loop Divider Register" name="CCM_ANALOG_PLL_AUDIO_NUM" reset_mask="0xFFFFFFFF" reset_value="0x5F5E100" size="4" start="+0x80">
      <BitField description="30 bit numerator of fractional loop divider." name="A" size="30" start="0" />
    </Register>
    <Register access="Read/Write" description="Denominator of Audio PLL Fractional Loop Divider Register" name="CCM_ANALOG_PLL_AUDIO_DENOM" reset_mask="0xFFFFFFFF" reset_value="0x2964619C" size="4" start="+0x90">
      <BitField description="30 bit denominator of fractional loop divider." name="B" size="30" start="0" />
    </Register>
    <Register access="Read/Write" description="Analog ENET PLL Control Register" name="CCM_ANALOG_PLL_ENET" reset_mask="0xFFFFFFFF" reset_value="0x11001" size="4" start="+0xE0">
      <BitField description="Powers down the PLL." name="POWERDOWN" size="1" start="12" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="Enable the PLL providing ENET 500 MHz reference clock" name="ENET_500M_REF_EN" size="1" start="22" />
      <BitField description="1 - PLL is currently locked; 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Analog ENET PLL Control Register" name="CCM_ANALOG_PLL_ENET_SET" reset_mask="0xFFFFFFFF" reset_value="0x11001" size="4" start="+0xE4">
      <BitField description="Powers down the PLL." name="POWERDOWN" size="1" start="12" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="Enable the PLL providing ENET 500 MHz reference clock" name="ENET_500M_REF_EN" size="1" start="22" />
      <BitField description="1 - PLL is currently locked; 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Analog ENET PLL Control Register" name="CCM_ANALOG_PLL_ENET_CLR" reset_mask="0xFFFFFFFF" reset_value="0x11001" size="4" start="+0xE8">
      <BitField description="Powers down the PLL." name="POWERDOWN" size="1" start="12" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="Enable the PLL providing ENET 500 MHz reference clock" name="ENET_500M_REF_EN" size="1" start="22" />
      <BitField description="1 - PLL is currently locked; 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Analog ENET PLL Control Register" name="CCM_ANALOG_PLL_ENET_TOG" reset_mask="0xFFFFFFFF" reset_value="0x11001" size="4" start="+0xEC">
      <BitField description="Powers down the PLL." name="POWERDOWN" size="1" start="12" />
      <BitField description="Determines the bypass source." name="BYPASS_CLK_SRC" size="2" start="14">
        <Enum description="Select the 24MHz oscillator as source." name="REF_CLK_24M" start="0" />
      </BitField>
      <BitField description="Bypass the PLL." name="BYPASS" size="1" start="16" />
      <BitField description="Enable the PLL providing ENET 500 MHz reference clock" name="ENET_500M_REF_EN" size="1" start="22" />
      <BitField description="1 - PLL is currently locked; 0 - PLL is not currently locked." name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="480MHz Clock (PLL3) Phase Fractional Divider Control Register" name="CCM_ANALOG_PFD_480" reset_mask="0xFFFFFFFF" reset_value="0x1311100C" size="4" start="+0xF0">
      <BitField description="This field controls the fractional divide value" name="PFD0_FRAC" size="6" start="0" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD0_STABLE" size="1" start="6" />
      <BitField description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" name="PFD0_CLKGATE" size="1" start="7" />
      <BitField description="This field controls the fractional divide value" name="PFD1_FRAC" size="6" start="8" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD1_STABLE" size="1" start="14" />
      <BitField description="IO Clock Gate" name="PFD1_CLKGATE" size="1" start="15" />
      <BitField description="This field controls the fractional divide value" name="PFD2_FRAC" size="6" start="16" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD2_STABLE" size="1" start="22" />
      <BitField description="IO Clock Gate" name="PFD2_CLKGATE" size="1" start="23" />
      <BitField description="This field controls the fractional divide value" name="PFD3_FRAC" size="6" start="24" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD3_STABLE" size="1" start="30" />
      <BitField description="IO Clock Gate" name="PFD3_CLKGATE" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="480MHz Clock (PLL3) Phase Fractional Divider Control Register" name="CCM_ANALOG_PFD_480_SET" reset_mask="0xFFFFFFFF" reset_value="0x1311100C" size="4" start="+0xF4">
      <BitField description="This field controls the fractional divide value" name="PFD0_FRAC" size="6" start="0" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD0_STABLE" size="1" start="6" />
      <BitField description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" name="PFD0_CLKGATE" size="1" start="7" />
      <BitField description="This field controls the fractional divide value" name="PFD1_FRAC" size="6" start="8" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD1_STABLE" size="1" start="14" />
      <BitField description="IO Clock Gate" name="PFD1_CLKGATE" size="1" start="15" />
      <BitField description="This field controls the fractional divide value" name="PFD2_FRAC" size="6" start="16" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD2_STABLE" size="1" start="22" />
      <BitField description="IO Clock Gate" name="PFD2_CLKGATE" size="1" start="23" />
      <BitField description="This field controls the fractional divide value" name="PFD3_FRAC" size="6" start="24" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD3_STABLE" size="1" start="30" />
      <BitField description="IO Clock Gate" name="PFD3_CLKGATE" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="480MHz Clock (PLL3) Phase Fractional Divider Control Register" name="CCM_ANALOG_PFD_480_CLR" reset_mask="0xFFFFFFFF" reset_value="0x1311100C" size="4" start="+0xF8">
      <BitField description="This field controls the fractional divide value" name="PFD0_FRAC" size="6" start="0" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD0_STABLE" size="1" start="6" />
      <BitField description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" name="PFD0_CLKGATE" size="1" start="7" />
      <BitField description="This field controls the fractional divide value" name="PFD1_FRAC" size="6" start="8" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD1_STABLE" size="1" start="14" />
      <BitField description="IO Clock Gate" name="PFD1_CLKGATE" size="1" start="15" />
      <BitField description="This field controls the fractional divide value" name="PFD2_FRAC" size="6" start="16" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD2_STABLE" size="1" start="22" />
      <BitField description="IO Clock Gate" name="PFD2_CLKGATE" size="1" start="23" />
      <BitField description="This field controls the fractional divide value" name="PFD3_FRAC" size="6" start="24" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD3_STABLE" size="1" start="30" />
      <BitField description="IO Clock Gate" name="PFD3_CLKGATE" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="480MHz Clock (PLL3) Phase Fractional Divider Control Register" name="CCM_ANALOG_PFD_480_TOG" reset_mask="0xFFFFFFFF" reset_value="0x1311100C" size="4" start="+0xFC">
      <BitField description="This field controls the fractional divide value" name="PFD0_FRAC" size="6" start="0" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD0_STABLE" size="1" start="6" />
      <BitField description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" name="PFD0_CLKGATE" size="1" start="7" />
      <BitField description="This field controls the fractional divide value" name="PFD1_FRAC" size="6" start="8" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD1_STABLE" size="1" start="14" />
      <BitField description="IO Clock Gate" name="PFD1_CLKGATE" size="1" start="15" />
      <BitField description="This field controls the fractional divide value" name="PFD2_FRAC" size="6" start="16" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD2_STABLE" size="1" start="22" />
      <BitField description="IO Clock Gate" name="PFD2_CLKGATE" size="1" start="23" />
      <BitField description="This field controls the fractional divide value" name="PFD3_FRAC" size="6" start="24" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD3_STABLE" size="1" start="30" />
      <BitField description="IO Clock Gate" name="PFD3_CLKGATE" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="528MHz Clock (PLL2) Phase Fractional Divider Control Register" name="CCM_ANALOG_PFD_528" reset_mask="0xFFFFFFFF" reset_value="0x1018101B" size="4" start="+0x100">
      <BitField description="This field controls the fractional divide value" name="PFD0_FRAC" size="6" start="0" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD0_STABLE" size="1" start="6" />
      <BitField description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" name="PFD0_CLKGATE" size="1" start="7" />
      <BitField description="This field controls the fractional divide value" name="PFD1_FRAC" size="6" start="8" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD1_STABLE" size="1" start="14" />
      <BitField description="IO Clock Gate" name="PFD1_CLKGATE" size="1" start="15" />
      <BitField description="This field controls the fractional divide value" name="PFD2_FRAC" size="6" start="16" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD2_STABLE" size="1" start="22" />
      <BitField description="IO Clock Gate" name="PFD2_CLKGATE" size="1" start="23" />
      <BitField description="This field controls the fractional divide value" name="PFD3_FRAC" size="6" start="24" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD3_STABLE" size="1" start="30" />
      <BitField description="IO Clock Gate" name="PFD3_CLKGATE" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="528MHz Clock (PLL2) Phase Fractional Divider Control Register" name="CCM_ANALOG_PFD_528_SET" reset_mask="0xFFFFFFFF" reset_value="0x1018101B" size="4" start="+0x104">
      <BitField description="This field controls the fractional divide value" name="PFD0_FRAC" size="6" start="0" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD0_STABLE" size="1" start="6" />
      <BitField description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" name="PFD0_CLKGATE" size="1" start="7" />
      <BitField description="This field controls the fractional divide value" name="PFD1_FRAC" size="6" start="8" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD1_STABLE" size="1" start="14" />
      <BitField description="IO Clock Gate" name="PFD1_CLKGATE" size="1" start="15" />
      <BitField description="This field controls the fractional divide value" name="PFD2_FRAC" size="6" start="16" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD2_STABLE" size="1" start="22" />
      <BitField description="IO Clock Gate" name="PFD2_CLKGATE" size="1" start="23" />
      <BitField description="This field controls the fractional divide value" name="PFD3_FRAC" size="6" start="24" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD3_STABLE" size="1" start="30" />
      <BitField description="IO Clock Gate" name="PFD3_CLKGATE" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="528MHz Clock (PLL2) Phase Fractional Divider Control Register" name="CCM_ANALOG_PFD_528_CLR" reset_mask="0xFFFFFFFF" reset_value="0x1018101B" size="4" start="+0x108">
      <BitField description="This field controls the fractional divide value" name="PFD0_FRAC" size="6" start="0" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD0_STABLE" size="1" start="6" />
      <BitField description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" name="PFD0_CLKGATE" size="1" start="7" />
      <BitField description="This field controls the fractional divide value" name="PFD1_FRAC" size="6" start="8" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD1_STABLE" size="1" start="14" />
      <BitField description="IO Clock Gate" name="PFD1_CLKGATE" size="1" start="15" />
      <BitField description="This field controls the fractional divide value" name="PFD2_FRAC" size="6" start="16" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD2_STABLE" size="1" start="22" />
      <BitField description="IO Clock Gate" name="PFD2_CLKGATE" size="1" start="23" />
      <BitField description="This field controls the fractional divide value" name="PFD3_FRAC" size="6" start="24" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD3_STABLE" size="1" start="30" />
      <BitField description="IO Clock Gate" name="PFD3_CLKGATE" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="528MHz Clock (PLL2) Phase Fractional Divider Control Register" name="CCM_ANALOG_PFD_528_TOG" reset_mask="0xFFFFFFFF" reset_value="0x1018101B" size="4" start="+0x10C">
      <BitField description="This field controls the fractional divide value" name="PFD0_FRAC" size="6" start="0" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD0_STABLE" size="1" start="6" />
      <BitField description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" name="PFD0_CLKGATE" size="1" start="7" />
      <BitField description="This field controls the fractional divide value" name="PFD1_FRAC" size="6" start="8" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD1_STABLE" size="1" start="14" />
      <BitField description="IO Clock Gate" name="PFD1_CLKGATE" size="1" start="15" />
      <BitField description="This field controls the fractional divide value" name="PFD2_FRAC" size="6" start="16" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD2_STABLE" size="1" start="22" />
      <BitField description="IO Clock Gate" name="PFD2_CLKGATE" size="1" start="23" />
      <BitField description="This field controls the fractional divide value" name="PFD3_FRAC" size="6" start="24" />
      <BitField description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" name="PFD3_STABLE" size="1" start="30" />
      <BitField description="IO Clock Gate" name="PFD3_CLKGATE" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 0" name="CCM_ANALOG_MISC0" reset_mask="0xFFFFFFFF" reset_value="0x4000000" size="4" start="+0x150">
      <BitField description="Control bit to power-down the analog bandgap reference circuitry" name="REFTOP_PWD" size="1" start="0" />
      <BitField description="Control bit to disable the self-bias circuit in the analog bandgap" name="REFTOP_SELFBIASOFF" size="1" start="3">
        <Enum description="Uses coarse bias currents for startup" name="REFTOP_SELFBIASOFF_0" start="0" />
        <Enum description="Uses bandgap-based bias currents for best performance." name="REFTOP_SELFBIASOFF_1" start="0x1" />
      </BitField>
      <BitField description="Not related to CCM. See Power Management Unit (PMU)" name="REFTOP_VBGADJ" size="3" start="4">
        <Enum description="Nominal VBG" name="REFTOP_VBGADJ_0" start="0" />
        <Enum description="VBG+0.78%" name="REFTOP_VBGADJ_1" start="0x1" />
        <Enum description="VBG+1.56%" name="REFTOP_VBGADJ_2" start="0x2" />
        <Enum description="VBG+2.34%" name="REFTOP_VBGADJ_3" start="0x3" />
        <Enum description="VBG-0.78%" name="REFTOP_VBGADJ_4" start="0x4" />
        <Enum description="VBG-1.56%" name="REFTOP_VBGADJ_5" start="0x5" />
        <Enum description="VBG-2.34%" name="REFTOP_VBGADJ_6" start="0x6" />
        <Enum description="VBG-3.12%" name="REFTOP_VBGADJ_7" start="0x7" />
      </BitField>
      <BitField description="Status bit that signals the analog bandgap voltage is up and stable" name="REFTOP_VBGUP" size="1" start="7" />
      <BitField description="Configure the analog behavior in stop mode." name="STOP_MODE_CONFIG" size="2" start="10">
        <Enum description="All analog except RTC powered down on stop mode assertion." name="STOP_MODE_CONFIG_0" start="0" />
        <Enum description="Beside RTC, analog bandgap, 1p1 and 2p5 regulators are also on." name="STOP_MODE_CONFIG_1" start="0x1" />
        <Enum description="Beside RTC, 1p1 and 2p5 regulators are also on, low-power bandgap is selected so that the normal analog bandgap together with the rest analog is powered down." name="STOP_MODE_CONFIG_2" start="0x2" />
        <Enum description="Beside RTC, low-power bandgap is selected and the rest analog is powered down." name="STOP_MODE_CONFIG_3" start="0x3" />
      </BitField>
      <BitField description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN." name="DISCON_HIGH_SNVS" size="1" start="12">
        <Enum description="Turn on the switch" name="DISCON_HIGH_SNVS_0" start="0" />
        <Enum description="Turn off the switch" name="DISCON_HIGH_SNVS_1" start="0x1" />
      </BitField>
      <BitField description="This field determines the bias current in the 24MHz oscillator" name="OSC_I" size="2" start="13">
        <Enum description="Nominal" name="NOMINAL" start="0" />
        <Enum description="Decrease current by 12.5%" name="MINUS_12_5_PERCENT" start="0x1" />
        <Enum description="Decrease current by 25.0%" name="MINUS_25_PERCENT" start="0x2" />
        <Enum description="Decrease current by 37.5%" name="MINUS_37_5_PERCENT" start="0x3" />
      </BitField>
      <BitField description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" name="OSC_XTALOK" size="1" start="15" />
      <BitField description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" name="OSC_XTALOK_EN" size="1" start="16" />
      <BitField description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block" name="CLKGATE_CTRL" size="1" start="25">
        <Enum description="Allow the logic to automatically gate the clock when the XTAL is powered down." name="ALLOW_AUTO_GATE" start="0" />
        <Enum description="Prevent the logic from ever gating off the clock." name="NO_AUTO_GATE" start="0x1" />
      </BitField>
      <BitField description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block" name="CLKGATE_DELAY" size="3" start="26">
        <Enum description="0.5ms" name="CLKGATE_DELAY_0" start="0" />
        <Enum description="1.0ms" name="CLKGATE_DELAY_1" start="0x1" />
        <Enum description="2.0ms" name="CLKGATE_DELAY_2" start="0x2" />
        <Enum description="3.0ms" name="CLKGATE_DELAY_3" start="0x3" />
        <Enum description="4.0ms" name="CLKGATE_DELAY_4" start="0x4" />
        <Enum description="5.0ms" name="CLKGATE_DELAY_5" start="0x5" />
        <Enum description="6.0ms" name="CLKGATE_DELAY_6" start="0x6" />
        <Enum description="7.0ms" name="CLKGATE_DELAY_7" start="0x7" />
      </BitField>
      <BitField description="This field indicates which chip source is being used for the rtc clock" name="RTC_XTAL_SOURCE" size="1" start="29">
        <Enum description="Internal ring oscillator" name="RTC_XTAL_SOURCE_0" start="0" />
        <Enum description="RTC_XTAL" name="RTC_XTAL_SOURCE_1" start="0x1" />
      </BitField>
      <BitField description="This field powers down the 24M crystal oscillator if set true" name="XTAL_24M_PWD" size="1" start="30" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 0" name="CCM_ANALOG_MISC0_SET" reset_mask="0xFFFFFFFF" reset_value="0x4000000" size="4" start="+0x154">
      <BitField description="Control bit to power-down the analog bandgap reference circuitry" name="REFTOP_PWD" size="1" start="0" />
      <BitField description="Control bit to disable the self-bias circuit in the analog bandgap" name="REFTOP_SELFBIASOFF" size="1" start="3">
        <Enum description="Uses coarse bias currents for startup" name="REFTOP_SELFBIASOFF_0" start="0" />
        <Enum description="Uses bandgap-based bias currents for best performance." name="REFTOP_SELFBIASOFF_1" start="0x1" />
      </BitField>
      <BitField description="Not related to CCM. See Power Management Unit (PMU)" name="REFTOP_VBGADJ" size="3" start="4">
        <Enum description="Nominal VBG" name="REFTOP_VBGADJ_0" start="0" />
        <Enum description="VBG+0.78%" name="REFTOP_VBGADJ_1" start="0x1" />
        <Enum description="VBG+1.56%" name="REFTOP_VBGADJ_2" start="0x2" />
        <Enum description="VBG+2.34%" name="REFTOP_VBGADJ_3" start="0x3" />
        <Enum description="VBG-0.78%" name="REFTOP_VBGADJ_4" start="0x4" />
        <Enum description="VBG-1.56%" name="REFTOP_VBGADJ_5" start="0x5" />
        <Enum description="VBG-2.34%" name="REFTOP_VBGADJ_6" start="0x6" />
        <Enum description="VBG-3.12%" name="REFTOP_VBGADJ_7" start="0x7" />
      </BitField>
      <BitField description="Status bit that signals the analog bandgap voltage is up and stable" name="REFTOP_VBGUP" size="1" start="7" />
      <BitField description="Configure the analog behavior in stop mode." name="STOP_MODE_CONFIG" size="2" start="10">
        <Enum description="All analog except RTC powered down on stop mode assertion." name="STOP_MODE_CONFIG_0" start="0" />
        <Enum description="Beside RTC, analog bandgap, 1p1 and 2p5 regulators are also on." name="STOP_MODE_CONFIG_1" start="0x1" />
        <Enum description="Beside RTC, 1p1 and 2p5 regulators are also on, low-power bandgap is selected so that the normal analog bandgap together with the rest analog is powered down." name="STOP_MODE_CONFIG_2" start="0x2" />
        <Enum description="Beside RTC, low-power bandgap is selected and the rest analog is powered down." name="STOP_MODE_CONFIG_3" start="0x3" />
      </BitField>
      <BitField description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN." name="DISCON_HIGH_SNVS" size="1" start="12">
        <Enum description="Turn on the switch" name="DISCON_HIGH_SNVS_0" start="0" />
        <Enum description="Turn off the switch" name="DISCON_HIGH_SNVS_1" start="0x1" />
      </BitField>
      <BitField description="This field determines the bias current in the 24MHz oscillator" name="OSC_I" size="2" start="13">
        <Enum description="Nominal" name="NOMINAL" start="0" />
        <Enum description="Decrease current by 12.5%" name="MINUS_12_5_PERCENT" start="0x1" />
        <Enum description="Decrease current by 25.0%" name="MINUS_25_PERCENT" start="0x2" />
        <Enum description="Decrease current by 37.5%" name="MINUS_37_5_PERCENT" start="0x3" />
      </BitField>
      <BitField description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" name="OSC_XTALOK" size="1" start="15" />
      <BitField description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" name="OSC_XTALOK_EN" size="1" start="16" />
      <BitField description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block" name="CLKGATE_CTRL" size="1" start="25">
        <Enum description="Allow the logic to automatically gate the clock when the XTAL is powered down." name="ALLOW_AUTO_GATE" start="0" />
        <Enum description="Prevent the logic from ever gating off the clock." name="NO_AUTO_GATE" start="0x1" />
      </BitField>
      <BitField description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block" name="CLKGATE_DELAY" size="3" start="26">
        <Enum description="0.5ms" name="CLKGATE_DELAY_0" start="0" />
        <Enum description="1.0ms" name="CLKGATE_DELAY_1" start="0x1" />
        <Enum description="2.0ms" name="CLKGATE_DELAY_2" start="0x2" />
        <Enum description="3.0ms" name="CLKGATE_DELAY_3" start="0x3" />
        <Enum description="4.0ms" name="CLKGATE_DELAY_4" start="0x4" />
        <Enum description="5.0ms" name="CLKGATE_DELAY_5" start="0x5" />
        <Enum description="6.0ms" name="CLKGATE_DELAY_6" start="0x6" />
        <Enum description="7.0ms" name="CLKGATE_DELAY_7" start="0x7" />
      </BitField>
      <BitField description="This field indicates which chip source is being used for the rtc clock" name="RTC_XTAL_SOURCE" size="1" start="29">
        <Enum description="Internal ring oscillator" name="RTC_XTAL_SOURCE_0" start="0" />
        <Enum description="RTC_XTAL" name="RTC_XTAL_SOURCE_1" start="0x1" />
      </BitField>
      <BitField description="This field powers down the 24M crystal oscillator if set true" name="XTAL_24M_PWD" size="1" start="30" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 0" name="CCM_ANALOG_MISC0_CLR" reset_mask="0xFFFFFFFF" reset_value="0x4000000" size="4" start="+0x158">
      <BitField description="Control bit to power-down the analog bandgap reference circuitry" name="REFTOP_PWD" size="1" start="0" />
      <BitField description="Control bit to disable the self-bias circuit in the analog bandgap" name="REFTOP_SELFBIASOFF" size="1" start="3">
        <Enum description="Uses coarse bias currents for startup" name="REFTOP_SELFBIASOFF_0" start="0" />
        <Enum description="Uses bandgap-based bias currents for best performance." name="REFTOP_SELFBIASOFF_1" start="0x1" />
      </BitField>
      <BitField description="Not related to CCM. See Power Management Unit (PMU)" name="REFTOP_VBGADJ" size="3" start="4">
        <Enum description="Nominal VBG" name="REFTOP_VBGADJ_0" start="0" />
        <Enum description="VBG+0.78%" name="REFTOP_VBGADJ_1" start="0x1" />
        <Enum description="VBG+1.56%" name="REFTOP_VBGADJ_2" start="0x2" />
        <Enum description="VBG+2.34%" name="REFTOP_VBGADJ_3" start="0x3" />
        <Enum description="VBG-0.78%" name="REFTOP_VBGADJ_4" start="0x4" />
        <Enum description="VBG-1.56%" name="REFTOP_VBGADJ_5" start="0x5" />
        <Enum description="VBG-2.34%" name="REFTOP_VBGADJ_6" start="0x6" />
        <Enum description="VBG-3.12%" name="REFTOP_VBGADJ_7" start="0x7" />
      </BitField>
      <BitField description="Status bit that signals the analog bandgap voltage is up and stable" name="REFTOP_VBGUP" size="1" start="7" />
      <BitField description="Configure the analog behavior in stop mode." name="STOP_MODE_CONFIG" size="2" start="10">
        <Enum description="All analog except RTC powered down on stop mode assertion." name="STOP_MODE_CONFIG_0" start="0" />
        <Enum description="Beside RTC, analog bandgap, 1p1 and 2p5 regulators are also on." name="STOP_MODE_CONFIG_1" start="0x1" />
        <Enum description="Beside RTC, 1p1 and 2p5 regulators are also on, low-power bandgap is selected so that the normal analog bandgap together with the rest analog is powered down." name="STOP_MODE_CONFIG_2" start="0x2" />
        <Enum description="Beside RTC, low-power bandgap is selected and the rest analog is powered down." name="STOP_MODE_CONFIG_3" start="0x3" />
      </BitField>
      <BitField description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN." name="DISCON_HIGH_SNVS" size="1" start="12">
        <Enum description="Turn on the switch" name="DISCON_HIGH_SNVS_0" start="0" />
        <Enum description="Turn off the switch" name="DISCON_HIGH_SNVS_1" start="0x1" />
      </BitField>
      <BitField description="This field determines the bias current in the 24MHz oscillator" name="OSC_I" size="2" start="13">
        <Enum description="Nominal" name="NOMINAL" start="0" />
        <Enum description="Decrease current by 12.5%" name="MINUS_12_5_PERCENT" start="0x1" />
        <Enum description="Decrease current by 25.0%" name="MINUS_25_PERCENT" start="0x2" />
        <Enum description="Decrease current by 37.5%" name="MINUS_37_5_PERCENT" start="0x3" />
      </BitField>
      <BitField description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" name="OSC_XTALOK" size="1" start="15" />
      <BitField description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" name="OSC_XTALOK_EN" size="1" start="16" />
      <BitField description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block" name="CLKGATE_CTRL" size="1" start="25">
        <Enum description="Allow the logic to automatically gate the clock when the XTAL is powered down." name="ALLOW_AUTO_GATE" start="0" />
        <Enum description="Prevent the logic from ever gating off the clock." name="NO_AUTO_GATE" start="0x1" />
      </BitField>
      <BitField description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block" name="CLKGATE_DELAY" size="3" start="26">
        <Enum description="0.5ms" name="CLKGATE_DELAY_0" start="0" />
        <Enum description="1.0ms" name="CLKGATE_DELAY_1" start="0x1" />
        <Enum description="2.0ms" name="CLKGATE_DELAY_2" start="0x2" />
        <Enum description="3.0ms" name="CLKGATE_DELAY_3" start="0x3" />
        <Enum description="4.0ms" name="CLKGATE_DELAY_4" start="0x4" />
        <Enum description="5.0ms" name="CLKGATE_DELAY_5" start="0x5" />
        <Enum description="6.0ms" name="CLKGATE_DELAY_6" start="0x6" />
        <Enum description="7.0ms" name="CLKGATE_DELAY_7" start="0x7" />
      </BitField>
      <BitField description="This field indicates which chip source is being used for the rtc clock" name="RTC_XTAL_SOURCE" size="1" start="29">
        <Enum description="Internal ring oscillator" name="RTC_XTAL_SOURCE_0" start="0" />
        <Enum description="RTC_XTAL" name="RTC_XTAL_SOURCE_1" start="0x1" />
      </BitField>
      <BitField description="This field powers down the 24M crystal oscillator if set true" name="XTAL_24M_PWD" size="1" start="30" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 0" name="CCM_ANALOG_MISC0_TOG" reset_mask="0xFFFFFFFF" reset_value="0x4000000" size="4" start="+0x15C">
      <BitField description="Control bit to power-down the analog bandgap reference circuitry" name="REFTOP_PWD" size="1" start="0" />
      <BitField description="Control bit to disable the self-bias circuit in the analog bandgap" name="REFTOP_SELFBIASOFF" size="1" start="3">
        <Enum description="Uses coarse bias currents for startup" name="REFTOP_SELFBIASOFF_0" start="0" />
        <Enum description="Uses bandgap-based bias currents for best performance." name="REFTOP_SELFBIASOFF_1" start="0x1" />
      </BitField>
      <BitField description="Not related to CCM. See Power Management Unit (PMU)" name="REFTOP_VBGADJ" size="3" start="4">
        <Enum description="Nominal VBG" name="REFTOP_VBGADJ_0" start="0" />
        <Enum description="VBG+0.78%" name="REFTOP_VBGADJ_1" start="0x1" />
        <Enum description="VBG+1.56%" name="REFTOP_VBGADJ_2" start="0x2" />
        <Enum description="VBG+2.34%" name="REFTOP_VBGADJ_3" start="0x3" />
        <Enum description="VBG-0.78%" name="REFTOP_VBGADJ_4" start="0x4" />
        <Enum description="VBG-1.56%" name="REFTOP_VBGADJ_5" start="0x5" />
        <Enum description="VBG-2.34%" name="REFTOP_VBGADJ_6" start="0x6" />
        <Enum description="VBG-3.12%" name="REFTOP_VBGADJ_7" start="0x7" />
      </BitField>
      <BitField description="Status bit that signals the analog bandgap voltage is up and stable" name="REFTOP_VBGUP" size="1" start="7" />
      <BitField description="Configure the analog behavior in stop mode." name="STOP_MODE_CONFIG" size="2" start="10">
        <Enum description="All analog except RTC powered down on stop mode assertion." name="STOP_MODE_CONFIG_0" start="0" />
        <Enum description="Beside RTC, analog bandgap, 1p1 and 2p5 regulators are also on." name="STOP_MODE_CONFIG_1" start="0x1" />
        <Enum description="Beside RTC, 1p1 and 2p5 regulators are also on, low-power bandgap is selected so that the normal analog bandgap together with the rest analog is powered down." name="STOP_MODE_CONFIG_2" start="0x2" />
        <Enum description="Beside RTC, low-power bandgap is selected and the rest analog is powered down." name="STOP_MODE_CONFIG_3" start="0x3" />
      </BitField>
      <BitField description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN." name="DISCON_HIGH_SNVS" size="1" start="12">
        <Enum description="Turn on the switch" name="DISCON_HIGH_SNVS_0" start="0" />
        <Enum description="Turn off the switch" name="DISCON_HIGH_SNVS_1" start="0x1" />
      </BitField>
      <BitField description="This field determines the bias current in the 24MHz oscillator" name="OSC_I" size="2" start="13">
        <Enum description="Nominal" name="NOMINAL" start="0" />
        <Enum description="Decrease current by 12.5%" name="MINUS_12_5_PERCENT" start="0x1" />
        <Enum description="Decrease current by 25.0%" name="MINUS_25_PERCENT" start="0x2" />
        <Enum description="Decrease current by 37.5%" name="MINUS_37_5_PERCENT" start="0x3" />
      </BitField>
      <BitField description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" name="OSC_XTALOK" size="1" start="15" />
      <BitField description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" name="OSC_XTALOK_EN" size="1" start="16" />
      <BitField description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block" name="CLKGATE_CTRL" size="1" start="25">
        <Enum description="Allow the logic to automatically gate the clock when the XTAL is powered down." name="ALLOW_AUTO_GATE" start="0" />
        <Enum description="Prevent the logic from ever gating off the clock." name="NO_AUTO_GATE" start="0x1" />
      </BitField>
      <BitField description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block" name="CLKGATE_DELAY" size="3" start="26">
        <Enum description="0.5ms" name="CLKGATE_DELAY_0" start="0" />
        <Enum description="1.0ms" name="CLKGATE_DELAY_1" start="0x1" />
        <Enum description="2.0ms" name="CLKGATE_DELAY_2" start="0x2" />
        <Enum description="3.0ms" name="CLKGATE_DELAY_3" start="0x3" />
        <Enum description="4.0ms" name="CLKGATE_DELAY_4" start="0x4" />
        <Enum description="5.0ms" name="CLKGATE_DELAY_5" start="0x5" />
        <Enum description="6.0ms" name="CLKGATE_DELAY_6" start="0x6" />
        <Enum description="7.0ms" name="CLKGATE_DELAY_7" start="0x7" />
      </BitField>
      <BitField description="This field indicates which chip source is being used for the rtc clock" name="RTC_XTAL_SOURCE" size="1" start="29">
        <Enum description="Internal ring oscillator" name="RTC_XTAL_SOURCE_0" start="0" />
        <Enum description="RTC_XTAL" name="RTC_XTAL_SOURCE_1" start="0x1" />
      </BitField>
      <BitField description="This field powers down the 24M crystal oscillator if set true" name="XTAL_24M_PWD" size="1" start="30" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 1" name="CCM_ANALOG_MISC1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x160">
      <BitField description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" name="PFD_480_AUTOGATE_EN" size="1" start="16" />
      <BitField description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" name="PFD_528_AUTOGATE_EN" size="1" start="17" />
      <BitField description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" name="IRQ_TEMPPANIC" size="1" start="27" />
      <BitField description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" name="IRQ_TEMPLOW" size="1" start="28" />
      <BitField description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" name="IRQ_TEMPHIGH" size="1" start="29" />
      <BitField description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" name="IRQ_ANA_BO" size="1" start="30" />
      <BitField description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" name="IRQ_DIG_BO" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 1" name="CCM_ANALOG_MISC1_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x164">
      <BitField description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" name="PFD_480_AUTOGATE_EN" size="1" start="16" />
      <BitField description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" name="PFD_528_AUTOGATE_EN" size="1" start="17" />
      <BitField description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" name="IRQ_TEMPPANIC" size="1" start="27" />
      <BitField description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" name="IRQ_TEMPLOW" size="1" start="28" />
      <BitField description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" name="IRQ_TEMPHIGH" size="1" start="29" />
      <BitField description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" name="IRQ_ANA_BO" size="1" start="30" />
      <BitField description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" name="IRQ_DIG_BO" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 1" name="CCM_ANALOG_MISC1_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x168">
      <BitField description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" name="PFD_480_AUTOGATE_EN" size="1" start="16" />
      <BitField description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" name="PFD_528_AUTOGATE_EN" size="1" start="17" />
      <BitField description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" name="IRQ_TEMPPANIC" size="1" start="27" />
      <BitField description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" name="IRQ_TEMPLOW" size="1" start="28" />
      <BitField description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" name="IRQ_TEMPHIGH" size="1" start="29" />
      <BitField description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" name="IRQ_ANA_BO" size="1" start="30" />
      <BitField description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" name="IRQ_DIG_BO" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 1" name="CCM_ANALOG_MISC1_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x16C">
      <BitField description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" name="PFD_480_AUTOGATE_EN" size="1" start="16" />
      <BitField description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" name="PFD_528_AUTOGATE_EN" size="1" start="17" />
      <BitField description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" name="IRQ_TEMPPANIC" size="1" start="27" />
      <BitField description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" name="IRQ_TEMPLOW" size="1" start="28" />
      <BitField description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" name="IRQ_TEMPHIGH" size="1" start="29" />
      <BitField description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" name="IRQ_ANA_BO" size="1" start="30" />
      <BitField description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" name="IRQ_DIG_BO" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 2" name="CCM_ANALOG_MISC2" reset_mask="0xFFFFFFFF" reset_value="0x272727" size="4" start="+0x170">
      <BitField description="This field defines the brown out voltage offset for the CORE power domain" name="REG0_BO_OFFSET" size="3" start="0">
        <Enum description="Brownout offset = 0.100V" name="REG0_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG0_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)" name="REG0_BO_STATUS" size="1" start="3">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG0_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" name="REG0_ENABLE_BO" size="1" start="5" />
      <BitField description="Arm supply Not related to CCM. See Power Management Unit (PMU)" name="REG0_OK" size="1" start="6" />
      <BitField description="When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode" name="PLL3_DISABLE" size="1" start="7">
        <Enum description="PLL3 is being used by peripherals and is enabled when SoC is not in any low power mode" name="PLL3_DISABLE_0" start="0" />
        <Enum description="PLL3 can be disabled when the SoC is not in any low power mode" name="PLL3_DISABLE_1" start="0x1" />
      </BitField>
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG1_BO_OFFSET" size="3" start="8">
        <Enum description="Brownout offset = 0.100V" name="REG1_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG1_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)" name="REG1_BO_STATUS" size="1" start="11">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG1_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" name="REG1_ENABLE_BO" size="1" start="13" />
      <BitField description="GPU supply Not related to CCM. See Power Management Unit (PMU)" name="REG1_OK" size="1" start="14" />
      <BitField description="LSB of Post-divider for Audio PLL" name="AUDIO_DIV_LSB" size="1" start="15">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_LSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_LSB_1" start="0x1" />
      </BitField>
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG2_BO_OFFSET" size="3" start="16">
        <Enum description="Brownout offset = 0.100V" name="REG2_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG2_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)" name="REG2_BO_STATUS" size="1" start="19" />
      <BitField description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" name="REG2_ENABLE_BO" size="1" start="21" />
      <BitField description="Signals that the voltage is above the brownout level for the SOC supply" name="REG2_OK" size="1" start="22" />
      <BitField description="MSB of Post-divider for Audio PLL" name="AUDIO_DIV_MSB" size="1" start="23">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_MSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_MSB_1" start="0x1" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)" name="REG0_STEP_TIME" size="2" start="24">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)" name="REG1_STEP_TIME" size="2" start="26">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)" name="REG2_STEP_TIME" size="2" start="28">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 2" name="CCM_ANALOG_MISC2_SET" reset_mask="0xFFFFFFFF" reset_value="0x272727" size="4" start="+0x174">
      <BitField description="This field defines the brown out voltage offset for the CORE power domain" name="REG0_BO_OFFSET" size="3" start="0">
        <Enum description="Brownout offset = 0.100V" name="REG0_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG0_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)" name="REG0_BO_STATUS" size="1" start="3">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG0_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" name="REG0_ENABLE_BO" size="1" start="5" />
      <BitField description="Arm supply Not related to CCM. See Power Management Unit (PMU)" name="REG0_OK" size="1" start="6" />
      <BitField description="When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode" name="PLL3_DISABLE" size="1" start="7">
        <Enum description="PLL3 is being used by peripherals and is enabled when SoC is not in any low power mode" name="PLL3_DISABLE_0" start="0" />
        <Enum description="PLL3 can be disabled when the SoC is not in any low power mode" name="PLL3_DISABLE_1" start="0x1" />
      </BitField>
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG1_BO_OFFSET" size="3" start="8">
        <Enum description="Brownout offset = 0.100V" name="REG1_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG1_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)" name="REG1_BO_STATUS" size="1" start="11">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG1_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" name="REG1_ENABLE_BO" size="1" start="13" />
      <BitField description="GPU supply Not related to CCM. See Power Management Unit (PMU)" name="REG1_OK" size="1" start="14" />
      <BitField description="LSB of Post-divider for Audio PLL" name="AUDIO_DIV_LSB" size="1" start="15">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_LSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_LSB_1" start="0x1" />
      </BitField>
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG2_BO_OFFSET" size="3" start="16">
        <Enum description="Brownout offset = 0.100V" name="REG2_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG2_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)" name="REG2_BO_STATUS" size="1" start="19" />
      <BitField description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" name="REG2_ENABLE_BO" size="1" start="21" />
      <BitField description="Signals that the voltage is above the brownout level for the SOC supply" name="REG2_OK" size="1" start="22" />
      <BitField description="MSB of Post-divider for Audio PLL" name="AUDIO_DIV_MSB" size="1" start="23">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_MSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_MSB_1" start="0x1" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)" name="REG0_STEP_TIME" size="2" start="24">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)" name="REG1_STEP_TIME" size="2" start="26">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)" name="REG2_STEP_TIME" size="2" start="28">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 2" name="CCM_ANALOG_MISC2_CLR" reset_mask="0xFFFFFFFF" reset_value="0x272727" size="4" start="+0x178">
      <BitField description="This field defines the brown out voltage offset for the CORE power domain" name="REG0_BO_OFFSET" size="3" start="0">
        <Enum description="Brownout offset = 0.100V" name="REG0_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG0_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)" name="REG0_BO_STATUS" size="1" start="3">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG0_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" name="REG0_ENABLE_BO" size="1" start="5" />
      <BitField description="Arm supply Not related to CCM. See Power Management Unit (PMU)" name="REG0_OK" size="1" start="6" />
      <BitField description="When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode" name="PLL3_DISABLE" size="1" start="7">
        <Enum description="PLL3 is being used by peripherals and is enabled when SoC is not in any low power mode" name="PLL3_DISABLE_0" start="0" />
        <Enum description="PLL3 can be disabled when the SoC is not in any low power mode" name="PLL3_DISABLE_1" start="0x1" />
      </BitField>
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG1_BO_OFFSET" size="3" start="8">
        <Enum description="Brownout offset = 0.100V" name="REG1_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG1_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)" name="REG1_BO_STATUS" size="1" start="11">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG1_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" name="REG1_ENABLE_BO" size="1" start="13" />
      <BitField description="GPU supply Not related to CCM. See Power Management Unit (PMU)" name="REG1_OK" size="1" start="14" />
      <BitField description="LSB of Post-divider for Audio PLL" name="AUDIO_DIV_LSB" size="1" start="15">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_LSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_LSB_1" start="0x1" />
      </BitField>
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG2_BO_OFFSET" size="3" start="16">
        <Enum description="Brownout offset = 0.100V" name="REG2_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG2_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)" name="REG2_BO_STATUS" size="1" start="19" />
      <BitField description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" name="REG2_ENABLE_BO" size="1" start="21" />
      <BitField description="Signals that the voltage is above the brownout level for the SOC supply" name="REG2_OK" size="1" start="22" />
      <BitField description="MSB of Post-divider for Audio PLL" name="AUDIO_DIV_MSB" size="1" start="23">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_MSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_MSB_1" start="0x1" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)" name="REG0_STEP_TIME" size="2" start="24">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)" name="REG1_STEP_TIME" size="2" start="26">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)" name="REG2_STEP_TIME" size="2" start="28">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 2" name="CCM_ANALOG_MISC2_TOG" reset_mask="0xFFFFFFFF" reset_value="0x272727" size="4" start="+0x17C">
      <BitField description="This field defines the brown out voltage offset for the CORE power domain" name="REG0_BO_OFFSET" size="3" start="0">
        <Enum description="Brownout offset = 0.100V" name="REG0_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG0_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)" name="REG0_BO_STATUS" size="1" start="3">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG0_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" name="REG0_ENABLE_BO" size="1" start="5" />
      <BitField description="Arm supply Not related to CCM. See Power Management Unit (PMU)" name="REG0_OK" size="1" start="6" />
      <BitField description="When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode" name="PLL3_DISABLE" size="1" start="7">
        <Enum description="PLL3 is being used by peripherals and is enabled when SoC is not in any low power mode" name="PLL3_DISABLE_0" start="0" />
        <Enum description="PLL3 can be disabled when the SoC is not in any low power mode" name="PLL3_DISABLE_1" start="0x1" />
      </BitField>
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG1_BO_OFFSET" size="3" start="8">
        <Enum description="Brownout offset = 0.100V" name="REG1_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG1_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)" name="REG1_BO_STATUS" size="1" start="11">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG1_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" name="REG1_ENABLE_BO" size="1" start="13" />
      <BitField description="GPU supply Not related to CCM. See Power Management Unit (PMU)" name="REG1_OK" size="1" start="14" />
      <BitField description="LSB of Post-divider for Audio PLL" name="AUDIO_DIV_LSB" size="1" start="15">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_LSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_LSB_1" start="0x1" />
      </BitField>
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG2_BO_OFFSET" size="3" start="16">
        <Enum description="Brownout offset = 0.100V" name="REG2_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG2_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)" name="REG2_BO_STATUS" size="1" start="19" />
      <BitField description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" name="REG2_ENABLE_BO" size="1" start="21" />
      <BitField description="Signals that the voltage is above the brownout level for the SOC supply" name="REG2_OK" size="1" start="22" />
      <BitField description="MSB of Post-divider for Audio PLL" name="AUDIO_DIV_MSB" size="1" start="23">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_MSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_MSB_1" start="0x1" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)" name="REG0_STEP_TIME" size="2" start="24">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)" name="REG1_STEP_TIME" size="2" start="26">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)" name="REG2_STEP_TIME" size="2" start="28">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="PMU" name="PMU" start="0x400D8000">
    <Register access="Read/Write" description="Regulator 1P1 Register" name="PMU_REG_1P1" reset_mask="0xFFFFFFFF" reset_value="0x1073" size="4" start="+0x110">
      <BitField description="Control bit to enable the regulator output." name="ENABLE_LINREG" size="1" start="0" />
      <BitField description="Control bit to enable the brownout circuitry in the regulator." name="ENABLE_BO" size="1" start="1" />
      <BitField description="Control bit to enable the current-limit circuitry in the regulator." name="ENABLE_ILIMIT" size="1" start="2" />
      <BitField description="Control bit to enable the pull-down circuitry in the regulator" name="ENABLE_PULLDOWN" size="1" start="3" />
      <BitField description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" name="BO_OFFSET" size="3" start="4" />
      <BitField description="Control bits to adjust the regulator output voltage" name="OUTPUT_TRG" size="5" start="8">
        <Enum description="0.8V" name="OUTPUT_TRG_4" start="0x4" />
        <Enum description="1.1V" name="OUTPUT_TRG_16" start="0x10" />
      </BitField>
      <BitField description="Status bit that signals when a brownout is detected on the regulator output." name="BO_VDD1P1" size="1" start="16" />
      <BitField description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" name="OK_VDD1P1" size="1" start="17" />
      <BitField description="Enables the weak 1p1 regulator" name="ENABLE_WEAK_LINREG" size="1" start="18" />
      <BitField description="Selects the source for the reference voltage of the weak 1p1 regulator." name="SELREF_WEAK_LINREG" size="1" start="19">
        <Enum description="Weak-linreg output tracks low-power-bandgap voltage" name="SELREF_WEAK_LINREG_0" start="0" />
        <Enum description="Weak-linreg output tracks VDD_SOC_IN voltage" name="SELREF_WEAK_LINREG_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Regulator 1P1 Register" name="PMU_REG_1P1_SET" reset_mask="0xFFFFFFFF" reset_value="0x1073" size="4" start="+0x114">
      <BitField description="Control bit to enable the regulator output." name="ENABLE_LINREG" size="1" start="0" />
      <BitField description="Control bit to enable the brownout circuitry in the regulator." name="ENABLE_BO" size="1" start="1" />
      <BitField description="Control bit to enable the current-limit circuitry in the regulator." name="ENABLE_ILIMIT" size="1" start="2" />
      <BitField description="Control bit to enable the pull-down circuitry in the regulator" name="ENABLE_PULLDOWN" size="1" start="3" />
      <BitField description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" name="BO_OFFSET" size="3" start="4" />
      <BitField description="Control bits to adjust the regulator output voltage" name="OUTPUT_TRG" size="5" start="8">
        <Enum description="0.8V" name="OUTPUT_TRG_4" start="0x4" />
        <Enum description="1.1V" name="OUTPUT_TRG_16" start="0x10" />
      </BitField>
      <BitField description="Status bit that signals when a brownout is detected on the regulator output." name="BO_VDD1P1" size="1" start="16" />
      <BitField description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" name="OK_VDD1P1" size="1" start="17" />
      <BitField description="Enables the weak 1p1 regulator" name="ENABLE_WEAK_LINREG" size="1" start="18" />
      <BitField description="Selects the source for the reference voltage of the weak 1p1 regulator." name="SELREF_WEAK_LINREG" size="1" start="19">
        <Enum description="Weak-linreg output tracks low-power-bandgap voltage" name="SELREF_WEAK_LINREG_0" start="0" />
        <Enum description="Weak-linreg output tracks VDD_SOC_IN voltage" name="SELREF_WEAK_LINREG_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Regulator 1P1 Register" name="PMU_REG_1P1_CLR" reset_mask="0xFFFFFFFF" reset_value="0x1073" size="4" start="+0x118">
      <BitField description="Control bit to enable the regulator output." name="ENABLE_LINREG" size="1" start="0" />
      <BitField description="Control bit to enable the brownout circuitry in the regulator." name="ENABLE_BO" size="1" start="1" />
      <BitField description="Control bit to enable the current-limit circuitry in the regulator." name="ENABLE_ILIMIT" size="1" start="2" />
      <BitField description="Control bit to enable the pull-down circuitry in the regulator" name="ENABLE_PULLDOWN" size="1" start="3" />
      <BitField description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" name="BO_OFFSET" size="3" start="4" />
      <BitField description="Control bits to adjust the regulator output voltage" name="OUTPUT_TRG" size="5" start="8">
        <Enum description="0.8V" name="OUTPUT_TRG_4" start="0x4" />
        <Enum description="1.1V" name="OUTPUT_TRG_16" start="0x10" />
      </BitField>
      <BitField description="Status bit that signals when a brownout is detected on the regulator output." name="BO_VDD1P1" size="1" start="16" />
      <BitField description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" name="OK_VDD1P1" size="1" start="17" />
      <BitField description="Enables the weak 1p1 regulator" name="ENABLE_WEAK_LINREG" size="1" start="18" />
      <BitField description="Selects the source for the reference voltage of the weak 1p1 regulator." name="SELREF_WEAK_LINREG" size="1" start="19">
        <Enum description="Weak-linreg output tracks low-power-bandgap voltage" name="SELREF_WEAK_LINREG_0" start="0" />
        <Enum description="Weak-linreg output tracks VDD_SOC_IN voltage" name="SELREF_WEAK_LINREG_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Regulator 1P1 Register" name="PMU_REG_1P1_TOG" reset_mask="0xFFFFFFFF" reset_value="0x1073" size="4" start="+0x11C">
      <BitField description="Control bit to enable the regulator output." name="ENABLE_LINREG" size="1" start="0" />
      <BitField description="Control bit to enable the brownout circuitry in the regulator." name="ENABLE_BO" size="1" start="1" />
      <BitField description="Control bit to enable the current-limit circuitry in the regulator." name="ENABLE_ILIMIT" size="1" start="2" />
      <BitField description="Control bit to enable the pull-down circuitry in the regulator" name="ENABLE_PULLDOWN" size="1" start="3" />
      <BitField description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" name="BO_OFFSET" size="3" start="4" />
      <BitField description="Control bits to adjust the regulator output voltage" name="OUTPUT_TRG" size="5" start="8">
        <Enum description="0.8V" name="OUTPUT_TRG_4" start="0x4" />
        <Enum description="1.1V" name="OUTPUT_TRG_16" start="0x10" />
      </BitField>
      <BitField description="Status bit that signals when a brownout is detected on the regulator output." name="BO_VDD1P1" size="1" start="16" />
      <BitField description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" name="OK_VDD1P1" size="1" start="17" />
      <BitField description="Enables the weak 1p1 regulator" name="ENABLE_WEAK_LINREG" size="1" start="18" />
      <BitField description="Selects the source for the reference voltage of the weak 1p1 regulator." name="SELREF_WEAK_LINREG" size="1" start="19">
        <Enum description="Weak-linreg output tracks low-power-bandgap voltage" name="SELREF_WEAK_LINREG_0" start="0" />
        <Enum description="Weak-linreg output tracks VDD_SOC_IN voltage" name="SELREF_WEAK_LINREG_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Regulator 3P0 Register" name="PMU_REG_3P0" reset_mask="0xFFFFFFFF" reset_value="0xF74" size="4" start="+0x120">
      <BitField description="Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference" name="ENABLE_LINREG" size="1" start="0" />
      <BitField description="Control bit to enable the brownout circuitry in the regulator." name="ENABLE_BO" size="1" start="1" />
      <BitField description="Control bit to enable the current-limit circuitry in the regulator." name="ENABLE_ILIMIT" size="1" start="2" />
      <BitField description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" name="BO_OFFSET" size="3" start="4" />
      <BitField description="Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS" name="VBUS_SEL" size="1" start="7">
        <Enum description="Utilize VBUS OTG2 power" name="USB_OTG2_VBUS" start="0" />
        <Enum description="Utilize VBUS OTG1 power" name="USB_OTG1_VBUS" start="0x1" />
      </BitField>
      <BitField description="Control bits to adjust the regulator output voltage" name="OUTPUT_TRG" size="5" start="8">
        <Enum description="2.625V" name="OUTPUT_TRG_0" start="0" />
        <Enum description="3.000V" name="OUTPUT_TRG_15" start="0xF" />
        <Enum description="3.400V" name="OUTPUT_TRG_31" start="0x1F" />
      </BitField>
      <BitField description="Status bit that signals when a brownout is detected on the regulator output." name="BO_VDD3P0" size="1" start="16" />
      <BitField description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" name="OK_VDD3P0" size="1" start="17" />
    </Register>
    <Register access="Read/Write" description="Regulator 3P0 Register" name="PMU_REG_3P0_SET" reset_mask="0xFFFFFFFF" reset_value="0xF74" size="4" start="+0x124">
      <BitField description="Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference" name="ENABLE_LINREG" size="1" start="0" />
      <BitField description="Control bit to enable the brownout circuitry in the regulator." name="ENABLE_BO" size="1" start="1" />
      <BitField description="Control bit to enable the current-limit circuitry in the regulator." name="ENABLE_ILIMIT" size="1" start="2" />
      <BitField description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" name="BO_OFFSET" size="3" start="4" />
      <BitField description="Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS" name="VBUS_SEL" size="1" start="7">
        <Enum description="Utilize VBUS OTG2 power" name="USB_OTG2_VBUS" start="0" />
        <Enum description="Utilize VBUS OTG1 power" name="USB_OTG1_VBUS" start="0x1" />
      </BitField>
      <BitField description="Control bits to adjust the regulator output voltage" name="OUTPUT_TRG" size="5" start="8">
        <Enum description="2.625V" name="OUTPUT_TRG_0" start="0" />
        <Enum description="3.000V" name="OUTPUT_TRG_15" start="0xF" />
        <Enum description="3.400V" name="OUTPUT_TRG_31" start="0x1F" />
      </BitField>
      <BitField description="Status bit that signals when a brownout is detected on the regulator output." name="BO_VDD3P0" size="1" start="16" />
      <BitField description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" name="OK_VDD3P0" size="1" start="17" />
    </Register>
    <Register access="Read/Write" description="Regulator 3P0 Register" name="PMU_REG_3P0_CLR" reset_mask="0xFFFFFFFF" reset_value="0xF74" size="4" start="+0x128">
      <BitField description="Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference" name="ENABLE_LINREG" size="1" start="0" />
      <BitField description="Control bit to enable the brownout circuitry in the regulator." name="ENABLE_BO" size="1" start="1" />
      <BitField description="Control bit to enable the current-limit circuitry in the regulator." name="ENABLE_ILIMIT" size="1" start="2" />
      <BitField description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" name="BO_OFFSET" size="3" start="4" />
      <BitField description="Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS" name="VBUS_SEL" size="1" start="7">
        <Enum description="Utilize VBUS OTG2 power" name="USB_OTG2_VBUS" start="0" />
        <Enum description="Utilize VBUS OTG1 power" name="USB_OTG1_VBUS" start="0x1" />
      </BitField>
      <BitField description="Control bits to adjust the regulator output voltage" name="OUTPUT_TRG" size="5" start="8">
        <Enum description="2.625V" name="OUTPUT_TRG_0" start="0" />
        <Enum description="3.000V" name="OUTPUT_TRG_15" start="0xF" />
        <Enum description="3.400V" name="OUTPUT_TRG_31" start="0x1F" />
      </BitField>
      <BitField description="Status bit that signals when a brownout is detected on the regulator output." name="BO_VDD3P0" size="1" start="16" />
      <BitField description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" name="OK_VDD3P0" size="1" start="17" />
    </Register>
    <Register access="Read/Write" description="Regulator 3P0 Register" name="PMU_REG_3P0_TOG" reset_mask="0xFFFFFFFF" reset_value="0xF74" size="4" start="+0x12C">
      <BitField description="Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference" name="ENABLE_LINREG" size="1" start="0" />
      <BitField description="Control bit to enable the brownout circuitry in the regulator." name="ENABLE_BO" size="1" start="1" />
      <BitField description="Control bit to enable the current-limit circuitry in the regulator." name="ENABLE_ILIMIT" size="1" start="2" />
      <BitField description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" name="BO_OFFSET" size="3" start="4" />
      <BitField description="Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS" name="VBUS_SEL" size="1" start="7">
        <Enum description="Utilize VBUS OTG2 power" name="USB_OTG2_VBUS" start="0" />
        <Enum description="Utilize VBUS OTG1 power" name="USB_OTG1_VBUS" start="0x1" />
      </BitField>
      <BitField description="Control bits to adjust the regulator output voltage" name="OUTPUT_TRG" size="5" start="8">
        <Enum description="2.625V" name="OUTPUT_TRG_0" start="0" />
        <Enum description="3.000V" name="OUTPUT_TRG_15" start="0xF" />
        <Enum description="3.400V" name="OUTPUT_TRG_31" start="0x1F" />
      </BitField>
      <BitField description="Status bit that signals when a brownout is detected on the regulator output." name="BO_VDD3P0" size="1" start="16" />
      <BitField description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" name="OK_VDD3P0" size="1" start="17" />
    </Register>
    <Register access="Read/Write" description="Regulator 2P5 Register" name="PMU_REG_2P5" reset_mask="0xFFFFFFFF" reset_value="0x1073" size="4" start="+0x130">
      <BitField description="Control bit to enable the regulator output." name="ENABLE_LINREG" size="1" start="0" />
      <BitField description="Control bit to enable the brownout circuitry in the regulator." name="ENABLE_BO" size="1" start="1" />
      <BitField description="Control bit to enable the current-limit circuitry in the regulator." name="ENABLE_ILIMIT" size="1" start="2" />
      <BitField description="Control bit to enable the pull-down circuitry in the regulator" name="ENABLE_PULLDOWN" size="1" start="3" />
      <BitField description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" name="BO_OFFSET" size="3" start="4" />
      <BitField description="Control bits to adjust the regulator output voltage" name="OUTPUT_TRG" size="5" start="8">
        <Enum description="2.10V" name="OUTPUT_TRG_0" start="0" />
        <Enum description="2.50V" name="OUTPUT_TRG_16" start="0x10" />
        <Enum description="2.875V" name="OUTPUT_TRG_31" start="0x1F" />
      </BitField>
      <BitField description="Status bit that signals when a brownout is detected on the regulator output." name="BO_VDD2P5" size="1" start="16" />
      <BitField description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" name="OK_VDD2P5" size="1" start="17" />
      <BitField description="Enables the weak 2p5 regulator" name="ENABLE_WEAK_LINREG" size="1" start="18" />
    </Register>
    <Register access="Read/Write" description="Regulator 2P5 Register" name="PMU_REG_2P5_SET" reset_mask="0xFFFFFFFF" reset_value="0x1073" size="4" start="+0x134">
      <BitField description="Control bit to enable the regulator output." name="ENABLE_LINREG" size="1" start="0" />
      <BitField description="Control bit to enable the brownout circuitry in the regulator." name="ENABLE_BO" size="1" start="1" />
      <BitField description="Control bit to enable the current-limit circuitry in the regulator." name="ENABLE_ILIMIT" size="1" start="2" />
      <BitField description="Control bit to enable the pull-down circuitry in the regulator" name="ENABLE_PULLDOWN" size="1" start="3" />
      <BitField description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" name="BO_OFFSET" size="3" start="4" />
      <BitField description="Control bits to adjust the regulator output voltage" name="OUTPUT_TRG" size="5" start="8">
        <Enum description="2.10V" name="OUTPUT_TRG_0" start="0" />
        <Enum description="2.50V" name="OUTPUT_TRG_16" start="0x10" />
        <Enum description="2.875V" name="OUTPUT_TRG_31" start="0x1F" />
      </BitField>
      <BitField description="Status bit that signals when a brownout is detected on the regulator output." name="BO_VDD2P5" size="1" start="16" />
      <BitField description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" name="OK_VDD2P5" size="1" start="17" />
      <BitField description="Enables the weak 2p5 regulator" name="ENABLE_WEAK_LINREG" size="1" start="18" />
    </Register>
    <Register access="Read/Write" description="Regulator 2P5 Register" name="PMU_REG_2P5_CLR" reset_mask="0xFFFFFFFF" reset_value="0x1073" size="4" start="+0x138">
      <BitField description="Control bit to enable the regulator output." name="ENABLE_LINREG" size="1" start="0" />
      <BitField description="Control bit to enable the brownout circuitry in the regulator." name="ENABLE_BO" size="1" start="1" />
      <BitField description="Control bit to enable the current-limit circuitry in the regulator." name="ENABLE_ILIMIT" size="1" start="2" />
      <BitField description="Control bit to enable the pull-down circuitry in the regulator" name="ENABLE_PULLDOWN" size="1" start="3" />
      <BitField description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" name="BO_OFFSET" size="3" start="4" />
      <BitField description="Control bits to adjust the regulator output voltage" name="OUTPUT_TRG" size="5" start="8">
        <Enum description="2.10V" name="OUTPUT_TRG_0" start="0" />
        <Enum description="2.50V" name="OUTPUT_TRG_16" start="0x10" />
        <Enum description="2.875V" name="OUTPUT_TRG_31" start="0x1F" />
      </BitField>
      <BitField description="Status bit that signals when a brownout is detected on the regulator output." name="BO_VDD2P5" size="1" start="16" />
      <BitField description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" name="OK_VDD2P5" size="1" start="17" />
      <BitField description="Enables the weak 2p5 regulator" name="ENABLE_WEAK_LINREG" size="1" start="18" />
    </Register>
    <Register access="Read/Write" description="Regulator 2P5 Register" name="PMU_REG_2P5_TOG" reset_mask="0xFFFFFFFF" reset_value="0x1073" size="4" start="+0x13C">
      <BitField description="Control bit to enable the regulator output." name="ENABLE_LINREG" size="1" start="0" />
      <BitField description="Control bit to enable the brownout circuitry in the regulator." name="ENABLE_BO" size="1" start="1" />
      <BitField description="Control bit to enable the current-limit circuitry in the regulator." name="ENABLE_ILIMIT" size="1" start="2" />
      <BitField description="Control bit to enable the pull-down circuitry in the regulator" name="ENABLE_PULLDOWN" size="1" start="3" />
      <BitField description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" name="BO_OFFSET" size="3" start="4" />
      <BitField description="Control bits to adjust the regulator output voltage" name="OUTPUT_TRG" size="5" start="8">
        <Enum description="2.10V" name="OUTPUT_TRG_0" start="0" />
        <Enum description="2.50V" name="OUTPUT_TRG_16" start="0x10" />
        <Enum description="2.875V" name="OUTPUT_TRG_31" start="0x1F" />
      </BitField>
      <BitField description="Status bit that signals when a brownout is detected on the regulator output." name="BO_VDD2P5" size="1" start="16" />
      <BitField description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" name="OK_VDD2P5" size="1" start="17" />
      <BitField description="Enables the weak 2p5 regulator" name="ENABLE_WEAK_LINREG" size="1" start="18" />
    </Register>
    <Register access="Read/Write" description="Digital Regulator Core Register" name="PMU_REG_CORE" reset_mask="0xFFFFFFFF" reset_value="0x482012" size="4" start="+0x140">
      <BitField description="This field defines the target voltage for the Arm core power domain" name="REG0_TARG" size="5" start="0">
        <Enum description="Power gated off" name="REG0_TARG_0" start="0" />
        <Enum description="Target core voltage = 0.725V" name="REG0_TARG_1" start="0x1" />
        <Enum description="Target core voltage = 0.750V" name="REG0_TARG_2" start="0x2" />
        <Enum description="Target core voltage = 0.775V" name="REG0_TARG_3" start="0x3" />
        <Enum description="Target core voltage = 1.100V" name="REG0_TARG_16" start="0x10" />
        <Enum description="Target core voltage = 1.450V" name="REG0_TARG_30" start="0x1E" />
        <Enum description="Power FET switched full on. No regulation." name="REG0_TARG_31" start="0x1F" />
      </BitField>
      <BitField description="This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register." name="REG0_ADJ" size="4" start="5">
        <Enum description="No adjustment" name="REG0_ADJ_0" start="0" />
        <Enum description="+ 0.25%" name="REG0_ADJ_1" start="0x1" />
        <Enum description="+ 0.50%" name="REG0_ADJ_2" start="0x2" />
        <Enum description="+ 0.75%" name="REG0_ADJ_3" start="0x3" />
        <Enum description="+ 1.00%" name="REG0_ADJ_4" start="0x4" />
        <Enum description="+ 1.25%" name="REG0_ADJ_5" start="0x5" />
        <Enum description="+ 1.50%" name="REG0_ADJ_6" start="0x6" />
        <Enum description="+ 1.75%" name="REG0_ADJ_7" start="0x7" />
        <Enum description="- 0.25%" name="REG0_ADJ_8" start="0x8" />
        <Enum description="- 0.50%" name="REG0_ADJ_9" start="0x9" />
        <Enum description="- 0.75%" name="REG0_ADJ_10" start="0xA" />
        <Enum description="- 1.00%" name="REG0_ADJ_11" start="0xB" />
        <Enum description="- 1.25%" name="REG0_ADJ_12" start="0xC" />
        <Enum description="- 1.50%" name="REG0_ADJ_13" start="0xD" />
        <Enum description="- 1.75%" name="REG0_ADJ_14" start="0xE" />
        <Enum description="- 2.00%" name="REG0_ADJ_15" start="0xF" />
      </BitField>
      <BitField description="This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation." name="REG1_TARG" size="5" start="9">
        <Enum description="Power gated off" name="REG1_TARG_0" start="0" />
        <Enum description="Target core voltage = 0.725V" name="REG1_TARG_1" start="0x1" />
        <Enum description="Target core voltage = 0.750V" name="REG1_TARG_2" start="0x2" />
        <Enum description="Target core voltage = 0.775V" name="REG1_TARG_3" start="0x3" />
        <Enum description="Target core voltage = 1.100V" name="REG1_TARG_16" start="0x10" />
        <Enum description="Target core voltage = 1.450V" name="REG1_TARG_30" start="0x1E" />
        <Enum description="Power FET switched full on. No regulation." name="REG1_TARG_31" start="0x1F" />
      </BitField>
      <BitField description="This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register." name="REG1_ADJ" size="4" start="14">
        <Enum description="No adjustment" name="REG1_ADJ_0" start="0" />
        <Enum description="+ 0.25%" name="REG1_ADJ_1" start="0x1" />
        <Enum description="+ 0.50%" name="REG1_ADJ_2" start="0x2" />
        <Enum description="+ 0.75%" name="REG1_ADJ_3" start="0x3" />
        <Enum description="+ 1.00%" name="REG1_ADJ_4" start="0x4" />
        <Enum description="+ 1.25%" name="REG1_ADJ_5" start="0x5" />
        <Enum description="+ 1.50%" name="REG1_ADJ_6" start="0x6" />
        <Enum description="+ 1.75%" name="REG1_ADJ_7" start="0x7" />
        <Enum description="- 0.25%" name="REG1_ADJ_8" start="0x8" />
        <Enum description="- 0.50%" name="REG1_ADJ_9" start="0x9" />
        <Enum description="- 0.75%" name="REG1_ADJ_10" start="0xA" />
        <Enum description="- 1.00%" name="REG1_ADJ_11" start="0xB" />
        <Enum description="- 1.25%" name="REG1_ADJ_12" start="0xC" />
        <Enum description="- 1.50%" name="REG1_ADJ_13" start="0xD" />
        <Enum description="- 1.75%" name="REG1_ADJ_14" start="0xE" />
        <Enum description="- 2.00%" name="REG1_ADJ_15" start="0xF" />
      </BitField>
      <BitField description="This field defines the target voltage for the SOC power domain" name="REG2_TARG" size="5" start="18">
        <Enum description="Power gated off" name="REG2_TARG_0" start="0" />
        <Enum description="Target core voltage = 0.725V" name="REG2_TARG_1" start="0x1" />
        <Enum description="Target core voltage = 0.750V" name="REG2_TARG_2" start="0x2" />
        <Enum description="Target core voltage = 0.775V" name="REG2_TARG_3" start="0x3" />
        <Enum description="Target core voltage = 1.100V" name="REG2_TARG_16" start="0x10" />
        <Enum description="Target core voltage = 1.450V" name="REG2_TARG_30" start="0x1E" />
        <Enum description="Power FET switched full on. No regulation." name="REG2_TARG_31" start="0x1F" />
      </BitField>
      <BitField description="This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register." name="REG2_ADJ" size="4" start="23">
        <Enum description="No adjustment" name="REG2_ADJ_0" start="0" />
        <Enum description="+ 0.25%" name="REG2_ADJ_1" start="0x1" />
        <Enum description="+ 0.50%" name="REG2_ADJ_2" start="0x2" />
        <Enum description="+ 0.75%" name="REG2_ADJ_3" start="0x3" />
        <Enum description="+ 1.00%" name="REG2_ADJ_4" start="0x4" />
        <Enum description="+ 1.25%" name="REG2_ADJ_5" start="0x5" />
        <Enum description="+ 1.50%" name="REG2_ADJ_6" start="0x6" />
        <Enum description="+ 1.75%" name="REG2_ADJ_7" start="0x7" />
        <Enum description="- 0.25%" name="REG2_ADJ_8" start="0x8" />
        <Enum description="- 0.50%" name="REG2_ADJ_9" start="0x9" />
        <Enum description="- 0.75%" name="REG2_ADJ_10" start="0xA" />
        <Enum description="- 1.00%" name="REG2_ADJ_11" start="0xB" />
        <Enum description="- 1.25%" name="REG2_ADJ_12" start="0xC" />
        <Enum description="- 1.50%" name="REG2_ADJ_13" start="0xD" />
        <Enum description="- 1.75%" name="REG2_ADJ_14" start="0xE" />
        <Enum description="- 2.00%" name="REG2_ADJ_15" start="0xF" />
      </BitField>
      <BitField description="Regulator voltage ramp rate." name="RAMP_RATE" size="2" start="27">
        <Enum description="Fast" name="RAMP_RATE_0" start="0" />
        <Enum description="Medium Fast" name="RAMP_RATE_1" start="0x1" />
        <Enum description="Medium Slow" name="RAMP_RATE_2" start="0x2" />
        <Enum description="Slow" name="RAMP_RATE_3" start="0x3" />
      </BitField>
      <BitField description="If set, increases the gate drive on power gating FETs to reduce leakage in the off state" name="FET_ODRIVE" size="1" start="29" />
    </Register>
    <Register access="Read/Write" description="Digital Regulator Core Register" name="PMU_REG_CORE_SET" reset_mask="0xFFFFFFFF" reset_value="0x482012" size="4" start="+0x144">
      <BitField description="This field defines the target voltage for the Arm core power domain" name="REG0_TARG" size="5" start="0">
        <Enum description="Power gated off" name="REG0_TARG_0" start="0" />
        <Enum description="Target core voltage = 0.725V" name="REG0_TARG_1" start="0x1" />
        <Enum description="Target core voltage = 0.750V" name="REG0_TARG_2" start="0x2" />
        <Enum description="Target core voltage = 0.775V" name="REG0_TARG_3" start="0x3" />
        <Enum description="Target core voltage = 1.100V" name="REG0_TARG_16" start="0x10" />
        <Enum description="Target core voltage = 1.450V" name="REG0_TARG_30" start="0x1E" />
        <Enum description="Power FET switched full on. No regulation." name="REG0_TARG_31" start="0x1F" />
      </BitField>
      <BitField description="This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register." name="REG0_ADJ" size="4" start="5">
        <Enum description="No adjustment" name="REG0_ADJ_0" start="0" />
        <Enum description="+ 0.25%" name="REG0_ADJ_1" start="0x1" />
        <Enum description="+ 0.50%" name="REG0_ADJ_2" start="0x2" />
        <Enum description="+ 0.75%" name="REG0_ADJ_3" start="0x3" />
        <Enum description="+ 1.00%" name="REG0_ADJ_4" start="0x4" />
        <Enum description="+ 1.25%" name="REG0_ADJ_5" start="0x5" />
        <Enum description="+ 1.50%" name="REG0_ADJ_6" start="0x6" />
        <Enum description="+ 1.75%" name="REG0_ADJ_7" start="0x7" />
        <Enum description="- 0.25%" name="REG0_ADJ_8" start="0x8" />
        <Enum description="- 0.50%" name="REG0_ADJ_9" start="0x9" />
        <Enum description="- 0.75%" name="REG0_ADJ_10" start="0xA" />
        <Enum description="- 1.00%" name="REG0_ADJ_11" start="0xB" />
        <Enum description="- 1.25%" name="REG0_ADJ_12" start="0xC" />
        <Enum description="- 1.50%" name="REG0_ADJ_13" start="0xD" />
        <Enum description="- 1.75%" name="REG0_ADJ_14" start="0xE" />
        <Enum description="- 2.00%" name="REG0_ADJ_15" start="0xF" />
      </BitField>
      <BitField description="This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation." name="REG1_TARG" size="5" start="9">
        <Enum description="Power gated off" name="REG1_TARG_0" start="0" />
        <Enum description="Target core voltage = 0.725V" name="REG1_TARG_1" start="0x1" />
        <Enum description="Target core voltage = 0.750V" name="REG1_TARG_2" start="0x2" />
        <Enum description="Target core voltage = 0.775V" name="REG1_TARG_3" start="0x3" />
        <Enum description="Target core voltage = 1.100V" name="REG1_TARG_16" start="0x10" />
        <Enum description="Target core voltage = 1.450V" name="REG1_TARG_30" start="0x1E" />
        <Enum description="Power FET switched full on. No regulation." name="REG1_TARG_31" start="0x1F" />
      </BitField>
      <BitField description="This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register." name="REG1_ADJ" size="4" start="14">
        <Enum description="No adjustment" name="REG1_ADJ_0" start="0" />
        <Enum description="+ 0.25%" name="REG1_ADJ_1" start="0x1" />
        <Enum description="+ 0.50%" name="REG1_ADJ_2" start="0x2" />
        <Enum description="+ 0.75%" name="REG1_ADJ_3" start="0x3" />
        <Enum description="+ 1.00%" name="REG1_ADJ_4" start="0x4" />
        <Enum description="+ 1.25%" name="REG1_ADJ_5" start="0x5" />
        <Enum description="+ 1.50%" name="REG1_ADJ_6" start="0x6" />
        <Enum description="+ 1.75%" name="REG1_ADJ_7" start="0x7" />
        <Enum description="- 0.25%" name="REG1_ADJ_8" start="0x8" />
        <Enum description="- 0.50%" name="REG1_ADJ_9" start="0x9" />
        <Enum description="- 0.75%" name="REG1_ADJ_10" start="0xA" />
        <Enum description="- 1.00%" name="REG1_ADJ_11" start="0xB" />
        <Enum description="- 1.25%" name="REG1_ADJ_12" start="0xC" />
        <Enum description="- 1.50%" name="REG1_ADJ_13" start="0xD" />
        <Enum description="- 1.75%" name="REG1_ADJ_14" start="0xE" />
        <Enum description="- 2.00%" name="REG1_ADJ_15" start="0xF" />
      </BitField>
      <BitField description="This field defines the target voltage for the SOC power domain" name="REG2_TARG" size="5" start="18">
        <Enum description="Power gated off" name="REG2_TARG_0" start="0" />
        <Enum description="Target core voltage = 0.725V" name="REG2_TARG_1" start="0x1" />
        <Enum description="Target core voltage = 0.750V" name="REG2_TARG_2" start="0x2" />
        <Enum description="Target core voltage = 0.775V" name="REG2_TARG_3" start="0x3" />
        <Enum description="Target core voltage = 1.100V" name="REG2_TARG_16" start="0x10" />
        <Enum description="Target core voltage = 1.450V" name="REG2_TARG_30" start="0x1E" />
        <Enum description="Power FET switched full on. No regulation." name="REG2_TARG_31" start="0x1F" />
      </BitField>
      <BitField description="This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register." name="REG2_ADJ" size="4" start="23">
        <Enum description="No adjustment" name="REG2_ADJ_0" start="0" />
        <Enum description="+ 0.25%" name="REG2_ADJ_1" start="0x1" />
        <Enum description="+ 0.50%" name="REG2_ADJ_2" start="0x2" />
        <Enum description="+ 0.75%" name="REG2_ADJ_3" start="0x3" />
        <Enum description="+ 1.00%" name="REG2_ADJ_4" start="0x4" />
        <Enum description="+ 1.25%" name="REG2_ADJ_5" start="0x5" />
        <Enum description="+ 1.50%" name="REG2_ADJ_6" start="0x6" />
        <Enum description="+ 1.75%" name="REG2_ADJ_7" start="0x7" />
        <Enum description="- 0.25%" name="REG2_ADJ_8" start="0x8" />
        <Enum description="- 0.50%" name="REG2_ADJ_9" start="0x9" />
        <Enum description="- 0.75%" name="REG2_ADJ_10" start="0xA" />
        <Enum description="- 1.00%" name="REG2_ADJ_11" start="0xB" />
        <Enum description="- 1.25%" name="REG2_ADJ_12" start="0xC" />
        <Enum description="- 1.50%" name="REG2_ADJ_13" start="0xD" />
        <Enum description="- 1.75%" name="REG2_ADJ_14" start="0xE" />
        <Enum description="- 2.00%" name="REG2_ADJ_15" start="0xF" />
      </BitField>
      <BitField description="Regulator voltage ramp rate." name="RAMP_RATE" size="2" start="27">
        <Enum description="Fast" name="RAMP_RATE_0" start="0" />
        <Enum description="Medium Fast" name="RAMP_RATE_1" start="0x1" />
        <Enum description="Medium Slow" name="RAMP_RATE_2" start="0x2" />
        <Enum description="Slow" name="RAMP_RATE_3" start="0x3" />
      </BitField>
      <BitField description="If set, increases the gate drive on power gating FETs to reduce leakage in the off state" name="FET_ODRIVE" size="1" start="29" />
    </Register>
    <Register access="Read/Write" description="Digital Regulator Core Register" name="PMU_REG_CORE_CLR" reset_mask="0xFFFFFFFF" reset_value="0x482012" size="4" start="+0x148">
      <BitField description="This field defines the target voltage for the Arm core power domain" name="REG0_TARG" size="5" start="0">
        <Enum description="Power gated off" name="REG0_TARG_0" start="0" />
        <Enum description="Target core voltage = 0.725V" name="REG0_TARG_1" start="0x1" />
        <Enum description="Target core voltage = 0.750V" name="REG0_TARG_2" start="0x2" />
        <Enum description="Target core voltage = 0.775V" name="REG0_TARG_3" start="0x3" />
        <Enum description="Target core voltage = 1.100V" name="REG0_TARG_16" start="0x10" />
        <Enum description="Target core voltage = 1.450V" name="REG0_TARG_30" start="0x1E" />
        <Enum description="Power FET switched full on. No regulation." name="REG0_TARG_31" start="0x1F" />
      </BitField>
      <BitField description="This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register." name="REG0_ADJ" size="4" start="5">
        <Enum description="No adjustment" name="REG0_ADJ_0" start="0" />
        <Enum description="+ 0.25%" name="REG0_ADJ_1" start="0x1" />
        <Enum description="+ 0.50%" name="REG0_ADJ_2" start="0x2" />
        <Enum description="+ 0.75%" name="REG0_ADJ_3" start="0x3" />
        <Enum description="+ 1.00%" name="REG0_ADJ_4" start="0x4" />
        <Enum description="+ 1.25%" name="REG0_ADJ_5" start="0x5" />
        <Enum description="+ 1.50%" name="REG0_ADJ_6" start="0x6" />
        <Enum description="+ 1.75%" name="REG0_ADJ_7" start="0x7" />
        <Enum description="- 0.25%" name="REG0_ADJ_8" start="0x8" />
        <Enum description="- 0.50%" name="REG0_ADJ_9" start="0x9" />
        <Enum description="- 0.75%" name="REG0_ADJ_10" start="0xA" />
        <Enum description="- 1.00%" name="REG0_ADJ_11" start="0xB" />
        <Enum description="- 1.25%" name="REG0_ADJ_12" start="0xC" />
        <Enum description="- 1.50%" name="REG0_ADJ_13" start="0xD" />
        <Enum description="- 1.75%" name="REG0_ADJ_14" start="0xE" />
        <Enum description="- 2.00%" name="REG0_ADJ_15" start="0xF" />
      </BitField>
      <BitField description="This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation." name="REG1_TARG" size="5" start="9">
        <Enum description="Power gated off" name="REG1_TARG_0" start="0" />
        <Enum description="Target core voltage = 0.725V" name="REG1_TARG_1" start="0x1" />
        <Enum description="Target core voltage = 0.750V" name="REG1_TARG_2" start="0x2" />
        <Enum description="Target core voltage = 0.775V" name="REG1_TARG_3" start="0x3" />
        <Enum description="Target core voltage = 1.100V" name="REG1_TARG_16" start="0x10" />
        <Enum description="Target core voltage = 1.450V" name="REG1_TARG_30" start="0x1E" />
        <Enum description="Power FET switched full on. No regulation." name="REG1_TARG_31" start="0x1F" />
      </BitField>
      <BitField description="This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register." name="REG1_ADJ" size="4" start="14">
        <Enum description="No adjustment" name="REG1_ADJ_0" start="0" />
        <Enum description="+ 0.25%" name="REG1_ADJ_1" start="0x1" />
        <Enum description="+ 0.50%" name="REG1_ADJ_2" start="0x2" />
        <Enum description="+ 0.75%" name="REG1_ADJ_3" start="0x3" />
        <Enum description="+ 1.00%" name="REG1_ADJ_4" start="0x4" />
        <Enum description="+ 1.25%" name="REG1_ADJ_5" start="0x5" />
        <Enum description="+ 1.50%" name="REG1_ADJ_6" start="0x6" />
        <Enum description="+ 1.75%" name="REG1_ADJ_7" start="0x7" />
        <Enum description="- 0.25%" name="REG1_ADJ_8" start="0x8" />
        <Enum description="- 0.50%" name="REG1_ADJ_9" start="0x9" />
        <Enum description="- 0.75%" name="REG1_ADJ_10" start="0xA" />
        <Enum description="- 1.00%" name="REG1_ADJ_11" start="0xB" />
        <Enum description="- 1.25%" name="REG1_ADJ_12" start="0xC" />
        <Enum description="- 1.50%" name="REG1_ADJ_13" start="0xD" />
        <Enum description="- 1.75%" name="REG1_ADJ_14" start="0xE" />
        <Enum description="- 2.00%" name="REG1_ADJ_15" start="0xF" />
      </BitField>
      <BitField description="This field defines the target voltage for the SOC power domain" name="REG2_TARG" size="5" start="18">
        <Enum description="Power gated off" name="REG2_TARG_0" start="0" />
        <Enum description="Target core voltage = 0.725V" name="REG2_TARG_1" start="0x1" />
        <Enum description="Target core voltage = 0.750V" name="REG2_TARG_2" start="0x2" />
        <Enum description="Target core voltage = 0.775V" name="REG2_TARG_3" start="0x3" />
        <Enum description="Target core voltage = 1.100V" name="REG2_TARG_16" start="0x10" />
        <Enum description="Target core voltage = 1.450V" name="REG2_TARG_30" start="0x1E" />
        <Enum description="Power FET switched full on. No regulation." name="REG2_TARG_31" start="0x1F" />
      </BitField>
      <BitField description="This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register." name="REG2_ADJ" size="4" start="23">
        <Enum description="No adjustment" name="REG2_ADJ_0" start="0" />
        <Enum description="+ 0.25%" name="REG2_ADJ_1" start="0x1" />
        <Enum description="+ 0.50%" name="REG2_ADJ_2" start="0x2" />
        <Enum description="+ 0.75%" name="REG2_ADJ_3" start="0x3" />
        <Enum description="+ 1.00%" name="REG2_ADJ_4" start="0x4" />
        <Enum description="+ 1.25%" name="REG2_ADJ_5" start="0x5" />
        <Enum description="+ 1.50%" name="REG2_ADJ_6" start="0x6" />
        <Enum description="+ 1.75%" name="REG2_ADJ_7" start="0x7" />
        <Enum description="- 0.25%" name="REG2_ADJ_8" start="0x8" />
        <Enum description="- 0.50%" name="REG2_ADJ_9" start="0x9" />
        <Enum description="- 0.75%" name="REG2_ADJ_10" start="0xA" />
        <Enum description="- 1.00%" name="REG2_ADJ_11" start="0xB" />
        <Enum description="- 1.25%" name="REG2_ADJ_12" start="0xC" />
        <Enum description="- 1.50%" name="REG2_ADJ_13" start="0xD" />
        <Enum description="- 1.75%" name="REG2_ADJ_14" start="0xE" />
        <Enum description="- 2.00%" name="REG2_ADJ_15" start="0xF" />
      </BitField>
      <BitField description="Regulator voltage ramp rate." name="RAMP_RATE" size="2" start="27">
        <Enum description="Fast" name="RAMP_RATE_0" start="0" />
        <Enum description="Medium Fast" name="RAMP_RATE_1" start="0x1" />
        <Enum description="Medium Slow" name="RAMP_RATE_2" start="0x2" />
        <Enum description="Slow" name="RAMP_RATE_3" start="0x3" />
      </BitField>
      <BitField description="If set, increases the gate drive on power gating FETs to reduce leakage in the off state" name="FET_ODRIVE" size="1" start="29" />
    </Register>
    <Register access="Read/Write" description="Digital Regulator Core Register" name="PMU_REG_CORE_TOG" reset_mask="0xFFFFFFFF" reset_value="0x482012" size="4" start="+0x14C">
      <BitField description="This field defines the target voltage for the Arm core power domain" name="REG0_TARG" size="5" start="0">
        <Enum description="Power gated off" name="REG0_TARG_0" start="0" />
        <Enum description="Target core voltage = 0.725V" name="REG0_TARG_1" start="0x1" />
        <Enum description="Target core voltage = 0.750V" name="REG0_TARG_2" start="0x2" />
        <Enum description="Target core voltage = 0.775V" name="REG0_TARG_3" start="0x3" />
        <Enum description="Target core voltage = 1.100V" name="REG0_TARG_16" start="0x10" />
        <Enum description="Target core voltage = 1.450V" name="REG0_TARG_30" start="0x1E" />
        <Enum description="Power FET switched full on. No regulation." name="REG0_TARG_31" start="0x1F" />
      </BitField>
      <BitField description="This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register." name="REG0_ADJ" size="4" start="5">
        <Enum description="No adjustment" name="REG0_ADJ_0" start="0" />
        <Enum description="+ 0.25%" name="REG0_ADJ_1" start="0x1" />
        <Enum description="+ 0.50%" name="REG0_ADJ_2" start="0x2" />
        <Enum description="+ 0.75%" name="REG0_ADJ_3" start="0x3" />
        <Enum description="+ 1.00%" name="REG0_ADJ_4" start="0x4" />
        <Enum description="+ 1.25%" name="REG0_ADJ_5" start="0x5" />
        <Enum description="+ 1.50%" name="REG0_ADJ_6" start="0x6" />
        <Enum description="+ 1.75%" name="REG0_ADJ_7" start="0x7" />
        <Enum description="- 0.25%" name="REG0_ADJ_8" start="0x8" />
        <Enum description="- 0.50%" name="REG0_ADJ_9" start="0x9" />
        <Enum description="- 0.75%" name="REG0_ADJ_10" start="0xA" />
        <Enum description="- 1.00%" name="REG0_ADJ_11" start="0xB" />
        <Enum description="- 1.25%" name="REG0_ADJ_12" start="0xC" />
        <Enum description="- 1.50%" name="REG0_ADJ_13" start="0xD" />
        <Enum description="- 1.75%" name="REG0_ADJ_14" start="0xE" />
        <Enum description="- 2.00%" name="REG0_ADJ_15" start="0xF" />
      </BitField>
      <BitField description="This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation." name="REG1_TARG" size="5" start="9">
        <Enum description="Power gated off" name="REG1_TARG_0" start="0" />
        <Enum description="Target core voltage = 0.725V" name="REG1_TARG_1" start="0x1" />
        <Enum description="Target core voltage = 0.750V" name="REG1_TARG_2" start="0x2" />
        <Enum description="Target core voltage = 0.775V" name="REG1_TARG_3" start="0x3" />
        <Enum description="Target core voltage = 1.100V" name="REG1_TARG_16" start="0x10" />
        <Enum description="Target core voltage = 1.450V" name="REG1_TARG_30" start="0x1E" />
        <Enum description="Power FET switched full on. No regulation." name="REG1_TARG_31" start="0x1F" />
      </BitField>
      <BitField description="This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register." name="REG1_ADJ" size="4" start="14">
        <Enum description="No adjustment" name="REG1_ADJ_0" start="0" />
        <Enum description="+ 0.25%" name="REG1_ADJ_1" start="0x1" />
        <Enum description="+ 0.50%" name="REG1_ADJ_2" start="0x2" />
        <Enum description="+ 0.75%" name="REG1_ADJ_3" start="0x3" />
        <Enum description="+ 1.00%" name="REG1_ADJ_4" start="0x4" />
        <Enum description="+ 1.25%" name="REG1_ADJ_5" start="0x5" />
        <Enum description="+ 1.50%" name="REG1_ADJ_6" start="0x6" />
        <Enum description="+ 1.75%" name="REG1_ADJ_7" start="0x7" />
        <Enum description="- 0.25%" name="REG1_ADJ_8" start="0x8" />
        <Enum description="- 0.50%" name="REG1_ADJ_9" start="0x9" />
        <Enum description="- 0.75%" name="REG1_ADJ_10" start="0xA" />
        <Enum description="- 1.00%" name="REG1_ADJ_11" start="0xB" />
        <Enum description="- 1.25%" name="REG1_ADJ_12" start="0xC" />
        <Enum description="- 1.50%" name="REG1_ADJ_13" start="0xD" />
        <Enum description="- 1.75%" name="REG1_ADJ_14" start="0xE" />
        <Enum description="- 2.00%" name="REG1_ADJ_15" start="0xF" />
      </BitField>
      <BitField description="This field defines the target voltage for the SOC power domain" name="REG2_TARG" size="5" start="18">
        <Enum description="Power gated off" name="REG2_TARG_0" start="0" />
        <Enum description="Target core voltage = 0.725V" name="REG2_TARG_1" start="0x1" />
        <Enum description="Target core voltage = 0.750V" name="REG2_TARG_2" start="0x2" />
        <Enum description="Target core voltage = 0.775V" name="REG2_TARG_3" start="0x3" />
        <Enum description="Target core voltage = 1.100V" name="REG2_TARG_16" start="0x10" />
        <Enum description="Target core voltage = 1.450V" name="REG2_TARG_30" start="0x1E" />
        <Enum description="Power FET switched full on. No regulation." name="REG2_TARG_31" start="0x1F" />
      </BitField>
      <BitField description="This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register." name="REG2_ADJ" size="4" start="23">
        <Enum description="No adjustment" name="REG2_ADJ_0" start="0" />
        <Enum description="+ 0.25%" name="REG2_ADJ_1" start="0x1" />
        <Enum description="+ 0.50%" name="REG2_ADJ_2" start="0x2" />
        <Enum description="+ 0.75%" name="REG2_ADJ_3" start="0x3" />
        <Enum description="+ 1.00%" name="REG2_ADJ_4" start="0x4" />
        <Enum description="+ 1.25%" name="REG2_ADJ_5" start="0x5" />
        <Enum description="+ 1.50%" name="REG2_ADJ_6" start="0x6" />
        <Enum description="+ 1.75%" name="REG2_ADJ_7" start="0x7" />
        <Enum description="- 0.25%" name="REG2_ADJ_8" start="0x8" />
        <Enum description="- 0.50%" name="REG2_ADJ_9" start="0x9" />
        <Enum description="- 0.75%" name="REG2_ADJ_10" start="0xA" />
        <Enum description="- 1.00%" name="REG2_ADJ_11" start="0xB" />
        <Enum description="- 1.25%" name="REG2_ADJ_12" start="0xC" />
        <Enum description="- 1.50%" name="REG2_ADJ_13" start="0xD" />
        <Enum description="- 1.75%" name="REG2_ADJ_14" start="0xE" />
        <Enum description="- 2.00%" name="REG2_ADJ_15" start="0xF" />
      </BitField>
      <BitField description="Regulator voltage ramp rate." name="RAMP_RATE" size="2" start="27">
        <Enum description="Fast" name="RAMP_RATE_0" start="0" />
        <Enum description="Medium Fast" name="RAMP_RATE_1" start="0x1" />
        <Enum description="Medium Slow" name="RAMP_RATE_2" start="0x2" />
        <Enum description="Slow" name="RAMP_RATE_3" start="0x3" />
      </BitField>
      <BitField description="If set, increases the gate drive on power gating FETs to reduce leakage in the off state" name="FET_ODRIVE" size="1" start="29" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 0" name="PMU_MISC0" reset_mask="0xFFFFFFFF" reset_value="0x4000000" size="4" start="+0x150">
      <BitField description="Control bit to power-down the analog bandgap reference circuitry" name="REFTOP_PWD" size="1" start="0" />
      <BitField description="Control bit to power down the VBG-up detection circuitry in the analog bandgap." name="REFTOP_PWDVBGUP" size="1" start="1" />
      <BitField description="Control bit to enable the low-power mode in the analog bandgap." name="REFTOP_LOWPOWER" size="1" start="2" />
      <BitField description="Control bit to disable the self-bias circuit in the analog bandgap" name="REFTOP_SELFBIASOFF" size="1" start="3">
        <Enum description="Uses coarse bias currents for startup" name="REFTOP_SELFBIASOFF_0" start="0" />
        <Enum description="Uses bandgap-based bias currents for best performance." name="REFTOP_SELFBIASOFF_1" start="0x1" />
      </BitField>
      <BitField description="no description available" name="REFTOP_VBGADJ" size="3" start="4">
        <Enum description="Nominal VBG" name="REFTOP_VBGADJ_0" start="0" />
        <Enum description="VBG+0.78%" name="REFTOP_VBGADJ_1" start="0x1" />
        <Enum description="VBG+1.56%" name="REFTOP_VBGADJ_2" start="0x2" />
        <Enum description="VBG+2.34%" name="REFTOP_VBGADJ_3" start="0x3" />
        <Enum description="VBG-0.78%" name="REFTOP_VBGADJ_4" start="0x4" />
        <Enum description="VBG-1.56%" name="REFTOP_VBGADJ_5" start="0x5" />
        <Enum description="VBG-2.34%" name="REFTOP_VBGADJ_6" start="0x6" />
        <Enum description="VBG-3.12%" name="REFTOP_VBGADJ_7" start="0x7" />
      </BitField>
      <BitField description="Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable." name="REFTOP_VBGUP" size="1" start="7" />
      <BitField description="Configure the analog behavior in stop mode." name="STOP_MODE_CONFIG" size="2" start="10">
        <Enum description="SUSPEND (DSM)" name="STOP_MODE_CONFIG_0" start="0" />
        <Enum description="Analog regulators are ON." name="STANDBY" start="0x1" />
        <Enum description="STOP (lower power)" name="STOP_MODE_CONFIG_2" start="0x2" />
        <Enum description="STOP (very lower power)" name="STOP_MODE_CONFIG_3" start="0x3" />
      </BitField>
      <BitField description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN." name="DISCON_HIGH_SNVS" size="1" start="12">
        <Enum description="Turn on the switch" name="DISCON_HIGH_SNVS_0" start="0" />
        <Enum description="Turn off the switch" name="DISCON_HIGH_SNVS_1" start="0x1" />
      </BitField>
      <BitField description="This field determines the bias current in the 24MHz oscillator" name="OSC_I" size="2" start="13">
        <Enum description="Nominal" name="NOMINAL" start="0" />
        <Enum description="Decrease current by 12.5%" name="MINUS_12_5_PERCENT" start="0x1" />
        <Enum description="Decrease current by 25.0%" name="MINUS_25_PERCENT" start="0x2" />
        <Enum description="Decrease current by 37.5%" name="MINUS_37_5_PERCENT" start="0x3" />
      </BitField>
      <BitField description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" name="OSC_XTALOK" size="1" start="15" />
      <BitField description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" name="OSC_XTALOK_EN" size="1" start="16" />
      <BitField description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block" name="CLKGATE_CTRL" size="1" start="25">
        <Enum description="Allow the logic to automatically gate the clock when the XTAL is powered down." name="ALLOW_AUTO_GATE" start="0" />
        <Enum description="Prevent the logic from ever gating off the clock." name="NO_AUTO_GATE" start="0x1" />
      </BitField>
      <BitField description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block" name="CLKGATE_DELAY" size="3" start="26">
        <Enum description="0.5ms" name="CLKGATE_DELAY_0" start="0" />
        <Enum description="1.0ms" name="CLKGATE_DELAY_1" start="0x1" />
        <Enum description="2.0ms" name="CLKGATE_DELAY_2" start="0x2" />
        <Enum description="3.0ms" name="CLKGATE_DELAY_3" start="0x3" />
        <Enum description="4.0ms" name="CLKGATE_DELAY_4" start="0x4" />
        <Enum description="5.0ms" name="CLKGATE_DELAY_5" start="0x5" />
        <Enum description="6.0ms" name="CLKGATE_DELAY_6" start="0x6" />
        <Enum description="7.0ms" name="CLKGATE_DELAY_7" start="0x7" />
      </BitField>
      <BitField description="This field indicates which chip source is being used for the rtc clock." name="RTC_XTAL_SOURCE" size="1" start="29">
        <Enum description="Internal ring oscillator" name="RTC_XTAL_SOURCE_0" start="0" />
        <Enum description="RTC_XTAL" name="RTC_XTAL_SOURCE_1" start="0x1" />
      </BitField>
      <BitField description="This field powers down the 24M crystal oscillator if set true." name="XTAL_24M_PWD" size="1" start="30" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 0" name="PMU_MISC0_SET" reset_mask="0xFFFFFFFF" reset_value="0x4000000" size="4" start="+0x154">
      <BitField description="Control bit to power-down the analog bandgap reference circuitry" name="REFTOP_PWD" size="1" start="0" />
      <BitField description="Control bit to power down the VBG-up detection circuitry in the analog bandgap." name="REFTOP_PWDVBGUP" size="1" start="1" />
      <BitField description="Control bit to enable the low-power mode in the analog bandgap." name="REFTOP_LOWPOWER" size="1" start="2" />
      <BitField description="Control bit to disable the self-bias circuit in the analog bandgap" name="REFTOP_SELFBIASOFF" size="1" start="3">
        <Enum description="Uses coarse bias currents for startup" name="REFTOP_SELFBIASOFF_0" start="0" />
        <Enum description="Uses bandgap-based bias currents for best performance." name="REFTOP_SELFBIASOFF_1" start="0x1" />
      </BitField>
      <BitField description="no description available" name="REFTOP_VBGADJ" size="3" start="4">
        <Enum description="Nominal VBG" name="REFTOP_VBGADJ_0" start="0" />
        <Enum description="VBG+0.78%" name="REFTOP_VBGADJ_1" start="0x1" />
        <Enum description="VBG+1.56%" name="REFTOP_VBGADJ_2" start="0x2" />
        <Enum description="VBG+2.34%" name="REFTOP_VBGADJ_3" start="0x3" />
        <Enum description="VBG-0.78%" name="REFTOP_VBGADJ_4" start="0x4" />
        <Enum description="VBG-1.56%" name="REFTOP_VBGADJ_5" start="0x5" />
        <Enum description="VBG-2.34%" name="REFTOP_VBGADJ_6" start="0x6" />
        <Enum description="VBG-3.12%" name="REFTOP_VBGADJ_7" start="0x7" />
      </BitField>
      <BitField description="Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable." name="REFTOP_VBGUP" size="1" start="7" />
      <BitField description="Configure the analog behavior in stop mode." name="STOP_MODE_CONFIG" size="2" start="10">
        <Enum description="SUSPEND (DSM)" name="STOP_MODE_CONFIG_0" start="0" />
        <Enum description="Analog regulators are ON." name="STANDBY" start="0x1" />
        <Enum description="STOP (lower power)" name="STOP_MODE_CONFIG_2" start="0x2" />
        <Enum description="STOP (very lower power)" name="STOP_MODE_CONFIG_3" start="0x3" />
      </BitField>
      <BitField description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN." name="DISCON_HIGH_SNVS" size="1" start="12">
        <Enum description="Turn on the switch" name="DISCON_HIGH_SNVS_0" start="0" />
        <Enum description="Turn off the switch" name="DISCON_HIGH_SNVS_1" start="0x1" />
      </BitField>
      <BitField description="This field determines the bias current in the 24MHz oscillator" name="OSC_I" size="2" start="13">
        <Enum description="Nominal" name="NOMINAL" start="0" />
        <Enum description="Decrease current by 12.5%" name="MINUS_12_5_PERCENT" start="0x1" />
        <Enum description="Decrease current by 25.0%" name="MINUS_25_PERCENT" start="0x2" />
        <Enum description="Decrease current by 37.5%" name="MINUS_37_5_PERCENT" start="0x3" />
      </BitField>
      <BitField description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" name="OSC_XTALOK" size="1" start="15" />
      <BitField description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" name="OSC_XTALOK_EN" size="1" start="16" />
      <BitField description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block" name="CLKGATE_CTRL" size="1" start="25">
        <Enum description="Allow the logic to automatically gate the clock when the XTAL is powered down." name="ALLOW_AUTO_GATE" start="0" />
        <Enum description="Prevent the logic from ever gating off the clock." name="NO_AUTO_GATE" start="0x1" />
      </BitField>
      <BitField description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block" name="CLKGATE_DELAY" size="3" start="26">
        <Enum description="0.5ms" name="CLKGATE_DELAY_0" start="0" />
        <Enum description="1.0ms" name="CLKGATE_DELAY_1" start="0x1" />
        <Enum description="2.0ms" name="CLKGATE_DELAY_2" start="0x2" />
        <Enum description="3.0ms" name="CLKGATE_DELAY_3" start="0x3" />
        <Enum description="4.0ms" name="CLKGATE_DELAY_4" start="0x4" />
        <Enum description="5.0ms" name="CLKGATE_DELAY_5" start="0x5" />
        <Enum description="6.0ms" name="CLKGATE_DELAY_6" start="0x6" />
        <Enum description="7.0ms" name="CLKGATE_DELAY_7" start="0x7" />
      </BitField>
      <BitField description="This field indicates which chip source is being used for the rtc clock." name="RTC_XTAL_SOURCE" size="1" start="29">
        <Enum description="Internal ring oscillator" name="RTC_XTAL_SOURCE_0" start="0" />
        <Enum description="RTC_XTAL" name="RTC_XTAL_SOURCE_1" start="0x1" />
      </BitField>
      <BitField description="This field powers down the 24M crystal oscillator if set true." name="XTAL_24M_PWD" size="1" start="30" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 0" name="PMU_MISC0_CLR" reset_mask="0xFFFFFFFF" reset_value="0x4000000" size="4" start="+0x158">
      <BitField description="Control bit to power-down the analog bandgap reference circuitry" name="REFTOP_PWD" size="1" start="0" />
      <BitField description="Control bit to power down the VBG-up detection circuitry in the analog bandgap." name="REFTOP_PWDVBGUP" size="1" start="1" />
      <BitField description="Control bit to enable the low-power mode in the analog bandgap." name="REFTOP_LOWPOWER" size="1" start="2" />
      <BitField description="Control bit to disable the self-bias circuit in the analog bandgap" name="REFTOP_SELFBIASOFF" size="1" start="3">
        <Enum description="Uses coarse bias currents for startup" name="REFTOP_SELFBIASOFF_0" start="0" />
        <Enum description="Uses bandgap-based bias currents for best performance." name="REFTOP_SELFBIASOFF_1" start="0x1" />
      </BitField>
      <BitField description="no description available" name="REFTOP_VBGADJ" size="3" start="4">
        <Enum description="Nominal VBG" name="REFTOP_VBGADJ_0" start="0" />
        <Enum description="VBG+0.78%" name="REFTOP_VBGADJ_1" start="0x1" />
        <Enum description="VBG+1.56%" name="REFTOP_VBGADJ_2" start="0x2" />
        <Enum description="VBG+2.34%" name="REFTOP_VBGADJ_3" start="0x3" />
        <Enum description="VBG-0.78%" name="REFTOP_VBGADJ_4" start="0x4" />
        <Enum description="VBG-1.56%" name="REFTOP_VBGADJ_5" start="0x5" />
        <Enum description="VBG-2.34%" name="REFTOP_VBGADJ_6" start="0x6" />
        <Enum description="VBG-3.12%" name="REFTOP_VBGADJ_7" start="0x7" />
      </BitField>
      <BitField description="Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable." name="REFTOP_VBGUP" size="1" start="7" />
      <BitField description="Configure the analog behavior in stop mode." name="STOP_MODE_CONFIG" size="2" start="10">
        <Enum description="SUSPEND (DSM)" name="STOP_MODE_CONFIG_0" start="0" />
        <Enum description="Analog regulators are ON." name="STANDBY" start="0x1" />
        <Enum description="STOP (lower power)" name="STOP_MODE_CONFIG_2" start="0x2" />
        <Enum description="STOP (very lower power)" name="STOP_MODE_CONFIG_3" start="0x3" />
      </BitField>
      <BitField description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN." name="DISCON_HIGH_SNVS" size="1" start="12">
        <Enum description="Turn on the switch" name="DISCON_HIGH_SNVS_0" start="0" />
        <Enum description="Turn off the switch" name="DISCON_HIGH_SNVS_1" start="0x1" />
      </BitField>
      <BitField description="This field determines the bias current in the 24MHz oscillator" name="OSC_I" size="2" start="13">
        <Enum description="Nominal" name="NOMINAL" start="0" />
        <Enum description="Decrease current by 12.5%" name="MINUS_12_5_PERCENT" start="0x1" />
        <Enum description="Decrease current by 25.0%" name="MINUS_25_PERCENT" start="0x2" />
        <Enum description="Decrease current by 37.5%" name="MINUS_37_5_PERCENT" start="0x3" />
      </BitField>
      <BitField description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" name="OSC_XTALOK" size="1" start="15" />
      <BitField description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" name="OSC_XTALOK_EN" size="1" start="16" />
      <BitField description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block" name="CLKGATE_CTRL" size="1" start="25">
        <Enum description="Allow the logic to automatically gate the clock when the XTAL is powered down." name="ALLOW_AUTO_GATE" start="0" />
        <Enum description="Prevent the logic from ever gating off the clock." name="NO_AUTO_GATE" start="0x1" />
      </BitField>
      <BitField description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block" name="CLKGATE_DELAY" size="3" start="26">
        <Enum description="0.5ms" name="CLKGATE_DELAY_0" start="0" />
        <Enum description="1.0ms" name="CLKGATE_DELAY_1" start="0x1" />
        <Enum description="2.0ms" name="CLKGATE_DELAY_2" start="0x2" />
        <Enum description="3.0ms" name="CLKGATE_DELAY_3" start="0x3" />
        <Enum description="4.0ms" name="CLKGATE_DELAY_4" start="0x4" />
        <Enum description="5.0ms" name="CLKGATE_DELAY_5" start="0x5" />
        <Enum description="6.0ms" name="CLKGATE_DELAY_6" start="0x6" />
        <Enum description="7.0ms" name="CLKGATE_DELAY_7" start="0x7" />
      </BitField>
      <BitField description="This field indicates which chip source is being used for the rtc clock." name="RTC_XTAL_SOURCE" size="1" start="29">
        <Enum description="Internal ring oscillator" name="RTC_XTAL_SOURCE_0" start="0" />
        <Enum description="RTC_XTAL" name="RTC_XTAL_SOURCE_1" start="0x1" />
      </BitField>
      <BitField description="This field powers down the 24M crystal oscillator if set true." name="XTAL_24M_PWD" size="1" start="30" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 0" name="PMU_MISC0_TOG" reset_mask="0xFFFFFFFF" reset_value="0x4000000" size="4" start="+0x15C">
      <BitField description="Control bit to power-down the analog bandgap reference circuitry" name="REFTOP_PWD" size="1" start="0" />
      <BitField description="Control bit to power down the VBG-up detection circuitry in the analog bandgap." name="REFTOP_PWDVBGUP" size="1" start="1" />
      <BitField description="Control bit to enable the low-power mode in the analog bandgap." name="REFTOP_LOWPOWER" size="1" start="2" />
      <BitField description="Control bit to disable the self-bias circuit in the analog bandgap" name="REFTOP_SELFBIASOFF" size="1" start="3">
        <Enum description="Uses coarse bias currents for startup" name="REFTOP_SELFBIASOFF_0" start="0" />
        <Enum description="Uses bandgap-based bias currents for best performance." name="REFTOP_SELFBIASOFF_1" start="0x1" />
      </BitField>
      <BitField description="no description available" name="REFTOP_VBGADJ" size="3" start="4">
        <Enum description="Nominal VBG" name="REFTOP_VBGADJ_0" start="0" />
        <Enum description="VBG+0.78%" name="REFTOP_VBGADJ_1" start="0x1" />
        <Enum description="VBG+1.56%" name="REFTOP_VBGADJ_2" start="0x2" />
        <Enum description="VBG+2.34%" name="REFTOP_VBGADJ_3" start="0x3" />
        <Enum description="VBG-0.78%" name="REFTOP_VBGADJ_4" start="0x4" />
        <Enum description="VBG-1.56%" name="REFTOP_VBGADJ_5" start="0x5" />
        <Enum description="VBG-2.34%" name="REFTOP_VBGADJ_6" start="0x6" />
        <Enum description="VBG-3.12%" name="REFTOP_VBGADJ_7" start="0x7" />
      </BitField>
      <BitField description="Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable." name="REFTOP_VBGUP" size="1" start="7" />
      <BitField description="Configure the analog behavior in stop mode." name="STOP_MODE_CONFIG" size="2" start="10">
        <Enum description="SUSPEND (DSM)" name="STOP_MODE_CONFIG_0" start="0" />
        <Enum description="Analog regulators are ON." name="STANDBY" start="0x1" />
        <Enum description="STOP (lower power)" name="STOP_MODE_CONFIG_2" start="0x2" />
        <Enum description="STOP (very lower power)" name="STOP_MODE_CONFIG_3" start="0x3" />
      </BitField>
      <BitField description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN." name="DISCON_HIGH_SNVS" size="1" start="12">
        <Enum description="Turn on the switch" name="DISCON_HIGH_SNVS_0" start="0" />
        <Enum description="Turn off the switch" name="DISCON_HIGH_SNVS_1" start="0x1" />
      </BitField>
      <BitField description="This field determines the bias current in the 24MHz oscillator" name="OSC_I" size="2" start="13">
        <Enum description="Nominal" name="NOMINAL" start="0" />
        <Enum description="Decrease current by 12.5%" name="MINUS_12_5_PERCENT" start="0x1" />
        <Enum description="Decrease current by 25.0%" name="MINUS_25_PERCENT" start="0x2" />
        <Enum description="Decrease current by 37.5%" name="MINUS_37_5_PERCENT" start="0x3" />
      </BitField>
      <BitField description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" name="OSC_XTALOK" size="1" start="15" />
      <BitField description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" name="OSC_XTALOK_EN" size="1" start="16" />
      <BitField description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block" name="CLKGATE_CTRL" size="1" start="25">
        <Enum description="Allow the logic to automatically gate the clock when the XTAL is powered down." name="ALLOW_AUTO_GATE" start="0" />
        <Enum description="Prevent the logic from ever gating off the clock." name="NO_AUTO_GATE" start="0x1" />
      </BitField>
      <BitField description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block" name="CLKGATE_DELAY" size="3" start="26">
        <Enum description="0.5ms" name="CLKGATE_DELAY_0" start="0" />
        <Enum description="1.0ms" name="CLKGATE_DELAY_1" start="0x1" />
        <Enum description="2.0ms" name="CLKGATE_DELAY_2" start="0x2" />
        <Enum description="3.0ms" name="CLKGATE_DELAY_3" start="0x3" />
        <Enum description="4.0ms" name="CLKGATE_DELAY_4" start="0x4" />
        <Enum description="5.0ms" name="CLKGATE_DELAY_5" start="0x5" />
        <Enum description="6.0ms" name="CLKGATE_DELAY_6" start="0x6" />
        <Enum description="7.0ms" name="CLKGATE_DELAY_7" start="0x7" />
      </BitField>
      <BitField description="This field indicates which chip source is being used for the rtc clock." name="RTC_XTAL_SOURCE" size="1" start="29">
        <Enum description="Internal ring oscillator" name="RTC_XTAL_SOURCE_0" start="0" />
        <Enum description="RTC_XTAL" name="RTC_XTAL_SOURCE_1" start="0x1" />
      </BitField>
      <BitField description="This field powers down the 24M crystal oscillator if set true." name="XTAL_24M_PWD" size="1" start="30" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 1" name="PMU_MISC1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x160">
      <BitField description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" name="PFD_480_AUTOGATE_EN" size="1" start="16" />
      <BitField description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" name="PFD_528_AUTOGATE_EN" size="1" start="17" />
      <BitField description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" name="IRQ_TEMPPANIC" size="1" start="27" />
      <BitField description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" name="IRQ_TEMPLOW" size="1" start="28" />
      <BitField description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" name="IRQ_TEMPHIGH" size="1" start="29" />
      <BitField description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" name="IRQ_ANA_BO" size="1" start="30" />
      <BitField description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" name="IRQ_DIG_BO" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 1" name="PMU_MISC1_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x164">
      <BitField description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" name="PFD_480_AUTOGATE_EN" size="1" start="16" />
      <BitField description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" name="PFD_528_AUTOGATE_EN" size="1" start="17" />
      <BitField description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" name="IRQ_TEMPPANIC" size="1" start="27" />
      <BitField description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" name="IRQ_TEMPLOW" size="1" start="28" />
      <BitField description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" name="IRQ_TEMPHIGH" size="1" start="29" />
      <BitField description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" name="IRQ_ANA_BO" size="1" start="30" />
      <BitField description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" name="IRQ_DIG_BO" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 1" name="PMU_MISC1_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x168">
      <BitField description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" name="PFD_480_AUTOGATE_EN" size="1" start="16" />
      <BitField description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" name="PFD_528_AUTOGATE_EN" size="1" start="17" />
      <BitField description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" name="IRQ_TEMPPANIC" size="1" start="27" />
      <BitField description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" name="IRQ_TEMPLOW" size="1" start="28" />
      <BitField description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" name="IRQ_TEMPHIGH" size="1" start="29" />
      <BitField description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" name="IRQ_ANA_BO" size="1" start="30" />
      <BitField description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" name="IRQ_DIG_BO" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 1" name="PMU_MISC1_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x16C">
      <BitField description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" name="PFD_480_AUTOGATE_EN" size="1" start="16" />
      <BitField description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" name="PFD_528_AUTOGATE_EN" size="1" start="17" />
      <BitField description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" name="IRQ_TEMPPANIC" size="1" start="27" />
      <BitField description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" name="IRQ_TEMPLOW" size="1" start="28" />
      <BitField description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" name="IRQ_TEMPHIGH" size="1" start="29" />
      <BitField description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" name="IRQ_ANA_BO" size="1" start="30" />
      <BitField description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" name="IRQ_DIG_BO" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Miscellaneous Control Register" name="PMU_MISC2" reset_mask="0xFFFFFFFF" reset_value="0x272727" size="4" start="+0x170">
      <BitField description="This field defines the brown out voltage offset for the CORE power domain" name="REG0_BO_OFFSET" size="3" start="0">
        <Enum description="Brownout offset = 0.100V" name="REG0_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG0_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg0 brownout status bit." name="REG0_BO_STATUS" size="1" start="3">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG0_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection." name="REG0_ENABLE_BO" size="1" start="5" />
      <BitField description="Default value of &quot;0&quot;" name="PLL3_disable" size="1" start="7" />
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG1_BO_OFFSET" size="3" start="8">
        <Enum description="Brownout offset = 0.100V" name="REG1_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG1_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg1 brownout status bit." name="REG1_BO_STATUS" size="1" start="11">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG1_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection." name="REG1_ENABLE_BO" size="1" start="13" />
      <BitField description="LSB of Post-divider for Audio PLL" name="AUDIO_DIV_LSB" size="1" start="15">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_LSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_LSB_1" start="0x1" />
      </BitField>
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG2_BO_OFFSET" size="3" start="16">
        <Enum description="Brownout offset = 0.100V" name="REG2_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG2_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg2 brownout status bit." name="REG2_BO_STATUS" size="1" start="19" />
      <BitField description="Enables the brownout detection." name="REG2_ENABLE_BO" size="1" start="21" />
      <BitField description="Signals that the voltage is above the brownout level for the SOC supply" name="REG2_OK" size="1" start="22" />
      <BitField description="MSB of Post-divider for Audio PLL" name="AUDIO_DIV_MSB" size="1" start="23">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_MSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_MSB_1" start="0x1" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock)." name="REG0_STEP_TIME" size="2" start="24">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock)." name="REG1_STEP_TIME" size="2" start="26">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock)." name="REG2_STEP_TIME" size="2" start="28">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Miscellaneous Control Register" name="PMU_MISC2_SET" reset_mask="0xFFFFFFFF" reset_value="0x272727" size="4" start="+0x174">
      <BitField description="This field defines the brown out voltage offset for the CORE power domain" name="REG0_BO_OFFSET" size="3" start="0">
        <Enum description="Brownout offset = 0.100V" name="REG0_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG0_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg0 brownout status bit." name="REG0_BO_STATUS" size="1" start="3">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG0_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection." name="REG0_ENABLE_BO" size="1" start="5" />
      <BitField description="Default value of &quot;0&quot;" name="PLL3_disable" size="1" start="7" />
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG1_BO_OFFSET" size="3" start="8">
        <Enum description="Brownout offset = 0.100V" name="REG1_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG1_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg1 brownout status bit." name="REG1_BO_STATUS" size="1" start="11">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG1_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection." name="REG1_ENABLE_BO" size="1" start="13" />
      <BitField description="LSB of Post-divider for Audio PLL" name="AUDIO_DIV_LSB" size="1" start="15">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_LSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_LSB_1" start="0x1" />
      </BitField>
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG2_BO_OFFSET" size="3" start="16">
        <Enum description="Brownout offset = 0.100V" name="REG2_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG2_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg2 brownout status bit." name="REG2_BO_STATUS" size="1" start="19" />
      <BitField description="Enables the brownout detection." name="REG2_ENABLE_BO" size="1" start="21" />
      <BitField description="Signals that the voltage is above the brownout level for the SOC supply" name="REG2_OK" size="1" start="22" />
      <BitField description="MSB of Post-divider for Audio PLL" name="AUDIO_DIV_MSB" size="1" start="23">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_MSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_MSB_1" start="0x1" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock)." name="REG0_STEP_TIME" size="2" start="24">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock)." name="REG1_STEP_TIME" size="2" start="26">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock)." name="REG2_STEP_TIME" size="2" start="28">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Miscellaneous Control Register" name="PMU_MISC2_CLR" reset_mask="0xFFFFFFFF" reset_value="0x272727" size="4" start="+0x178">
      <BitField description="This field defines the brown out voltage offset for the CORE power domain" name="REG0_BO_OFFSET" size="3" start="0">
        <Enum description="Brownout offset = 0.100V" name="REG0_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG0_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg0 brownout status bit." name="REG0_BO_STATUS" size="1" start="3">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG0_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection." name="REG0_ENABLE_BO" size="1" start="5" />
      <BitField description="Default value of &quot;0&quot;" name="PLL3_disable" size="1" start="7" />
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG1_BO_OFFSET" size="3" start="8">
        <Enum description="Brownout offset = 0.100V" name="REG1_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG1_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg1 brownout status bit." name="REG1_BO_STATUS" size="1" start="11">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG1_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection." name="REG1_ENABLE_BO" size="1" start="13" />
      <BitField description="LSB of Post-divider for Audio PLL" name="AUDIO_DIV_LSB" size="1" start="15">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_LSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_LSB_1" start="0x1" />
      </BitField>
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG2_BO_OFFSET" size="3" start="16">
        <Enum description="Brownout offset = 0.100V" name="REG2_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG2_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg2 brownout status bit." name="REG2_BO_STATUS" size="1" start="19" />
      <BitField description="Enables the brownout detection." name="REG2_ENABLE_BO" size="1" start="21" />
      <BitField description="Signals that the voltage is above the brownout level for the SOC supply" name="REG2_OK" size="1" start="22" />
      <BitField description="MSB of Post-divider for Audio PLL" name="AUDIO_DIV_MSB" size="1" start="23">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_MSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_MSB_1" start="0x1" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock)." name="REG0_STEP_TIME" size="2" start="24">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock)." name="REG1_STEP_TIME" size="2" start="26">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock)." name="REG2_STEP_TIME" size="2" start="28">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Miscellaneous Control Register" name="PMU_MISC2_TOG" reset_mask="0xFFFFFFFF" reset_value="0x272727" size="4" start="+0x17C">
      <BitField description="This field defines the brown out voltage offset for the CORE power domain" name="REG0_BO_OFFSET" size="3" start="0">
        <Enum description="Brownout offset = 0.100V" name="REG0_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG0_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg0 brownout status bit." name="REG0_BO_STATUS" size="1" start="3">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG0_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection." name="REG0_ENABLE_BO" size="1" start="5" />
      <BitField description="Default value of &quot;0&quot;" name="PLL3_disable" size="1" start="7" />
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG1_BO_OFFSET" size="3" start="8">
        <Enum description="Brownout offset = 0.100V" name="REG1_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG1_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg1 brownout status bit." name="REG1_BO_STATUS" size="1" start="11">
        <Enum description="Brownout, supply is below target minus brownout offset." name="REG1_BO_STATUS_1" start="0x1" />
      </BitField>
      <BitField description="Enables the brownout detection." name="REG1_ENABLE_BO" size="1" start="13" />
      <BitField description="LSB of Post-divider for Audio PLL" name="AUDIO_DIV_LSB" size="1" start="15">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_LSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_LSB_1" start="0x1" />
      </BitField>
      <BitField description="This field defines the brown out voltage offset for the xPU power domain" name="REG2_BO_OFFSET" size="3" start="16">
        <Enum description="Brownout offset = 0.100V" name="REG2_BO_OFFSET_4" start="0x4" />
        <Enum description="Brownout offset = 0.175V" name="REG2_BO_OFFSET_7" start="0x7" />
      </BitField>
      <BitField description="Reg2 brownout status bit." name="REG2_BO_STATUS" size="1" start="19" />
      <BitField description="Enables the brownout detection." name="REG2_ENABLE_BO" size="1" start="21" />
      <BitField description="Signals that the voltage is above the brownout level for the SOC supply" name="REG2_OK" size="1" start="22" />
      <BitField description="MSB of Post-divider for Audio PLL" name="AUDIO_DIV_MSB" size="1" start="23">
        <Enum description="divide by 1 (Default)" name="AUDIO_DIV_MSB_0" start="0" />
        <Enum description="divide by 2" name="AUDIO_DIV_MSB_1" start="0x1" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock)." name="REG0_STEP_TIME" size="2" start="24">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock)." name="REG1_STEP_TIME" size="2" start="26">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
      <BitField description="Number of clock periods (24MHz clock)." name="REG2_STEP_TIME" size="2" start="28">
        <Enum description="64" name="64_CLOCKS" start="0" />
        <Enum description="128" name="128_CLOCKS" start="0x1" />
        <Enum description="256" name="256_CLOCKS" start="0x2" />
        <Enum description="512" name="512_CLOCKS" start="0x3" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="Temperature Monitor" name="TEMPMON" start="0x400D8000">
    <Register access="Read/Write" description="Tempsensor Control Register 0" name="TEMPMON_TEMPSENSE0" reset_mask="0xFFFFFFFF" reset_value="0x1" size="4" start="+0x180">
      <BitField description="This bit powers down the temperature sensor." name="POWER_DOWN" size="1" start="0">
        <Enum description="Enable power to the temperature sensor." name="POWER_UP" start="0" />
        <Enum description="Power down the temperature sensor." name="POWER_DOWN" start="0x1" />
      </BitField>
      <BitField description="Starts the measurement process" name="MEASURE_TEMP" size="1" start="1">
        <Enum description="Do not start the measurement process." name="STOP" start="0" />
        <Enum description="Start the measurement process." name="START" start="0x1" />
      </BitField>
      <BitField description="Indicates that the latest temp is valid" name="FINISHED" size="1" start="2">
        <Enum description="Last measurement is not ready yet." name="INVALID" start="0" />
        <Enum description="Last measurement is valid." name="VALID" start="0x1" />
      </BitField>
      <BitField description="This bit field contains the last measured temperature count." name="TEMP_CNT" size="12" start="8" />
      <BitField description="This bit field contains the temperature count (raw sensor output) that will generate a high alarm when TEMP_CNT is smaller than this field" name="ALARM_VALUE" size="12" start="20" />
    </Register>
    <Register access="Read/Write" description="Tempsensor Control Register 0" name="TEMPMON_TEMPSENSE0_SET" reset_mask="0xFFFFFFFF" reset_value="0x1" size="4" start="+0x184">
      <BitField description="This bit powers down the temperature sensor." name="POWER_DOWN" size="1" start="0">
        <Enum description="Enable power to the temperature sensor." name="POWER_UP" start="0" />
        <Enum description="Power down the temperature sensor." name="POWER_DOWN" start="0x1" />
      </BitField>
      <BitField description="Starts the measurement process" name="MEASURE_TEMP" size="1" start="1">
        <Enum description="Do not start the measurement process." name="STOP" start="0" />
        <Enum description="Start the measurement process." name="START" start="0x1" />
      </BitField>
      <BitField description="Indicates that the latest temp is valid" name="FINISHED" size="1" start="2">
        <Enum description="Last measurement is not ready yet." name="INVALID" start="0" />
        <Enum description="Last measurement is valid." name="VALID" start="0x1" />
      </BitField>
      <BitField description="This bit field contains the last measured temperature count." name="TEMP_CNT" size="12" start="8" />
      <BitField description="This bit field contains the temperature count (raw sensor output) that will generate a high alarm when TEMP_CNT is smaller than this field" name="ALARM_VALUE" size="12" start="20" />
    </Register>
    <Register access="Read/Write" description="Tempsensor Control Register 0" name="TEMPMON_TEMPSENSE0_CLR" reset_mask="0xFFFFFFFF" reset_value="0x1" size="4" start="+0x188">
      <BitField description="This bit powers down the temperature sensor." name="POWER_DOWN" size="1" start="0">
        <Enum description="Enable power to the temperature sensor." name="POWER_UP" start="0" />
        <Enum description="Power down the temperature sensor." name="POWER_DOWN" start="0x1" />
      </BitField>
      <BitField description="Starts the measurement process" name="MEASURE_TEMP" size="1" start="1">
        <Enum description="Do not start the measurement process." name="STOP" start="0" />
        <Enum description="Start the measurement process." name="START" start="0x1" />
      </BitField>
      <BitField description="Indicates that the latest temp is valid" name="FINISHED" size="1" start="2">
        <Enum description="Last measurement is not ready yet." name="INVALID" start="0" />
        <Enum description="Last measurement is valid." name="VALID" start="0x1" />
      </BitField>
      <BitField description="This bit field contains the last measured temperature count." name="TEMP_CNT" size="12" start="8" />
      <BitField description="This bit field contains the temperature count (raw sensor output) that will generate a high alarm when TEMP_CNT is smaller than this field" name="ALARM_VALUE" size="12" start="20" />
    </Register>
    <Register access="Read/Write" description="Tempsensor Control Register 0" name="TEMPMON_TEMPSENSE0_TOG" reset_mask="0xFFFFFFFF" reset_value="0x1" size="4" start="+0x18C">
      <BitField description="This bit powers down the temperature sensor." name="POWER_DOWN" size="1" start="0">
        <Enum description="Enable power to the temperature sensor." name="POWER_UP" start="0" />
        <Enum description="Power down the temperature sensor." name="POWER_DOWN" start="0x1" />
      </BitField>
      <BitField description="Starts the measurement process" name="MEASURE_TEMP" size="1" start="1">
        <Enum description="Do not start the measurement process." name="STOP" start="0" />
        <Enum description="Start the measurement process." name="START" start="0x1" />
      </BitField>
      <BitField description="Indicates that the latest temp is valid" name="FINISHED" size="1" start="2">
        <Enum description="Last measurement is not ready yet." name="INVALID" start="0" />
        <Enum description="Last measurement is valid." name="VALID" start="0x1" />
      </BitField>
      <BitField description="This bit field contains the last measured temperature count." name="TEMP_CNT" size="12" start="8" />
      <BitField description="This bit field contains the temperature count (raw sensor output) that will generate a high alarm when TEMP_CNT is smaller than this field" name="ALARM_VALUE" size="12" start="20" />
    </Register>
    <Register access="Read/Write" description="Tempsensor Control Register 1" name="TEMPMON_TEMPSENSE1" reset_mask="0xFFFFFFFF" reset_value="0x1" size="4" start="+0x190">
      <BitField description="This bits determines how many RTC clocks to wait before automatically repeating a temperature measurement" name="MEASURE_FREQ" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Tempsensor Control Register 1" name="TEMPMON_TEMPSENSE1_SET" reset_mask="0xFFFFFFFF" reset_value="0x1" size="4" start="+0x194">
      <BitField description="This bits determines how many RTC clocks to wait before automatically repeating a temperature measurement" name="MEASURE_FREQ" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Tempsensor Control Register 1" name="TEMPMON_TEMPSENSE1_CLR" reset_mask="0xFFFFFFFF" reset_value="0x1" size="4" start="+0x198">
      <BitField description="This bits determines how many RTC clocks to wait before automatically repeating a temperature measurement" name="MEASURE_FREQ" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Tempsensor Control Register 1" name="TEMPMON_TEMPSENSE1_TOG" reset_mask="0xFFFFFFFF" reset_value="0x1" size="4" start="+0x19C">
      <BitField description="This bits determines how many RTC clocks to wait before automatically repeating a temperature measurement" name="MEASURE_FREQ" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Tempsensor Control Register 2" name="TEMPMON_TEMPSENSE2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x290">
      <BitField description="This bit field contains the temperature count that will generate a low alarm interrupt when the field is exceeded by TEMP_CNT" name="LOW_ALARM_VALUE" size="12" start="0" />
      <BitField description="This bit field contains the temperature count that will generate a panic interrupt when TEMP_CNT is smaller than this field" name="PANIC_ALARM_VALUE" size="12" start="16" />
    </Register>
    <Register access="Read/Write" description="Tempsensor Control Register 2" name="TEMPMON_TEMPSENSE2_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x294">
      <BitField description="This bit field contains the temperature count that will generate a low alarm interrupt when the field is exceeded by TEMP_CNT" name="LOW_ALARM_VALUE" size="12" start="0" />
      <BitField description="This bit field contains the temperature count that will generate a panic interrupt when TEMP_CNT is smaller than this field" name="PANIC_ALARM_VALUE" size="12" start="16" />
    </Register>
    <Register access="Read/Write" description="Tempsensor Control Register 2" name="TEMPMON_TEMPSENSE2_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x298">
      <BitField description="This bit field contains the temperature count that will generate a low alarm interrupt when the field is exceeded by TEMP_CNT" name="LOW_ALARM_VALUE" size="12" start="0" />
      <BitField description="This bit field contains the temperature count that will generate a panic interrupt when TEMP_CNT is smaller than this field" name="PANIC_ALARM_VALUE" size="12" start="16" />
    </Register>
    <Register access="Read/Write" description="Tempsensor Control Register 2" name="TEMPMON_TEMPSENSE2_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x29C">
      <BitField description="This bit field contains the temperature count that will generate a low alarm interrupt when the field is exceeded by TEMP_CNT" name="LOW_ALARM_VALUE" size="12" start="0" />
      <BitField description="This bit field contains the temperature count that will generate a panic interrupt when TEMP_CNT is smaller than this field" name="PANIC_ALARM_VALUE" size="12" start="16" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="USB Analog" name="USB_ANALOG" start="0x400D8000">
    <Register access="Read/Write" description="USB VBUS Detect Register" name="USB_ANALOG_USB1_VBUS_DETECT" reset_mask="0xFFFFFFFF" reset_value="0x100004" size="4" start="+0x1A0">
      <BitField description="Set the threshold for the VBUSVALID comparator" name="VBUSVALID_THRESH" size="3" start="0">
        <Enum description="4.0V" name="4V0" start="0" />
        <Enum description="4.1V" name="4V1" start="0x1" />
        <Enum description="4.2V" name="4V2" start="0x2" />
        <Enum description="4.3V" name="4V3" start="0x3" />
        <Enum description="4.4V (default)" name="4V4" start="0x4" />
        <Enum description="4.5V" name="4V5" start="0x5" />
        <Enum description="4.6V" name="4V6" start="0x6" />
        <Enum description="4.7V" name="4V7" start="0x7" />
      </BitField>
      <BitField description="Powers up comparators for vbus_valid detector." name="VBUSVALID_PWRUP_CMPS" size="1" start="20" />
      <BitField description="USB OTG discharge VBUS." name="DISCHARGE_VBUS" size="1" start="26" />
      <BitField description="USB OTG charge VBUS." name="CHARGE_VBUS" size="1" start="27" />
    </Register>
    <Register access="Read/Write" description="USB VBUS Detect Register" name="USB_ANALOG_USB1_VBUS_DETECT_SET" reset_mask="0xFFFFFFFF" reset_value="0x100004" size="4" start="+0x1A4">
      <BitField description="Set the threshold for the VBUSVALID comparator" name="VBUSVALID_THRESH" size="3" start="0">
        <Enum description="4.0V" name="4V0" start="0" />
        <Enum description="4.1V" name="4V1" start="0x1" />
        <Enum description="4.2V" name="4V2" start="0x2" />
        <Enum description="4.3V" name="4V3" start="0x3" />
        <Enum description="4.4V (default)" name="4V4" start="0x4" />
        <Enum description="4.5V" name="4V5" start="0x5" />
        <Enum description="4.6V" name="4V6" start="0x6" />
        <Enum description="4.7V" name="4V7" start="0x7" />
      </BitField>
      <BitField description="Powers up comparators for vbus_valid detector." name="VBUSVALID_PWRUP_CMPS" size="1" start="20" />
      <BitField description="USB OTG discharge VBUS." name="DISCHARGE_VBUS" size="1" start="26" />
      <BitField description="USB OTG charge VBUS." name="CHARGE_VBUS" size="1" start="27" />
    </Register>
    <Register access="Read/Write" description="USB VBUS Detect Register" name="USB_ANALOG_USB1_VBUS_DETECT_CLR" reset_mask="0xFFFFFFFF" reset_value="0x100004" size="4" start="+0x1A8">
      <BitField description="Set the threshold for the VBUSVALID comparator" name="VBUSVALID_THRESH" size="3" start="0">
        <Enum description="4.0V" name="4V0" start="0" />
        <Enum description="4.1V" name="4V1" start="0x1" />
        <Enum description="4.2V" name="4V2" start="0x2" />
        <Enum description="4.3V" name="4V3" start="0x3" />
        <Enum description="4.4V (default)" name="4V4" start="0x4" />
        <Enum description="4.5V" name="4V5" start="0x5" />
        <Enum description="4.6V" name="4V6" start="0x6" />
        <Enum description="4.7V" name="4V7" start="0x7" />
      </BitField>
      <BitField description="Powers up comparators for vbus_valid detector." name="VBUSVALID_PWRUP_CMPS" size="1" start="20" />
      <BitField description="USB OTG discharge VBUS." name="DISCHARGE_VBUS" size="1" start="26" />
      <BitField description="USB OTG charge VBUS." name="CHARGE_VBUS" size="1" start="27" />
    </Register>
    <Register access="Read/Write" description="USB VBUS Detect Register" name="USB_ANALOG_USB1_VBUS_DETECT_TOG" reset_mask="0xFFFFFFFF" reset_value="0x100004" size="4" start="+0x1AC">
      <BitField description="Set the threshold for the VBUSVALID comparator" name="VBUSVALID_THRESH" size="3" start="0">
        <Enum description="4.0V" name="4V0" start="0" />
        <Enum description="4.1V" name="4V1" start="0x1" />
        <Enum description="4.2V" name="4V2" start="0x2" />
        <Enum description="4.3V" name="4V3" start="0x3" />
        <Enum description="4.4V (default)" name="4V4" start="0x4" />
        <Enum description="4.5V" name="4V5" start="0x5" />
        <Enum description="4.6V" name="4V6" start="0x6" />
        <Enum description="4.7V" name="4V7" start="0x7" />
      </BitField>
      <BitField description="Powers up comparators for vbus_valid detector." name="VBUSVALID_PWRUP_CMPS" size="1" start="20" />
      <BitField description="USB OTG discharge VBUS." name="DISCHARGE_VBUS" size="1" start="26" />
      <BitField description="USB OTG charge VBUS." name="CHARGE_VBUS" size="1" start="27" />
    </Register>
    <Register access="Read/Write" description="USB Charger Detect Register" name="USB_ANALOG_USB1_CHRG_DETECT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1B0">
      <BitField description="Check the contact of USB plug" name="CHK_CONTACT" size="1" start="18">
        <Enum description="Do not check the contact of USB plug." name="NO_CHECK" start="0" />
        <Enum description="Check whether the USB plug has been in contact with each other" name="CHECK" start="0x1" />
      </BitField>
      <BitField description="Check the charger connection" name="CHK_CHRG_B" size="1" start="19">
        <Enum description="Check whether a charger (either a dedicated charger or a host charger) is connected to USB port." name="CHECK" start="0" />
        <Enum description="Do not check whether a charger is connected to the USB port." name="NO_CHECK" start="0x1" />
      </BitField>
      <BitField description="Control the charger detector." name="EN_B" size="1" start="20">
        <Enum description="Enable the charger detector." name="ENABLE" start="0" />
        <Enum description="Disable the charger detector." name="DISABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="USB Charger Detect Register" name="USB_ANALOG_USB1_CHRG_DETECT_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1B4">
      <BitField description="Check the contact of USB plug" name="CHK_CONTACT" size="1" start="18">
        <Enum description="Do not check the contact of USB plug." name="NO_CHECK" start="0" />
        <Enum description="Check whether the USB plug has been in contact with each other" name="CHECK" start="0x1" />
      </BitField>
      <BitField description="Check the charger connection" name="CHK_CHRG_B" size="1" start="19">
        <Enum description="Check whether a charger (either a dedicated charger or a host charger) is connected to USB port." name="CHECK" start="0" />
        <Enum description="Do not check whether a charger is connected to the USB port." name="NO_CHECK" start="0x1" />
      </BitField>
      <BitField description="Control the charger detector." name="EN_B" size="1" start="20">
        <Enum description="Enable the charger detector." name="ENABLE" start="0" />
        <Enum description="Disable the charger detector." name="DISABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="USB Charger Detect Register" name="USB_ANALOG_USB1_CHRG_DETECT_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1B8">
      <BitField description="Check the contact of USB plug" name="CHK_CONTACT" size="1" start="18">
        <Enum description="Do not check the contact of USB plug." name="NO_CHECK" start="0" />
        <Enum description="Check whether the USB plug has been in contact with each other" name="CHECK" start="0x1" />
      </BitField>
      <BitField description="Check the charger connection" name="CHK_CHRG_B" size="1" start="19">
        <Enum description="Check whether a charger (either a dedicated charger or a host charger) is connected to USB port." name="CHECK" start="0" />
        <Enum description="Do not check whether a charger is connected to the USB port." name="NO_CHECK" start="0x1" />
      </BitField>
      <BitField description="Control the charger detector." name="EN_B" size="1" start="20">
        <Enum description="Enable the charger detector." name="ENABLE" start="0" />
        <Enum description="Disable the charger detector." name="DISABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="USB Charger Detect Register" name="USB_ANALOG_USB1_CHRG_DETECT_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1BC">
      <BitField description="Check the contact of USB plug" name="CHK_CONTACT" size="1" start="18">
        <Enum description="Do not check the contact of USB plug." name="NO_CHECK" start="0" />
        <Enum description="Check whether the USB plug has been in contact with each other" name="CHECK" start="0x1" />
      </BitField>
      <BitField description="Check the charger connection" name="CHK_CHRG_B" size="1" start="19">
        <Enum description="Check whether a charger (either a dedicated charger or a host charger) is connected to USB port." name="CHECK" start="0" />
        <Enum description="Do not check whether a charger is connected to the USB port." name="NO_CHECK" start="0x1" />
      </BitField>
      <BitField description="Control the charger detector." name="EN_B" size="1" start="20">
        <Enum description="Enable the charger detector." name="ENABLE" start="0" />
        <Enum description="Disable the charger detector." name="DISABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="USB VBUS Detect Status Register" name="USB_ANALOG_USB1_VBUS_DETECT_STAT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C0">
      <BitField description="Session End for USB OTG" name="SESSEND" size="1" start="0" />
      <BitField description="Indicates VBus is valid for a B-peripheral" name="BVALID" size="1" start="1" />
      <BitField description="Indicates VBus is valid for a A-peripheral" name="AVALID" size="1" start="2" />
      <BitField description="VBus valid for USB OTG" name="VBUS_VALID" size="1" start="3" />
    </Register>
    <Register access="ReadOnly" description="USB Charger Detect Status Register" name="USB_ANALOG_USB1_CHRG_DETECT_STAT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1D0">
      <BitField description="State of the USB plug contact detector." name="PLUG_CONTACT" size="1" start="0">
        <Enum description="The USB plug has not made contact." name="NO_CONTACT" start="0" />
        <Enum description="The USB plug has made good contact." name="GOOD_CONTACT" start="0x1" />
      </BitField>
      <BitField description="State of charger detection. This bit is a read only version of the state of the analog signal." name="CHRG_DETECTED" size="1" start="1">
        <Enum description="The USB port is not connected to a charger." name="CHARGER_NOT_PRESENT" start="0" />
        <Enum description="A charger (either a dedicated charger or a host charger) is connected to the USB port." name="CHARGER_PRESENT" start="0x1" />
      </BitField>
      <BitField description="DM line state output of the charger detector." name="DM_STATE" size="1" start="2" />
      <BitField description="DP line state output of the charger detector." name="DP_STATE" size="1" start="3" />
    </Register>
    <Register access="Read/Write" description="USB Loopback Test Register" name="USB_ANALOG_USB1_LOOPBACK" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1E0">
      <BitField description="Setting this bit can enable 1" name="UTMI_TESTSTART" size="1" start="0" />
    </Register>
    <Register access="Read/Write" description="USB Loopback Test Register" name="USB_ANALOG_USB1_LOOPBACK_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1E4">
      <BitField description="Setting this bit can enable 1" name="UTMI_TESTSTART" size="1" start="0" />
    </Register>
    <Register access="Read/Write" description="USB Loopback Test Register" name="USB_ANALOG_USB1_LOOPBACK_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1E8">
      <BitField description="Setting this bit can enable 1" name="UTMI_TESTSTART" size="1" start="0" />
    </Register>
    <Register access="Read/Write" description="USB Loopback Test Register" name="USB_ANALOG_USB1_LOOPBACK_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1EC">
      <BitField description="Setting this bit can enable 1" name="UTMI_TESTSTART" size="1" start="0" />
    </Register>
    <Register access="Read/Write" description="USB Misc Register" name="USB_ANALOG_USB1_MISC" reset_mask="0xFFFFFFFF" reset_value="0x2" size="4" start="+0x1F0">
      <BitField description="Use external resistor to generate the current bias for the high speed transmitter" name="HS_USE_EXTERNAL_R" size="1" start="0" />
      <BitField description="Enable the deglitching circuit of the USB PLL output." name="EN_DEGLITCH" size="1" start="1" />
      <BitField description="Enables the clk to the UTMI block." name="EN_CLK_UTMI" size="1" start="30" />
    </Register>
    <Register access="Read/Write" description="USB Misc Register" name="USB_ANALOG_USB1_MISC_SET" reset_mask="0xFFFFFFFF" reset_value="0x2" size="4" start="+0x1F4">
      <BitField description="Use external resistor to generate the current bias for the high speed transmitter" name="HS_USE_EXTERNAL_R" size="1" start="0" />
      <BitField description="Enable the deglitching circuit of the USB PLL output." name="EN_DEGLITCH" size="1" start="1" />
      <BitField description="Enables the clk to the UTMI block." name="EN_CLK_UTMI" size="1" start="30" />
    </Register>
    <Register access="Read/Write" description="USB Misc Register" name="USB_ANALOG_USB1_MISC_CLR" reset_mask="0xFFFFFFFF" reset_value="0x2" size="4" start="+0x1F8">
      <BitField description="Use external resistor to generate the current bias for the high speed transmitter" name="HS_USE_EXTERNAL_R" size="1" start="0" />
      <BitField description="Enable the deglitching circuit of the USB PLL output." name="EN_DEGLITCH" size="1" start="1" />
      <BitField description="Enables the clk to the UTMI block." name="EN_CLK_UTMI" size="1" start="30" />
    </Register>
    <Register access="Read/Write" description="USB Misc Register" name="USB_ANALOG_USB1_MISC_TOG" reset_mask="0xFFFFFFFF" reset_value="0x2" size="4" start="+0x1FC">
      <BitField description="Use external resistor to generate the current bias for the high speed transmitter" name="HS_USE_EXTERNAL_R" size="1" start="0" />
      <BitField description="Enable the deglitching circuit of the USB PLL output." name="EN_DEGLITCH" size="1" start="1" />
      <BitField description="Enables the clk to the UTMI block." name="EN_CLK_UTMI" size="1" start="30" />
    </Register>
    <Register access="ReadOnly" description="Chip Silicon Version" name="USB_ANALOG_DIGPROG" reset_mask="0xFFFFFFFF" reset_value="0x6B0000" size="4" start="+0x260">
      <BitField description="Chip silicon revision" name="SILICON_REVISION" size="32" start="0">
        <Enum description="Silicon revision 1.0" name="SILICON_REVISION_7012352" start="0x6B0000" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="XTALOSC24M" name="XTALOSC24M" start="0x400D8000">
    <Register access="Read/Write" description="Miscellaneous Register 0" name="XTALOSC24M_MISC0" reset_mask="0xFFFFFFFF" reset_value="0x4000000" size="4" start="+0x150">
      <BitField description="Control bit to power-down the analog bandgap reference circuitry" name="REFTOP_PWD" size="1" start="0" />
      <BitField description="Control bit to disable the self-bias circuit in the analog bandgap" name="REFTOP_SELFBIASOFF" size="1" start="3">
        <Enum description="Uses coarse bias currents for startup" name="REFTOP_SELFBIASOFF_0" start="0" />
        <Enum description="Uses bandgap-based bias currents for best performance." name="REFTOP_SELFBIASOFF_1" start="0x1" />
      </BitField>
      <BitField description="Not related to oscillator." name="REFTOP_VBGADJ" size="3" start="4">
        <Enum description="Nominal VBG" name="REFTOP_VBGADJ_0" start="0" />
        <Enum description="VBG+0.78%" name="REFTOP_VBGADJ_1" start="0x1" />
        <Enum description="VBG+1.56%" name="REFTOP_VBGADJ_2" start="0x2" />
        <Enum description="VBG+2.34%" name="REFTOP_VBGADJ_3" start="0x3" />
        <Enum description="VBG-0.78%" name="REFTOP_VBGADJ_4" start="0x4" />
        <Enum description="VBG-1.56%" name="REFTOP_VBGADJ_5" start="0x5" />
        <Enum description="VBG-2.34%" name="REFTOP_VBGADJ_6" start="0x6" />
        <Enum description="VBG-3.12%" name="REFTOP_VBGADJ_7" start="0x7" />
      </BitField>
      <BitField description="Status bit that signals the analog bandgap voltage is up and stable" name="REFTOP_VBGUP" size="1" start="7" />
      <BitField description="Configure the analog behavior in stop mode. Not related to oscillator." name="STOP_MODE_CONFIG" size="2" start="10">
        <Enum description="All analog except rtc powered down on stop mode assertion. XtalOsc=on, RCOsc=off;" name="STOP_MODE_CONFIG_0" start="0" />
        <Enum description="Certain analog functions such as certain regulators left up. XtalOsc=on, RCOsc=off;" name="STOP_MODE_CONFIG_1" start="0x1" />
        <Enum description="XtalOsc=off, RCOsc=on, Old BG=on, New BG=off." name="STOP_MODE_CONFIG_2" start="0x2" />
        <Enum description="XtalOsc=off, RCOsc=on, Old BG=off, New BG=on." name="STOP_MODE_CONFIG_3" start="0x3" />
      </BitField>
      <BitField description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN." name="DISCON_HIGH_SNVS" size="1" start="12">
        <Enum description="Turn on the switch" name="DISCON_HIGH_SNVS_0" start="0" />
        <Enum description="Turn off the switch" name="DISCON_HIGH_SNVS_1" start="0x1" />
      </BitField>
      <BitField description="This field determines the bias current in the 24MHz oscillator" name="OSC_I" size="2" start="13">
        <Enum description="Nominal" name="NOMINAL" start="0" />
        <Enum description="Decrease current by 12.5%" name="MINUS_12_5_PERCENT" start="0x1" />
        <Enum description="Decrease current by 25.0%" name="MINUS_25_PERCENT" start="0x2" />
        <Enum description="Decrease current by 37.5%" name="MINUS_37_5_PERCENT" start="0x3" />
      </BitField>
      <BitField description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" name="OSC_XTALOK" size="1" start="15" />
      <BitField description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable." name="OSC_XTALOK_EN" size="1" start="16" />
      <BitField description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block" name="CLKGATE_CTRL" size="1" start="25">
        <Enum description="Allow the logic to automatically gate the clock when the XTAL is powered down." name="ALLOW_AUTO_GATE" start="0" />
        <Enum description="Prevent the logic from ever gating off the clock." name="NO_AUTO_GATE" start="0x1" />
      </BitField>
      <BitField description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block" name="CLKGATE_DELAY" size="3" start="26">
        <Enum description="0.5ms" name="CLKGATE_DELAY_0" start="0" />
        <Enum description="1.0ms" name="CLKGATE_DELAY_1" start="0x1" />
        <Enum description="2.0ms" name="CLKGATE_DELAY_2" start="0x2" />
        <Enum description="3.0ms" name="CLKGATE_DELAY_3" start="0x3" />
        <Enum description="4.0ms" name="CLKGATE_DELAY_4" start="0x4" />
        <Enum description="5.0ms" name="CLKGATE_DELAY_5" start="0x5" />
        <Enum description="6.0ms" name="CLKGATE_DELAY_6" start="0x6" />
        <Enum description="7.0ms" name="CLKGATE_DELAY_7" start="0x7" />
      </BitField>
      <BitField description="This field indicates which chip source is being used for the rtc clock." name="RTC_XTAL_SOURCE" size="1" start="29">
        <Enum description="Internal ring oscillator" name="RTC_XTAL_SOURCE_0" start="0" />
        <Enum description="RTC_XTAL" name="RTC_XTAL_SOURCE_1" start="0x1" />
      </BitField>
      <BitField description="This field powers down the 24M crystal oscillator if set true." name="XTAL_24M_PWD" size="1" start="30" />
      <BitField description="Predivider for the source clock of the PLL's. Not related to oscillator." name="VID_PLL_PREDIV" size="1" start="31">
        <Enum description="Divide by 1" name="VID_PLL_PREDIV_0" start="0" />
        <Enum description="Divide by 2" name="VID_PLL_PREDIV_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 0" name="XTALOSC24M_MISC0_SET" reset_mask="0xFFFFFFFF" reset_value="0x4000000" size="4" start="+0x154">
      <BitField description="Control bit to power-down the analog bandgap reference circuitry" name="REFTOP_PWD" size="1" start="0" />
      <BitField description="Control bit to disable the self-bias circuit in the analog bandgap" name="REFTOP_SELFBIASOFF" size="1" start="3">
        <Enum description="Uses coarse bias currents for startup" name="REFTOP_SELFBIASOFF_0" start="0" />
        <Enum description="Uses bandgap-based bias currents for best performance." name="REFTOP_SELFBIASOFF_1" start="0x1" />
      </BitField>
      <BitField description="Not related to oscillator." name="REFTOP_VBGADJ" size="3" start="4">
        <Enum description="Nominal VBG" name="REFTOP_VBGADJ_0" start="0" />
        <Enum description="VBG+0.78%" name="REFTOP_VBGADJ_1" start="0x1" />
        <Enum description="VBG+1.56%" name="REFTOP_VBGADJ_2" start="0x2" />
        <Enum description="VBG+2.34%" name="REFTOP_VBGADJ_3" start="0x3" />
        <Enum description="VBG-0.78%" name="REFTOP_VBGADJ_4" start="0x4" />
        <Enum description="VBG-1.56%" name="REFTOP_VBGADJ_5" start="0x5" />
        <Enum description="VBG-2.34%" name="REFTOP_VBGADJ_6" start="0x6" />
        <Enum description="VBG-3.12%" name="REFTOP_VBGADJ_7" start="0x7" />
      </BitField>
      <BitField description="Status bit that signals the analog bandgap voltage is up and stable" name="REFTOP_VBGUP" size="1" start="7" />
      <BitField description="Configure the analog behavior in stop mode. Not related to oscillator." name="STOP_MODE_CONFIG" size="2" start="10">
        <Enum description="All analog except rtc powered down on stop mode assertion. XtalOsc=on, RCOsc=off;" name="STOP_MODE_CONFIG_0" start="0" />
        <Enum description="Certain analog functions such as certain regulators left up. XtalOsc=on, RCOsc=off;" name="STOP_MODE_CONFIG_1" start="0x1" />
        <Enum description="XtalOsc=off, RCOsc=on, Old BG=on, New BG=off." name="STOP_MODE_CONFIG_2" start="0x2" />
        <Enum description="XtalOsc=off, RCOsc=on, Old BG=off, New BG=on." name="STOP_MODE_CONFIG_3" start="0x3" />
      </BitField>
      <BitField description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN." name="DISCON_HIGH_SNVS" size="1" start="12">
        <Enum description="Turn on the switch" name="DISCON_HIGH_SNVS_0" start="0" />
        <Enum description="Turn off the switch" name="DISCON_HIGH_SNVS_1" start="0x1" />
      </BitField>
      <BitField description="This field determines the bias current in the 24MHz oscillator" name="OSC_I" size="2" start="13">
        <Enum description="Nominal" name="NOMINAL" start="0" />
        <Enum description="Decrease current by 12.5%" name="MINUS_12_5_PERCENT" start="0x1" />
        <Enum description="Decrease current by 25.0%" name="MINUS_25_PERCENT" start="0x2" />
        <Enum description="Decrease current by 37.5%" name="MINUS_37_5_PERCENT" start="0x3" />
      </BitField>
      <BitField description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" name="OSC_XTALOK" size="1" start="15" />
      <BitField description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable." name="OSC_XTALOK_EN" size="1" start="16" />
      <BitField description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block" name="CLKGATE_CTRL" size="1" start="25">
        <Enum description="Allow the logic to automatically gate the clock when the XTAL is powered down." name="ALLOW_AUTO_GATE" start="0" />
        <Enum description="Prevent the logic from ever gating off the clock." name="NO_AUTO_GATE" start="0x1" />
      </BitField>
      <BitField description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block" name="CLKGATE_DELAY" size="3" start="26">
        <Enum description="0.5ms" name="CLKGATE_DELAY_0" start="0" />
        <Enum description="1.0ms" name="CLKGATE_DELAY_1" start="0x1" />
        <Enum description="2.0ms" name="CLKGATE_DELAY_2" start="0x2" />
        <Enum description="3.0ms" name="CLKGATE_DELAY_3" start="0x3" />
        <Enum description="4.0ms" name="CLKGATE_DELAY_4" start="0x4" />
        <Enum description="5.0ms" name="CLKGATE_DELAY_5" start="0x5" />
        <Enum description="6.0ms" name="CLKGATE_DELAY_6" start="0x6" />
        <Enum description="7.0ms" name="CLKGATE_DELAY_7" start="0x7" />
      </BitField>
      <BitField description="This field indicates which chip source is being used for the rtc clock." name="RTC_XTAL_SOURCE" size="1" start="29">
        <Enum description="Internal ring oscillator" name="RTC_XTAL_SOURCE_0" start="0" />
        <Enum description="RTC_XTAL" name="RTC_XTAL_SOURCE_1" start="0x1" />
      </BitField>
      <BitField description="This field powers down the 24M crystal oscillator if set true." name="XTAL_24M_PWD" size="1" start="30" />
      <BitField description="Predivider for the source clock of the PLL's. Not related to oscillator." name="VID_PLL_PREDIV" size="1" start="31">
        <Enum description="Divide by 1" name="VID_PLL_PREDIV_0" start="0" />
        <Enum description="Divide by 2" name="VID_PLL_PREDIV_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 0" name="XTALOSC24M_MISC0_CLR" reset_mask="0xFFFFFFFF" reset_value="0x4000000" size="4" start="+0x158">
      <BitField description="Control bit to power-down the analog bandgap reference circuitry" name="REFTOP_PWD" size="1" start="0" />
      <BitField description="Control bit to disable the self-bias circuit in the analog bandgap" name="REFTOP_SELFBIASOFF" size="1" start="3">
        <Enum description="Uses coarse bias currents for startup" name="REFTOP_SELFBIASOFF_0" start="0" />
        <Enum description="Uses bandgap-based bias currents for best performance." name="REFTOP_SELFBIASOFF_1" start="0x1" />
      </BitField>
      <BitField description="Not related to oscillator." name="REFTOP_VBGADJ" size="3" start="4">
        <Enum description="Nominal VBG" name="REFTOP_VBGADJ_0" start="0" />
        <Enum description="VBG+0.78%" name="REFTOP_VBGADJ_1" start="0x1" />
        <Enum description="VBG+1.56%" name="REFTOP_VBGADJ_2" start="0x2" />
        <Enum description="VBG+2.34%" name="REFTOP_VBGADJ_3" start="0x3" />
        <Enum description="VBG-0.78%" name="REFTOP_VBGADJ_4" start="0x4" />
        <Enum description="VBG-1.56%" name="REFTOP_VBGADJ_5" start="0x5" />
        <Enum description="VBG-2.34%" name="REFTOP_VBGADJ_6" start="0x6" />
        <Enum description="VBG-3.12%" name="REFTOP_VBGADJ_7" start="0x7" />
      </BitField>
      <BitField description="Status bit that signals the analog bandgap voltage is up and stable" name="REFTOP_VBGUP" size="1" start="7" />
      <BitField description="Configure the analog behavior in stop mode. Not related to oscillator." name="STOP_MODE_CONFIG" size="2" start="10">
        <Enum description="All analog except rtc powered down on stop mode assertion. XtalOsc=on, RCOsc=off;" name="STOP_MODE_CONFIG_0" start="0" />
        <Enum description="Certain analog functions such as certain regulators left up. XtalOsc=on, RCOsc=off;" name="STOP_MODE_CONFIG_1" start="0x1" />
        <Enum description="XtalOsc=off, RCOsc=on, Old BG=on, New BG=off." name="STOP_MODE_CONFIG_2" start="0x2" />
        <Enum description="XtalOsc=off, RCOsc=on, Old BG=off, New BG=on." name="STOP_MODE_CONFIG_3" start="0x3" />
      </BitField>
      <BitField description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN." name="DISCON_HIGH_SNVS" size="1" start="12">
        <Enum description="Turn on the switch" name="DISCON_HIGH_SNVS_0" start="0" />
        <Enum description="Turn off the switch" name="DISCON_HIGH_SNVS_1" start="0x1" />
      </BitField>
      <BitField description="This field determines the bias current in the 24MHz oscillator" name="OSC_I" size="2" start="13">
        <Enum description="Nominal" name="NOMINAL" start="0" />
        <Enum description="Decrease current by 12.5%" name="MINUS_12_5_PERCENT" start="0x1" />
        <Enum description="Decrease current by 25.0%" name="MINUS_25_PERCENT" start="0x2" />
        <Enum description="Decrease current by 37.5%" name="MINUS_37_5_PERCENT" start="0x3" />
      </BitField>
      <BitField description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" name="OSC_XTALOK" size="1" start="15" />
      <BitField description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable." name="OSC_XTALOK_EN" size="1" start="16" />
      <BitField description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block" name="CLKGATE_CTRL" size="1" start="25">
        <Enum description="Allow the logic to automatically gate the clock when the XTAL is powered down." name="ALLOW_AUTO_GATE" start="0" />
        <Enum description="Prevent the logic from ever gating off the clock." name="NO_AUTO_GATE" start="0x1" />
      </BitField>
      <BitField description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block" name="CLKGATE_DELAY" size="3" start="26">
        <Enum description="0.5ms" name="CLKGATE_DELAY_0" start="0" />
        <Enum description="1.0ms" name="CLKGATE_DELAY_1" start="0x1" />
        <Enum description="2.0ms" name="CLKGATE_DELAY_2" start="0x2" />
        <Enum description="3.0ms" name="CLKGATE_DELAY_3" start="0x3" />
        <Enum description="4.0ms" name="CLKGATE_DELAY_4" start="0x4" />
        <Enum description="5.0ms" name="CLKGATE_DELAY_5" start="0x5" />
        <Enum description="6.0ms" name="CLKGATE_DELAY_6" start="0x6" />
        <Enum description="7.0ms" name="CLKGATE_DELAY_7" start="0x7" />
      </BitField>
      <BitField description="This field indicates which chip source is being used for the rtc clock." name="RTC_XTAL_SOURCE" size="1" start="29">
        <Enum description="Internal ring oscillator" name="RTC_XTAL_SOURCE_0" start="0" />
        <Enum description="RTC_XTAL" name="RTC_XTAL_SOURCE_1" start="0x1" />
      </BitField>
      <BitField description="This field powers down the 24M crystal oscillator if set true." name="XTAL_24M_PWD" size="1" start="30" />
      <BitField description="Predivider for the source clock of the PLL's. Not related to oscillator." name="VID_PLL_PREDIV" size="1" start="31">
        <Enum description="Divide by 1" name="VID_PLL_PREDIV_0" start="0" />
        <Enum description="Divide by 2" name="VID_PLL_PREDIV_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Miscellaneous Register 0" name="XTALOSC24M_MISC0_TOG" reset_mask="0xFFFFFFFF" reset_value="0x4000000" size="4" start="+0x15C">
      <BitField description="Control bit to power-down the analog bandgap reference circuitry" name="REFTOP_PWD" size="1" start="0" />
      <BitField description="Control bit to disable the self-bias circuit in the analog bandgap" name="REFTOP_SELFBIASOFF" size="1" start="3">
        <Enum description="Uses coarse bias currents for startup" name="REFTOP_SELFBIASOFF_0" start="0" />
        <Enum description="Uses bandgap-based bias currents for best performance." name="REFTOP_SELFBIASOFF_1" start="0x1" />
      </BitField>
      <BitField description="Not related to oscillator." name="REFTOP_VBGADJ" size="3" start="4">
        <Enum description="Nominal VBG" name="REFTOP_VBGADJ_0" start="0" />
        <Enum description="VBG+0.78%" name="REFTOP_VBGADJ_1" start="0x1" />
        <Enum description="VBG+1.56%" name="REFTOP_VBGADJ_2" start="0x2" />
        <Enum description="VBG+2.34%" name="REFTOP_VBGADJ_3" start="0x3" />
        <Enum description="VBG-0.78%" name="REFTOP_VBGADJ_4" start="0x4" />
        <Enum description="VBG-1.56%" name="REFTOP_VBGADJ_5" start="0x5" />
        <Enum description="VBG-2.34%" name="REFTOP_VBGADJ_6" start="0x6" />
        <Enum description="VBG-3.12%" name="REFTOP_VBGADJ_7" start="0x7" />
      </BitField>
      <BitField description="Status bit that signals the analog bandgap voltage is up and stable" name="REFTOP_VBGUP" size="1" start="7" />
      <BitField description="Configure the analog behavior in stop mode. Not related to oscillator." name="STOP_MODE_CONFIG" size="2" start="10">
        <Enum description="All analog except rtc powered down on stop mode assertion. XtalOsc=on, RCOsc=off;" name="STOP_MODE_CONFIG_0" start="0" />
        <Enum description="Certain analog functions such as certain regulators left up. XtalOsc=on, RCOsc=off;" name="STOP_MODE_CONFIG_1" start="0x1" />
        <Enum description="XtalOsc=off, RCOsc=on, Old BG=on, New BG=off." name="STOP_MODE_CONFIG_2" start="0x2" />
        <Enum description="XtalOsc=off, RCOsc=on, Old BG=off, New BG=on." name="STOP_MODE_CONFIG_3" start="0x3" />
      </BitField>
      <BitField description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN." name="DISCON_HIGH_SNVS" size="1" start="12">
        <Enum description="Turn on the switch" name="DISCON_HIGH_SNVS_0" start="0" />
        <Enum description="Turn off the switch" name="DISCON_HIGH_SNVS_1" start="0x1" />
      </BitField>
      <BitField description="This field determines the bias current in the 24MHz oscillator" name="OSC_I" size="2" start="13">
        <Enum description="Nominal" name="NOMINAL" start="0" />
        <Enum description="Decrease current by 12.5%" name="MINUS_12_5_PERCENT" start="0x1" />
        <Enum description="Decrease current by 25.0%" name="MINUS_25_PERCENT" start="0x2" />
        <Enum description="Decrease current by 37.5%" name="MINUS_37_5_PERCENT" start="0x3" />
      </BitField>
      <BitField description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" name="OSC_XTALOK" size="1" start="15" />
      <BitField description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable." name="OSC_XTALOK_EN" size="1" start="16" />
      <BitField description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block" name="CLKGATE_CTRL" size="1" start="25">
        <Enum description="Allow the logic to automatically gate the clock when the XTAL is powered down." name="ALLOW_AUTO_GATE" start="0" />
        <Enum description="Prevent the logic from ever gating off the clock." name="NO_AUTO_GATE" start="0x1" />
      </BitField>
      <BitField description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block" name="CLKGATE_DELAY" size="3" start="26">
        <Enum description="0.5ms" name="CLKGATE_DELAY_0" start="0" />
        <Enum description="1.0ms" name="CLKGATE_DELAY_1" start="0x1" />
        <Enum description="2.0ms" name="CLKGATE_DELAY_2" start="0x2" />
        <Enum description="3.0ms" name="CLKGATE_DELAY_3" start="0x3" />
        <Enum description="4.0ms" name="CLKGATE_DELAY_4" start="0x4" />
        <Enum description="5.0ms" name="CLKGATE_DELAY_5" start="0x5" />
        <Enum description="6.0ms" name="CLKGATE_DELAY_6" start="0x6" />
        <Enum description="7.0ms" name="CLKGATE_DELAY_7" start="0x7" />
      </BitField>
      <BitField description="This field indicates which chip source is being used for the rtc clock." name="RTC_XTAL_SOURCE" size="1" start="29">
        <Enum description="Internal ring oscillator" name="RTC_XTAL_SOURCE_0" start="0" />
        <Enum description="RTC_XTAL" name="RTC_XTAL_SOURCE_1" start="0x1" />
      </BitField>
      <BitField description="This field powers down the 24M crystal oscillator if set true." name="XTAL_24M_PWD" size="1" start="30" />
      <BitField description="Predivider for the source clock of the PLL's. Not related to oscillator." name="VID_PLL_PREDIV" size="1" start="31">
        <Enum description="Divide by 1" name="VID_PLL_PREDIV_0" start="0" />
        <Enum description="Divide by 2" name="VID_PLL_PREDIV_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="XTAL OSC (LP) Control Register" name="XTALOSC24M_LOWPWR_CTRL" reset_mask="0xFFFFFFFF" reset_value="0x4001" size="4" start="+0x270">
      <BitField description="RC Osc. enable control." name="RC_OSC_EN" size="1" start="0">
        <Enum description="Use XTAL OSC to source the 24MHz clock" name="RC_OSC_EN_0" start="0" />
        <Enum description="Use RC OSC" name="RC_OSC_EN_1" start="0x1" />
      </BitField>
      <BitField description="Select the source for the 24MHz clock." name="OSC_SEL" size="1" start="4">
        <Enum description="XTAL OSC" name="OSC_SEL_0" start="0" />
        <Enum description="RC OSC" name="OSC_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Bandgap select. Not related to oscillator." name="LPBG_SEL" size="1" start="5">
        <Enum description="Normal power bandgap" name="LPBG_SEL_0" start="0" />
        <Enum description="Low power bandgap" name="LPBG_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Low power bandgap test bit. Not related to oscillator." name="LPBG_TEST" size="1" start="6" />
      <BitField description="Low power reftop ibias disable. Not related to oscillator." name="REFTOP_IBIAS_OFF" size="1" start="7" />
      <BitField description="L1 power gate control. Used as software override. Not related to oscillator." name="L1_PWRGATE" size="1" start="8" />
      <BitField description="L2 power gate control. Used as software override. Not related to oscillator." name="L2_PWRGATE" size="1" start="9" />
      <BitField description="CPU power gate control. Used as software override. Test purpose only Not related to oscillator." name="CPU_PWRGATE" size="1" start="10" />
      <BitField description="Display logic power gate control. Used as software override. Not related to oscillator." name="DISPLAY_PWRGATE" size="1" start="11" />
      <BitField description="For debug purposes only" name="RCOSC_CG_OVERRIDE" size="1" start="13" />
      <BitField description="Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use" name="XTALOSC_PWRUP_DELAY" size="2" start="14">
        <Enum description="0.25ms" name="XTALOSC_PWRUP_DELAY_0" start="0" />
        <Enum description="0.5ms" name="XTALOSC_PWRUP_DELAY_1" start="0x1" />
        <Enum description="1ms" name="XTALOSC_PWRUP_DELAY_2" start="0x2" />
        <Enum description="2ms" name="XTALOSC_PWRUP_DELAY_3" start="0x3" />
      </BitField>
      <BitField description="Status of the 24MHz xtal oscillator." name="XTALOSC_PWRUP_STAT" size="1" start="16">
        <Enum description="Not stable" name="XTALOSC_PWRUP_STAT_0" start="0" />
        <Enum description="Stable and ready to use" name="XTALOSC_PWRUP_STAT_1" start="0x1" />
      </BitField>
      <BitField description="Display power gate control. Used as software mask. Set to zero to force ungated." name="MIX_PWRGATE" size="1" start="17" />
      <BitField description="GPU power gate control. Used as software mask. Set to zero to force ungated." name="GPU_PWRGATE" size="1" start="18" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC (LP) Control Register" name="XTALOSC24M_LOWPWR_CTRL_SET" reset_mask="0xFFFFFFFF" reset_value="0x4001" size="4" start="+0x274">
      <BitField description="RC Osc. enable control." name="RC_OSC_EN" size="1" start="0">
        <Enum description="Use XTAL OSC to source the 24MHz clock" name="RC_OSC_EN_0" start="0" />
        <Enum description="Use RC OSC" name="RC_OSC_EN_1" start="0x1" />
      </BitField>
      <BitField description="Select the source for the 24MHz clock." name="OSC_SEL" size="1" start="4">
        <Enum description="XTAL OSC" name="OSC_SEL_0" start="0" />
        <Enum description="RC OSC" name="OSC_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Bandgap select. Not related to oscillator." name="LPBG_SEL" size="1" start="5">
        <Enum description="Normal power bandgap" name="LPBG_SEL_0" start="0" />
        <Enum description="Low power bandgap" name="LPBG_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Low power bandgap test bit. Not related to oscillator." name="LPBG_TEST" size="1" start="6" />
      <BitField description="Low power reftop ibias disable. Not related to oscillator." name="REFTOP_IBIAS_OFF" size="1" start="7" />
      <BitField description="L1 power gate control. Used as software override. Not related to oscillator." name="L1_PWRGATE" size="1" start="8" />
      <BitField description="L2 power gate control. Used as software override. Not related to oscillator." name="L2_PWRGATE" size="1" start="9" />
      <BitField description="CPU power gate control. Used as software override. Test purpose only Not related to oscillator." name="CPU_PWRGATE" size="1" start="10" />
      <BitField description="Display logic power gate control. Used as software override. Not related to oscillator." name="DISPLAY_PWRGATE" size="1" start="11" />
      <BitField description="For debug purposes only" name="RCOSC_CG_OVERRIDE" size="1" start="13" />
      <BitField description="Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use" name="XTALOSC_PWRUP_DELAY" size="2" start="14">
        <Enum description="0.25ms" name="XTALOSC_PWRUP_DELAY_0" start="0" />
        <Enum description="0.5ms" name="XTALOSC_PWRUP_DELAY_1" start="0x1" />
        <Enum description="1ms" name="XTALOSC_PWRUP_DELAY_2" start="0x2" />
        <Enum description="2ms" name="XTALOSC_PWRUP_DELAY_3" start="0x3" />
      </BitField>
      <BitField description="Status of the 24MHz xtal oscillator." name="XTALOSC_PWRUP_STAT" size="1" start="16">
        <Enum description="Not stable" name="XTALOSC_PWRUP_STAT_0" start="0" />
        <Enum description="Stable and ready to use" name="XTALOSC_PWRUP_STAT_1" start="0x1" />
      </BitField>
      <BitField description="Display power gate control. Used as software mask. Set to zero to force ungated." name="MIX_PWRGATE" size="1" start="17" />
      <BitField description="GPU power gate control. Used as software mask. Set to zero to force ungated." name="GPU_PWRGATE" size="1" start="18" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC (LP) Control Register" name="XTALOSC24M_LOWPWR_CTRL_CLR" reset_mask="0xFFFFFFFF" reset_value="0x4001" size="4" start="+0x278">
      <BitField description="RC Osc. enable control." name="RC_OSC_EN" size="1" start="0">
        <Enum description="Use XTAL OSC to source the 24MHz clock" name="RC_OSC_EN_0" start="0" />
        <Enum description="Use RC OSC" name="RC_OSC_EN_1" start="0x1" />
      </BitField>
      <BitField description="Select the source for the 24MHz clock." name="OSC_SEL" size="1" start="4">
        <Enum description="XTAL OSC" name="OSC_SEL_0" start="0" />
        <Enum description="RC OSC" name="OSC_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Bandgap select. Not related to oscillator." name="LPBG_SEL" size="1" start="5">
        <Enum description="Normal power bandgap" name="LPBG_SEL_0" start="0" />
        <Enum description="Low power bandgap" name="LPBG_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Low power bandgap test bit. Not related to oscillator." name="LPBG_TEST" size="1" start="6" />
      <BitField description="Low power reftop ibias disable. Not related to oscillator." name="REFTOP_IBIAS_OFF" size="1" start="7" />
      <BitField description="L1 power gate control. Used as software override. Not related to oscillator." name="L1_PWRGATE" size="1" start="8" />
      <BitField description="L2 power gate control. Used as software override. Not related to oscillator." name="L2_PWRGATE" size="1" start="9" />
      <BitField description="CPU power gate control. Used as software override. Test purpose only Not related to oscillator." name="CPU_PWRGATE" size="1" start="10" />
      <BitField description="Display logic power gate control. Used as software override. Not related to oscillator." name="DISPLAY_PWRGATE" size="1" start="11" />
      <BitField description="For debug purposes only" name="RCOSC_CG_OVERRIDE" size="1" start="13" />
      <BitField description="Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use" name="XTALOSC_PWRUP_DELAY" size="2" start="14">
        <Enum description="0.25ms" name="XTALOSC_PWRUP_DELAY_0" start="0" />
        <Enum description="0.5ms" name="XTALOSC_PWRUP_DELAY_1" start="0x1" />
        <Enum description="1ms" name="XTALOSC_PWRUP_DELAY_2" start="0x2" />
        <Enum description="2ms" name="XTALOSC_PWRUP_DELAY_3" start="0x3" />
      </BitField>
      <BitField description="Status of the 24MHz xtal oscillator." name="XTALOSC_PWRUP_STAT" size="1" start="16">
        <Enum description="Not stable" name="XTALOSC_PWRUP_STAT_0" start="0" />
        <Enum description="Stable and ready to use" name="XTALOSC_PWRUP_STAT_1" start="0x1" />
      </BitField>
      <BitField description="Display power gate control. Used as software mask. Set to zero to force ungated." name="MIX_PWRGATE" size="1" start="17" />
      <BitField description="GPU power gate control. Used as software mask. Set to zero to force ungated." name="GPU_PWRGATE" size="1" start="18" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC (LP) Control Register" name="XTALOSC24M_LOWPWR_CTRL_TOG" reset_mask="0xFFFFFFFF" reset_value="0x4001" size="4" start="+0x27C">
      <BitField description="RC Osc. enable control." name="RC_OSC_EN" size="1" start="0">
        <Enum description="Use XTAL OSC to source the 24MHz clock" name="RC_OSC_EN_0" start="0" />
        <Enum description="Use RC OSC" name="RC_OSC_EN_1" start="0x1" />
      </BitField>
      <BitField description="Select the source for the 24MHz clock." name="OSC_SEL" size="1" start="4">
        <Enum description="XTAL OSC" name="OSC_SEL_0" start="0" />
        <Enum description="RC OSC" name="OSC_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Bandgap select. Not related to oscillator." name="LPBG_SEL" size="1" start="5">
        <Enum description="Normal power bandgap" name="LPBG_SEL_0" start="0" />
        <Enum description="Low power bandgap" name="LPBG_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Low power bandgap test bit. Not related to oscillator." name="LPBG_TEST" size="1" start="6" />
      <BitField description="Low power reftop ibias disable. Not related to oscillator." name="REFTOP_IBIAS_OFF" size="1" start="7" />
      <BitField description="L1 power gate control. Used as software override. Not related to oscillator." name="L1_PWRGATE" size="1" start="8" />
      <BitField description="L2 power gate control. Used as software override. Not related to oscillator." name="L2_PWRGATE" size="1" start="9" />
      <BitField description="CPU power gate control. Used as software override. Test purpose only Not related to oscillator." name="CPU_PWRGATE" size="1" start="10" />
      <BitField description="Display logic power gate control. Used as software override. Not related to oscillator." name="DISPLAY_PWRGATE" size="1" start="11" />
      <BitField description="For debug purposes only" name="RCOSC_CG_OVERRIDE" size="1" start="13" />
      <BitField description="Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use" name="XTALOSC_PWRUP_DELAY" size="2" start="14">
        <Enum description="0.25ms" name="XTALOSC_PWRUP_DELAY_0" start="0" />
        <Enum description="0.5ms" name="XTALOSC_PWRUP_DELAY_1" start="0x1" />
        <Enum description="1ms" name="XTALOSC_PWRUP_DELAY_2" start="0x2" />
        <Enum description="2ms" name="XTALOSC_PWRUP_DELAY_3" start="0x3" />
      </BitField>
      <BitField description="Status of the 24MHz xtal oscillator." name="XTALOSC_PWRUP_STAT" size="1" start="16">
        <Enum description="Not stable" name="XTALOSC_PWRUP_STAT_0" start="0" />
        <Enum description="Stable and ready to use" name="XTALOSC_PWRUP_STAT_1" start="0x1" />
      </BitField>
      <BitField description="Display power gate control. Used as software mask. Set to zero to force ungated." name="MIX_PWRGATE" size="1" start="17" />
      <BitField description="GPU power gate control. Used as software mask. Set to zero to force ungated." name="GPU_PWRGATE" size="1" start="18" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC Configuration 0 Register" name="XTALOSC24M_OSC_CONFIG0" reset_mask="0xFFFFFFFF" reset_value="0x1020" size="4" start="+0x2A0">
      <BitField description="Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset." name="START" size="1" start="0" />
      <BitField description="Enables the tuning logic to calculate new RC tuning values" name="ENABLE" size="1" start="1" />
      <BitField description="Bypasses any calculated RC tuning value and uses the programmed register value." name="BYPASS" size="1" start="2" />
      <BitField description="Invert the stepping of the calculated RC tuning value." name="INVERT" size="1" start="3" />
      <BitField description="RC osc. tuning values." name="RC_OSC_PROG" size="8" start="4" />
      <BitField description="Positive hysteresis value" name="HYST_PLUS" size="4" start="12" />
      <BitField description="Negative hysteresis value" name="HYST_MINUS" size="4" start="16" />
      <BitField description="The current tuning value in use." name="RC_OSC_PROG_CUR" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC Configuration 0 Register" name="XTALOSC24M_OSC_CONFIG0_SET" reset_mask="0xFFFFFFFF" reset_value="0x1020" size="4" start="+0x2A4">
      <BitField description="Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset." name="START" size="1" start="0" />
      <BitField description="Enables the tuning logic to calculate new RC tuning values" name="ENABLE" size="1" start="1" />
      <BitField description="Bypasses any calculated RC tuning value and uses the programmed register value." name="BYPASS" size="1" start="2" />
      <BitField description="Invert the stepping of the calculated RC tuning value." name="INVERT" size="1" start="3" />
      <BitField description="RC osc. tuning values." name="RC_OSC_PROG" size="8" start="4" />
      <BitField description="Positive hysteresis value" name="HYST_PLUS" size="4" start="12" />
      <BitField description="Negative hysteresis value" name="HYST_MINUS" size="4" start="16" />
      <BitField description="The current tuning value in use." name="RC_OSC_PROG_CUR" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC Configuration 0 Register" name="XTALOSC24M_OSC_CONFIG0_CLR" reset_mask="0xFFFFFFFF" reset_value="0x1020" size="4" start="+0x2A8">
      <BitField description="Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset." name="START" size="1" start="0" />
      <BitField description="Enables the tuning logic to calculate new RC tuning values" name="ENABLE" size="1" start="1" />
      <BitField description="Bypasses any calculated RC tuning value and uses the programmed register value." name="BYPASS" size="1" start="2" />
      <BitField description="Invert the stepping of the calculated RC tuning value." name="INVERT" size="1" start="3" />
      <BitField description="RC osc. tuning values." name="RC_OSC_PROG" size="8" start="4" />
      <BitField description="Positive hysteresis value" name="HYST_PLUS" size="4" start="12" />
      <BitField description="Negative hysteresis value" name="HYST_MINUS" size="4" start="16" />
      <BitField description="The current tuning value in use." name="RC_OSC_PROG_CUR" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC Configuration 0 Register" name="XTALOSC24M_OSC_CONFIG0_TOG" reset_mask="0xFFFFFFFF" reset_value="0x1020" size="4" start="+0x2AC">
      <BitField description="Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset." name="START" size="1" start="0" />
      <BitField description="Enables the tuning logic to calculate new RC tuning values" name="ENABLE" size="1" start="1" />
      <BitField description="Bypasses any calculated RC tuning value and uses the programmed register value." name="BYPASS" size="1" start="2" />
      <BitField description="Invert the stepping of the calculated RC tuning value." name="INVERT" size="1" start="3" />
      <BitField description="RC osc. tuning values." name="RC_OSC_PROG" size="8" start="4" />
      <BitField description="Positive hysteresis value" name="HYST_PLUS" size="4" start="12" />
      <BitField description="Negative hysteresis value" name="HYST_MINUS" size="4" start="16" />
      <BitField description="The current tuning value in use." name="RC_OSC_PROG_CUR" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC Configuration 1 Register" name="XTALOSC24M_OSC_CONFIG1" reset_mask="0xFFFFFFFF" reset_value="0x2EE" size="4" start="+0x2B0">
      <BitField description="The target count used to tune the RC OSC frequency" name="COUNT_RC_TRG" size="12" start="0" />
      <BitField description="The current tuning value in use." name="COUNT_RC_CUR" size="12" start="20" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC Configuration 1 Register" name="XTALOSC24M_OSC_CONFIG1_SET" reset_mask="0xFFFFFFFF" reset_value="0x2EE" size="4" start="+0x2B4">
      <BitField description="The target count used to tune the RC OSC frequency" name="COUNT_RC_TRG" size="12" start="0" />
      <BitField description="The current tuning value in use." name="COUNT_RC_CUR" size="12" start="20" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC Configuration 1 Register" name="XTALOSC24M_OSC_CONFIG1_CLR" reset_mask="0xFFFFFFFF" reset_value="0x2EE" size="4" start="+0x2B8">
      <BitField description="The target count used to tune the RC OSC frequency" name="COUNT_RC_TRG" size="12" start="0" />
      <BitField description="The current tuning value in use." name="COUNT_RC_CUR" size="12" start="20" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC Configuration 1 Register" name="XTALOSC24M_OSC_CONFIG1_TOG" reset_mask="0xFFFFFFFF" reset_value="0x2EE" size="4" start="+0x2BC">
      <BitField description="The target count used to tune the RC OSC frequency" name="COUNT_RC_TRG" size="12" start="0" />
      <BitField description="The current tuning value in use." name="COUNT_RC_CUR" size="12" start="20" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC Configuration 2 Register" name="XTALOSC24M_OSC_CONFIG2" reset_mask="0xFFFFFFFF" reset_value="0x102E2" size="4" start="+0x2C0">
      <BitField description="The target count used to tune the 1MHz clock frequency" name="COUNT_1M_TRG" size="12" start="0" />
      <BitField description="Enable the 1MHz clock output. 0 - disabled; 1 - enabled." name="ENABLE_1M" size="1" start="16" />
      <BitField description="Mux the corrected or uncorrected 1MHz clock to the output" name="MUX_1M" size="1" start="17" />
      <BitField description="Flag indicates that the count_1m count wasn't reached within 1 32kHz period" name="CLK_1M_ERR_FL" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC Configuration 2 Register" name="XTALOSC24M_OSC_CONFIG2_SET" reset_mask="0xFFFFFFFF" reset_value="0x102E2" size="4" start="+0x2C4">
      <BitField description="The target count used to tune the 1MHz clock frequency" name="COUNT_1M_TRG" size="12" start="0" />
      <BitField description="Enable the 1MHz clock output. 0 - disabled; 1 - enabled." name="ENABLE_1M" size="1" start="16" />
      <BitField description="Mux the corrected or uncorrected 1MHz clock to the output" name="MUX_1M" size="1" start="17" />
      <BitField description="Flag indicates that the count_1m count wasn't reached within 1 32kHz period" name="CLK_1M_ERR_FL" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC Configuration 2 Register" name="XTALOSC24M_OSC_CONFIG2_CLR" reset_mask="0xFFFFFFFF" reset_value="0x102E2" size="4" start="+0x2C8">
      <BitField description="The target count used to tune the 1MHz clock frequency" name="COUNT_1M_TRG" size="12" start="0" />
      <BitField description="Enable the 1MHz clock output. 0 - disabled; 1 - enabled." name="ENABLE_1M" size="1" start="16" />
      <BitField description="Mux the corrected or uncorrected 1MHz clock to the output" name="MUX_1M" size="1" start="17" />
      <BitField description="Flag indicates that the count_1m count wasn't reached within 1 32kHz period" name="CLK_1M_ERR_FL" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="XTAL OSC Configuration 2 Register" name="XTALOSC24M_OSC_CONFIG2_TOG" reset_mask="0xFFFFFFFF" reset_value="0x102E2" size="4" start="+0x2CC">
      <BitField description="The target count used to tune the 1MHz clock frequency" name="COUNT_1M_TRG" size="12" start="0" />
      <BitField description="Enable the 1MHz clock output. 0 - disabled; 1 - enabled." name="ENABLE_1M" size="1" start="16" />
      <BitField description="Mux the corrected or uncorrected 1MHz clock to the output" name="MUX_1M" size="1" start="17" />
      <BitField description="Flag indicates that the count_1m count wasn't reached within 1 32kHz period" name="CLK_1M_ERR_FL" size="1" start="31" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="USBPHY Register Reference Index" name="USBPHY" start="0x400D9000">
    <Register access="Read/Write" description="USB PHY Power-Down Register" name="USBPHY_PWD" reset_mask="0xFFFFFFFF" reset_value="0x1E1C00" size="4" start="+0x0">
      <BitField description="Reserved." name="RSVD0" size="10" start="0" />
      <BitField description="0 = Normal operation" name="TXPWDFS" size="1" start="10" />
      <BitField description="0 = Normal operation" name="TXPWDIBIAS" size="1" start="11" />
      <BitField description="0 = Normal operation" name="TXPWDV2I" size="1" start="12" />
      <BitField description="Reserved." name="RSVD1" size="4" start="13" />
      <BitField description="0 = Normal operation" name="RXPWDENV" size="1" start="17" />
      <BitField description="0 = Normal operation" name="RXPWD1PT1" size="1" start="18" />
      <BitField description="0 = Normal operation" name="RXPWDDIFF" size="1" start="19" />
      <BitField description="0 = Normal operation" name="RXPWDRX" size="1" start="20" />
      <BitField description="Reserved." name="RSVD2" size="11" start="21" />
    </Register>
    <Register access="Read/Write" description="USB PHY Power-Down Register" name="USBPHY_PWD_SET" reset_mask="0xFFFFFFFF" reset_value="0x1E1C00" size="4" start="+0x4">
      <BitField description="Reserved." name="RSVD0" size="10" start="0" />
      <BitField description="0 = Normal operation" name="TXPWDFS" size="1" start="10" />
      <BitField description="0 = Normal operation" name="TXPWDIBIAS" size="1" start="11" />
      <BitField description="0 = Normal operation" name="TXPWDV2I" size="1" start="12" />
      <BitField description="Reserved." name="RSVD1" size="4" start="13" />
      <BitField description="0 = Normal operation" name="RXPWDENV" size="1" start="17" />
      <BitField description="0 = Normal operation" name="RXPWD1PT1" size="1" start="18" />
      <BitField description="0 = Normal operation" name="RXPWDDIFF" size="1" start="19" />
      <BitField description="0 = Normal operation" name="RXPWDRX" size="1" start="20" />
      <BitField description="Reserved." name="RSVD2" size="11" start="21" />
    </Register>
    <Register access="Read/Write" description="USB PHY Power-Down Register" name="USBPHY_PWD_CLR" reset_mask="0xFFFFFFFF" reset_value="0x1E1C00" size="4" start="+0x8">
      <BitField description="Reserved." name="RSVD0" size="10" start="0" />
      <BitField description="0 = Normal operation" name="TXPWDFS" size="1" start="10" />
      <BitField description="0 = Normal operation" name="TXPWDIBIAS" size="1" start="11" />
      <BitField description="0 = Normal operation" name="TXPWDV2I" size="1" start="12" />
      <BitField description="Reserved." name="RSVD1" size="4" start="13" />
      <BitField description="0 = Normal operation" name="RXPWDENV" size="1" start="17" />
      <BitField description="0 = Normal operation" name="RXPWD1PT1" size="1" start="18" />
      <BitField description="0 = Normal operation" name="RXPWDDIFF" size="1" start="19" />
      <BitField description="0 = Normal operation" name="RXPWDRX" size="1" start="20" />
      <BitField description="Reserved." name="RSVD2" size="11" start="21" />
    </Register>
    <Register access="Read/Write" description="USB PHY Power-Down Register" name="USBPHY_PWD_TOG" reset_mask="0xFFFFFFFF" reset_value="0x1E1C00" size="4" start="+0xC">
      <BitField description="Reserved." name="RSVD0" size="10" start="0" />
      <BitField description="0 = Normal operation" name="TXPWDFS" size="1" start="10" />
      <BitField description="0 = Normal operation" name="TXPWDIBIAS" size="1" start="11" />
      <BitField description="0 = Normal operation" name="TXPWDV2I" size="1" start="12" />
      <BitField description="Reserved." name="RSVD1" size="4" start="13" />
      <BitField description="0 = Normal operation" name="RXPWDENV" size="1" start="17" />
      <BitField description="0 = Normal operation" name="RXPWD1PT1" size="1" start="18" />
      <BitField description="0 = Normal operation" name="RXPWDDIFF" size="1" start="19" />
      <BitField description="0 = Normal operation" name="RXPWDRX" size="1" start="20" />
      <BitField description="Reserved." name="RSVD2" size="11" start="21" />
    </Register>
    <Register access="Read/Write" description="USB PHY Transmitter Control Register" name="USBPHY_TX" reset_mask="0xFFFFFFFF" reset_value="0x10060607" size="4" start="+0x10">
      <BitField description="Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%" name="D_CAL" size="4" start="0" />
      <BitField description="Reserved. Note: This bit should remain clear." name="RSVD0" size="4" start="4" />
      <BitField description="Decode to select a 45-Ohm resistance to the USB_DN output pin" name="TXCAL45DN" size="4" start="8" />
      <BitField description="Reserved. Note: This bit should remain clear." name="RSVD1" size="4" start="12" />
      <BitField description="Decode to select a 45-Ohm resistance to the USB_DP output pin" name="TXCAL45DP" size="4" start="16" />
      <BitField description="Reserved." name="RSVD2" size="6" start="20" />
      <BitField description="Controls the edge-rate of the current sensing transistors used in HS transmit" name="USBPHY_TX_EDGECTRL" size="3" start="26" />
      <BitField description="Reserved." name="RSVD5" size="3" start="29" />
    </Register>
    <Register access="Read/Write" description="USB PHY Transmitter Control Register" name="USBPHY_TX_SET" reset_mask="0xFFFFFFFF" reset_value="0x10060607" size="4" start="+0x14">
      <BitField description="Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%" name="D_CAL" size="4" start="0" />
      <BitField description="Reserved. Note: This bit should remain clear." name="RSVD0" size="4" start="4" />
      <BitField description="Decode to select a 45-Ohm resistance to the USB_DN output pin" name="TXCAL45DN" size="4" start="8" />
      <BitField description="Reserved. Note: This bit should remain clear." name="RSVD1" size="4" start="12" />
      <BitField description="Decode to select a 45-Ohm resistance to the USB_DP output pin" name="TXCAL45DP" size="4" start="16" />
      <BitField description="Reserved." name="RSVD2" size="6" start="20" />
      <BitField description="Controls the edge-rate of the current sensing transistors used in HS transmit" name="USBPHY_TX_EDGECTRL" size="3" start="26" />
      <BitField description="Reserved." name="RSVD5" size="3" start="29" />
    </Register>
    <Register access="Read/Write" description="USB PHY Transmitter Control Register" name="USBPHY_TX_CLR" reset_mask="0xFFFFFFFF" reset_value="0x10060607" size="4" start="+0x18">
      <BitField description="Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%" name="D_CAL" size="4" start="0" />
      <BitField description="Reserved. Note: This bit should remain clear." name="RSVD0" size="4" start="4" />
      <BitField description="Decode to select a 45-Ohm resistance to the USB_DN output pin" name="TXCAL45DN" size="4" start="8" />
      <BitField description="Reserved. Note: This bit should remain clear." name="RSVD1" size="4" start="12" />
      <BitField description="Decode to select a 45-Ohm resistance to the USB_DP output pin" name="TXCAL45DP" size="4" start="16" />
      <BitField description="Reserved." name="RSVD2" size="6" start="20" />
      <BitField description="Controls the edge-rate of the current sensing transistors used in HS transmit" name="USBPHY_TX_EDGECTRL" size="3" start="26" />
      <BitField description="Reserved." name="RSVD5" size="3" start="29" />
    </Register>
    <Register access="Read/Write" description="USB PHY Transmitter Control Register" name="USBPHY_TX_TOG" reset_mask="0xFFFFFFFF" reset_value="0x10060607" size="4" start="+0x1C">
      <BitField description="Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%" name="D_CAL" size="4" start="0" />
      <BitField description="Reserved. Note: This bit should remain clear." name="RSVD0" size="4" start="4" />
      <BitField description="Decode to select a 45-Ohm resistance to the USB_DN output pin" name="TXCAL45DN" size="4" start="8" />
      <BitField description="Reserved. Note: This bit should remain clear." name="RSVD1" size="4" start="12" />
      <BitField description="Decode to select a 45-Ohm resistance to the USB_DP output pin" name="TXCAL45DP" size="4" start="16" />
      <BitField description="Reserved." name="RSVD2" size="6" start="20" />
      <BitField description="Controls the edge-rate of the current sensing transistors used in HS transmit" name="USBPHY_TX_EDGECTRL" size="3" start="26" />
      <BitField description="Reserved." name="RSVD5" size="3" start="29" />
    </Register>
    <Register access="Read/Write" description="USB PHY Receiver Control Register" name="USBPHY_RX" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="The ENVADJ field adjusts the trip point for the envelope detector" name="ENVADJ" size="3" start="0" />
      <BitField description="Reserved." name="RSVD0" size="1" start="3" />
      <BitField description="The DISCONADJ field adjusts the trip point for the disconnect detector: 000 = Trip-Level Voltage is 0" name="DISCONADJ" size="3" start="4" />
      <BitField description="Reserved." name="RSVD1" size="15" start="7" />
      <BitField description="0 = Normal operation" name="RXDBYPASS" size="1" start="22" />
      <BitField description="Reserved." name="RSVD2" size="9" start="23" />
    </Register>
    <Register access="Read/Write" description="USB PHY Receiver Control Register" name="USBPHY_RX_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="The ENVADJ field adjusts the trip point for the envelope detector" name="ENVADJ" size="3" start="0" />
      <BitField description="Reserved." name="RSVD0" size="1" start="3" />
      <BitField description="The DISCONADJ field adjusts the trip point for the disconnect detector: 000 = Trip-Level Voltage is 0" name="DISCONADJ" size="3" start="4" />
      <BitField description="Reserved." name="RSVD1" size="15" start="7" />
      <BitField description="0 = Normal operation" name="RXDBYPASS" size="1" start="22" />
      <BitField description="Reserved." name="RSVD2" size="9" start="23" />
    </Register>
    <Register access="Read/Write" description="USB PHY Receiver Control Register" name="USBPHY_RX_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28">
      <BitField description="The ENVADJ field adjusts the trip point for the envelope detector" name="ENVADJ" size="3" start="0" />
      <BitField description="Reserved." name="RSVD0" size="1" start="3" />
      <BitField description="The DISCONADJ field adjusts the trip point for the disconnect detector: 000 = Trip-Level Voltage is 0" name="DISCONADJ" size="3" start="4" />
      <BitField description="Reserved." name="RSVD1" size="15" start="7" />
      <BitField description="0 = Normal operation" name="RXDBYPASS" size="1" start="22" />
      <BitField description="Reserved." name="RSVD2" size="9" start="23" />
    </Register>
    <Register access="Read/Write" description="USB PHY Receiver Control Register" name="USBPHY_RX_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="The ENVADJ field adjusts the trip point for the envelope detector" name="ENVADJ" size="3" start="0" />
      <BitField description="Reserved." name="RSVD0" size="1" start="3" />
      <BitField description="The DISCONADJ field adjusts the trip point for the disconnect detector: 000 = Trip-Level Voltage is 0" name="DISCONADJ" size="3" start="4" />
      <BitField description="Reserved." name="RSVD1" size="15" start="7" />
      <BitField description="0 = Normal operation" name="RXDBYPASS" size="1" start="22" />
      <BitField description="Reserved." name="RSVD2" size="9" start="23" />
    </Register>
    <Register access="Read/Write" description="USB PHY General Control Register" name="USBPHY_CTRL" reset_mask="0xFFFFFFFF" reset_value="0xC0200000" size="4" start="+0x30">
      <BitField description="Enable OTG_ID_CHG_IRQ." name="ENOTG_ID_CHG_IRQ" size="1" start="0" />
      <BitField description="For host mode, enables high-speed disconnect detector" name="ENHOSTDISCONDETECT" size="1" start="1" />
      <BitField description="Enables interrupt for detection of disconnection to Device when in high-speed host mode" name="ENIRQHOSTDISCON" size="1" start="2" />
      <BitField description="Indicates that the device has disconnected in high-speed mode" name="HOSTDISCONDETECT_IRQ" size="1" start="3" />
      <BitField description="For device mode, enables 200-KOhm pullups for detecting connectivity to the host." name="ENDEVPLUGINDETECT" size="1" start="4" />
      <BitField description="For device mode, if this bit is cleared to 0, then it trips the interrupt if the device is plugged in" name="DEVPLUGIN_POLARITY" size="1" start="5" />
      <BitField description="OTG ID change interrupt. Indicates the value of ID pin changed." name="OTG_ID_CHG_IRQ" size="1" start="6" />
      <BitField description="Enables circuit to detect resistance of MiniAB ID pin." name="ENOTGIDDETECT" size="1" start="7" />
      <BitField description="Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it" name="RESUMEIRQSTICKY" size="1" start="8" />
      <BitField description="Enables interrupt for detection of a non-J state on the USB line" name="ENIRQRESUMEDETECT" size="1" start="9" />
      <BitField description="Indicates that the host is sending a wake-up after suspend" name="RESUME_IRQ" size="1" start="10" />
      <BitField description="Enables interrupt for the detection of connectivity to the USB line." name="ENIRQDEVPLUGIN" size="1" start="11" />
      <BitField description="Indicates that the device is connected" name="DEVPLUGIN_IRQ" size="1" start="12" />
      <BitField description="Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB modes only." name="DATA_ON_LRADC" size="1" start="13" />
      <BitField description="Enables UTMI+ Level2. This should be enabled if needs to support LS device" name="ENUTMILEVEL2" size="1" start="14" />
      <BitField description="Enables UTMI+ Level3" name="ENUTMILEVEL3" size="1" start="15" />
      <BitField description="Enables interrupt for the wakeup events." name="ENIRQWAKEUP" size="1" start="16" />
      <BitField description="Indicates that there is a wakeup event" name="WAKEUP_IRQ" size="1" start="17" />
      <BitField description="Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if there is wakeup event if USB is suspended" name="ENAUTO_PWRON_PLL" size="1" start="18" />
      <BitField description="Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended" name="ENAUTOCLR_CLKGATE" size="1" start="19" />
      <BitField description="Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there is wakeup event while USB is suspended" name="ENAUTOCLR_PHY_PWD" size="1" start="20" />
      <BitField description="Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended" name="ENDPDMCHG_WKUP" size="1" start="21" />
      <BitField description="Enables the feature to wakeup USB if ID is toggled when USB is suspended." name="ENIDCHG_WKUP" size="1" start="22" />
      <BitField description="Enables the feature to wakeup USB if VBUS is toggled when USB is suspended." name="ENVBUSCHG_WKUP" size="1" start="23" />
      <BitField description="Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet." name="FSDLL_RST_EN" size="1" start="24" />
      <BitField description="Reserved." name="RSVD1" size="2" start="25" />
      <BitField description="Almost same as OTGID_STATUS in USBPHYx_STATUS Register" name="OTG_ID_VALUE" size="1" start="27" />
      <BitField description="Forces the next FS packet that is transmitted to have a EOP with LS timing" name="HOST_FORCE_LS_SE0" size="1" start="28" />
      <BitField description="Used by the PHY to indicate a powered-down state" name="UTMI_SUSPENDM" size="1" start="29" />
      <BitField description="Gate UTMI Clocks" name="CLKGATE" size="1" start="30" />
      <BitField description="Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX, and USBPHYx_CTRL registers" name="SFTRST" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="USB PHY General Control Register" name="USBPHY_CTRL_SET" reset_mask="0xFFFFFFFF" reset_value="0xC0200000" size="4" start="+0x34">
      <BitField description="Enable OTG_ID_CHG_IRQ." name="ENOTG_ID_CHG_IRQ" size="1" start="0" />
      <BitField description="For host mode, enables high-speed disconnect detector" name="ENHOSTDISCONDETECT" size="1" start="1" />
      <BitField description="Enables interrupt for detection of disconnection to Device when in high-speed host mode" name="ENIRQHOSTDISCON" size="1" start="2" />
      <BitField description="Indicates that the device has disconnected in high-speed mode" name="HOSTDISCONDETECT_IRQ" size="1" start="3" />
      <BitField description="For device mode, enables 200-KOhm pullups for detecting connectivity to the host." name="ENDEVPLUGINDETECT" size="1" start="4" />
      <BitField description="For device mode, if this bit is cleared to 0, then it trips the interrupt if the device is plugged in" name="DEVPLUGIN_POLARITY" size="1" start="5" />
      <BitField description="OTG ID change interrupt. Indicates the value of ID pin changed." name="OTG_ID_CHG_IRQ" size="1" start="6" />
      <BitField description="Enables circuit to detect resistance of MiniAB ID pin." name="ENOTGIDDETECT" size="1" start="7" />
      <BitField description="Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it" name="RESUMEIRQSTICKY" size="1" start="8" />
      <BitField description="Enables interrupt for detection of a non-J state on the USB line" name="ENIRQRESUMEDETECT" size="1" start="9" />
      <BitField description="Indicates that the host is sending a wake-up after suspend" name="RESUME_IRQ" size="1" start="10" />
      <BitField description="Enables interrupt for the detection of connectivity to the USB line." name="ENIRQDEVPLUGIN" size="1" start="11" />
      <BitField description="Indicates that the device is connected" name="DEVPLUGIN_IRQ" size="1" start="12" />
      <BitField description="Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB modes only." name="DATA_ON_LRADC" size="1" start="13" />
      <BitField description="Enables UTMI+ Level2. This should be enabled if needs to support LS device" name="ENUTMILEVEL2" size="1" start="14" />
      <BitField description="Enables UTMI+ Level3" name="ENUTMILEVEL3" size="1" start="15" />
      <BitField description="Enables interrupt for the wakeup events." name="ENIRQWAKEUP" size="1" start="16" />
      <BitField description="Indicates that there is a wakeup event" name="WAKEUP_IRQ" size="1" start="17" />
      <BitField description="Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if there is wakeup event if USB is suspended" name="ENAUTO_PWRON_PLL" size="1" start="18" />
      <BitField description="Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended" name="ENAUTOCLR_CLKGATE" size="1" start="19" />
      <BitField description="Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there is wakeup event while USB is suspended" name="ENAUTOCLR_PHY_PWD" size="1" start="20" />
      <BitField description="Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended" name="ENDPDMCHG_WKUP" size="1" start="21" />
      <BitField description="Enables the feature to wakeup USB if ID is toggled when USB is suspended." name="ENIDCHG_WKUP" size="1" start="22" />
      <BitField description="Enables the feature to wakeup USB if VBUS is toggled when USB is suspended." name="ENVBUSCHG_WKUP" size="1" start="23" />
      <BitField description="Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet." name="FSDLL_RST_EN" size="1" start="24" />
      <BitField description="Reserved." name="RSVD1" size="2" start="25" />
      <BitField description="Almost same as OTGID_STATUS in USBPHYx_STATUS Register" name="OTG_ID_VALUE" size="1" start="27" />
      <BitField description="Forces the next FS packet that is transmitted to have a EOP with LS timing" name="HOST_FORCE_LS_SE0" size="1" start="28" />
      <BitField description="Used by the PHY to indicate a powered-down state" name="UTMI_SUSPENDM" size="1" start="29" />
      <BitField description="Gate UTMI Clocks" name="CLKGATE" size="1" start="30" />
      <BitField description="Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX, and USBPHYx_CTRL registers" name="SFTRST" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="USB PHY General Control Register" name="USBPHY_CTRL_CLR" reset_mask="0xFFFFFFFF" reset_value="0xC0200000" size="4" start="+0x38">
      <BitField description="Enable OTG_ID_CHG_IRQ." name="ENOTG_ID_CHG_IRQ" size="1" start="0" />
      <BitField description="For host mode, enables high-speed disconnect detector" name="ENHOSTDISCONDETECT" size="1" start="1" />
      <BitField description="Enables interrupt for detection of disconnection to Device when in high-speed host mode" name="ENIRQHOSTDISCON" size="1" start="2" />
      <BitField description="Indicates that the device has disconnected in high-speed mode" name="HOSTDISCONDETECT_IRQ" size="1" start="3" />
      <BitField description="For device mode, enables 200-KOhm pullups for detecting connectivity to the host." name="ENDEVPLUGINDETECT" size="1" start="4" />
      <BitField description="For device mode, if this bit is cleared to 0, then it trips the interrupt if the device is plugged in" name="DEVPLUGIN_POLARITY" size="1" start="5" />
      <BitField description="OTG ID change interrupt. Indicates the value of ID pin changed." name="OTG_ID_CHG_IRQ" size="1" start="6" />
      <BitField description="Enables circuit to detect resistance of MiniAB ID pin." name="ENOTGIDDETECT" size="1" start="7" />
      <BitField description="Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it" name="RESUMEIRQSTICKY" size="1" start="8" />
      <BitField description="Enables interrupt for detection of a non-J state on the USB line" name="ENIRQRESUMEDETECT" size="1" start="9" />
      <BitField description="Indicates that the host is sending a wake-up after suspend" name="RESUME_IRQ" size="1" start="10" />
      <BitField description="Enables interrupt for the detection of connectivity to the USB line." name="ENIRQDEVPLUGIN" size="1" start="11" />
      <BitField description="Indicates that the device is connected" name="DEVPLUGIN_IRQ" size="1" start="12" />
      <BitField description="Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB modes only." name="DATA_ON_LRADC" size="1" start="13" />
      <BitField description="Enables UTMI+ Level2. This should be enabled if needs to support LS device" name="ENUTMILEVEL2" size="1" start="14" />
      <BitField description="Enables UTMI+ Level3" name="ENUTMILEVEL3" size="1" start="15" />
      <BitField description="Enables interrupt for the wakeup events." name="ENIRQWAKEUP" size="1" start="16" />
      <BitField description="Indicates that there is a wakeup event" name="WAKEUP_IRQ" size="1" start="17" />
      <BitField description="Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if there is wakeup event if USB is suspended" name="ENAUTO_PWRON_PLL" size="1" start="18" />
      <BitField description="Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended" name="ENAUTOCLR_CLKGATE" size="1" start="19" />
      <BitField description="Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there is wakeup event while USB is suspended" name="ENAUTOCLR_PHY_PWD" size="1" start="20" />
      <BitField description="Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended" name="ENDPDMCHG_WKUP" size="1" start="21" />
      <BitField description="Enables the feature to wakeup USB if ID is toggled when USB is suspended." name="ENIDCHG_WKUP" size="1" start="22" />
      <BitField description="Enables the feature to wakeup USB if VBUS is toggled when USB is suspended." name="ENVBUSCHG_WKUP" size="1" start="23" />
      <BitField description="Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet." name="FSDLL_RST_EN" size="1" start="24" />
      <BitField description="Reserved." name="RSVD1" size="2" start="25" />
      <BitField description="Almost same as OTGID_STATUS in USBPHYx_STATUS Register" name="OTG_ID_VALUE" size="1" start="27" />
      <BitField description="Forces the next FS packet that is transmitted to have a EOP with LS timing" name="HOST_FORCE_LS_SE0" size="1" start="28" />
      <BitField description="Used by the PHY to indicate a powered-down state" name="UTMI_SUSPENDM" size="1" start="29" />
      <BitField description="Gate UTMI Clocks" name="CLKGATE" size="1" start="30" />
      <BitField description="Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX, and USBPHYx_CTRL registers" name="SFTRST" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="USB PHY General Control Register" name="USBPHY_CTRL_TOG" reset_mask="0xFFFFFFFF" reset_value="0xC0200000" size="4" start="+0x3C">
      <BitField description="Enable OTG_ID_CHG_IRQ." name="ENOTG_ID_CHG_IRQ" size="1" start="0" />
      <BitField description="For host mode, enables high-speed disconnect detector" name="ENHOSTDISCONDETECT" size="1" start="1" />
      <BitField description="Enables interrupt for detection of disconnection to Device when in high-speed host mode" name="ENIRQHOSTDISCON" size="1" start="2" />
      <BitField description="Indicates that the device has disconnected in high-speed mode" name="HOSTDISCONDETECT_IRQ" size="1" start="3" />
      <BitField description="For device mode, enables 200-KOhm pullups for detecting connectivity to the host." name="ENDEVPLUGINDETECT" size="1" start="4" />
      <BitField description="For device mode, if this bit is cleared to 0, then it trips the interrupt if the device is plugged in" name="DEVPLUGIN_POLARITY" size="1" start="5" />
      <BitField description="OTG ID change interrupt. Indicates the value of ID pin changed." name="OTG_ID_CHG_IRQ" size="1" start="6" />
      <BitField description="Enables circuit to detect resistance of MiniAB ID pin." name="ENOTGIDDETECT" size="1" start="7" />
      <BitField description="Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it" name="RESUMEIRQSTICKY" size="1" start="8" />
      <BitField description="Enables interrupt for detection of a non-J state on the USB line" name="ENIRQRESUMEDETECT" size="1" start="9" />
      <BitField description="Indicates that the host is sending a wake-up after suspend" name="RESUME_IRQ" size="1" start="10" />
      <BitField description="Enables interrupt for the detection of connectivity to the USB line." name="ENIRQDEVPLUGIN" size="1" start="11" />
      <BitField description="Indicates that the device is connected" name="DEVPLUGIN_IRQ" size="1" start="12" />
      <BitField description="Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB modes only." name="DATA_ON_LRADC" size="1" start="13" />
      <BitField description="Enables UTMI+ Level2. This should be enabled if needs to support LS device" name="ENUTMILEVEL2" size="1" start="14" />
      <BitField description="Enables UTMI+ Level3" name="ENUTMILEVEL3" size="1" start="15" />
      <BitField description="Enables interrupt for the wakeup events." name="ENIRQWAKEUP" size="1" start="16" />
      <BitField description="Indicates that there is a wakeup event" name="WAKEUP_IRQ" size="1" start="17" />
      <BitField description="Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if there is wakeup event if USB is suspended" name="ENAUTO_PWRON_PLL" size="1" start="18" />
      <BitField description="Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended" name="ENAUTOCLR_CLKGATE" size="1" start="19" />
      <BitField description="Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there is wakeup event while USB is suspended" name="ENAUTOCLR_PHY_PWD" size="1" start="20" />
      <BitField description="Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended" name="ENDPDMCHG_WKUP" size="1" start="21" />
      <BitField description="Enables the feature to wakeup USB if ID is toggled when USB is suspended." name="ENIDCHG_WKUP" size="1" start="22" />
      <BitField description="Enables the feature to wakeup USB if VBUS is toggled when USB is suspended." name="ENVBUSCHG_WKUP" size="1" start="23" />
      <BitField description="Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet." name="FSDLL_RST_EN" size="1" start="24" />
      <BitField description="Reserved." name="RSVD1" size="2" start="25" />
      <BitField description="Almost same as OTGID_STATUS in USBPHYx_STATUS Register" name="OTG_ID_VALUE" size="1" start="27" />
      <BitField description="Forces the next FS packet that is transmitted to have a EOP with LS timing" name="HOST_FORCE_LS_SE0" size="1" start="28" />
      <BitField description="Used by the PHY to indicate a powered-down state" name="UTMI_SUSPENDM" size="1" start="29" />
      <BitField description="Gate UTMI Clocks" name="CLKGATE" size="1" start="30" />
      <BitField description="Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX, and USBPHYx_CTRL registers" name="SFTRST" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="USB PHY Status Register" name="USBPHY_STATUS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="Reserved." name="RSVD0" size="3" start="0" />
      <BitField description="Indicates that the device has disconnected while in high-speed host mode." name="HOSTDISCONDETECT_STATUS" size="1" start="3" />
      <BitField description="Reserved." name="RSVD1" size="2" start="4" />
      <BitField description="Indicates that the device has been connected on the USB_DP and USB_DM lines." name="DEVPLUGIN_STATUS" size="1" start="6" />
      <BitField description="Reserved." name="RSVD2" size="1" start="7" />
      <BitField description="Indicates the results of ID pin on MiniAB plug" name="OTGID_STATUS" size="1" start="8" />
      <BitField description="Reserved." name="RSVD3" size="1" start="9" />
      <BitField description="Indicates that the host is sending a wake-up after suspend and has triggered an interrupt." name="RESUME_STATUS" size="1" start="10" />
      <BitField description="Reserved." name="RSVD4" size="21" start="11" />
    </Register>
    <Register access="Read/Write" description="USB PHY Debug Register" name="USBPHY_DEBUG" reset_mask="0xFFFFFFFF" reset_value="0x7F180000" size="4" start="+0x50">
      <BitField description="Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold the value" name="OTGIDPIOLOCK" size="1" start="0" />
      <BitField description="Use holding registers to assist in timing for external UTMI interface." name="DEBUG_INTERFACE_HOLD" size="1" start="1" />
      <BitField description="Set bit 3 to 1 to pull down 15-KOhm on USB_DP line" name="HSTPULLDOWN" size="2" start="2" />
      <BitField description="Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown" name="ENHSTPULLDOWN" size="2" start="4" />
      <BitField description="Reserved." name="RSVD0" size="2" start="6" />
      <BitField description="Delay in between the end of transmit to the beginning of receive" name="TX2RXCOUNT" size="4" start="8" />
      <BitField description="Set this bit to allow a countdown to transition in between TX and RX." name="ENTX2RXCOUNT" size="1" start="12" />
      <BitField description="Reserved." name="RSVD1" size="3" start="13" />
      <BitField description="Delay in between the detection of squelch to the reset of high-speed RX." name="SQUELCHRESETCOUNT" size="5" start="16" />
      <BitField description="Reserved." name="RSVD2" size="3" start="21" />
      <BitField description="Set bit to allow squelch to reset high-speed receive." name="ENSQUELCHRESET" size="1" start="24" />
      <BitField description="Duration of RESET in terms of the number of 480-MHz cycles." name="SQUELCHRESETLENGTH" size="4" start="25" />
      <BitField description="Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1." name="HOST_RESUME_DEBUG" size="1" start="29" />
      <BitField description="Gate Test Clocks" name="CLKGATE" size="1" start="30" />
      <BitField description="Reserved." name="RSVD3" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="USB PHY Debug Register" name="USBPHY_DEBUG_SET" reset_mask="0xFFFFFFFF" reset_value="0x7F180000" size="4" start="+0x54">
      <BitField description="Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold the value" name="OTGIDPIOLOCK" size="1" start="0" />
      <BitField description="Use holding registers to assist in timing for external UTMI interface." name="DEBUG_INTERFACE_HOLD" size="1" start="1" />
      <BitField description="Set bit 3 to 1 to pull down 15-KOhm on USB_DP line" name="HSTPULLDOWN" size="2" start="2" />
      <BitField description="Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown" name="ENHSTPULLDOWN" size="2" start="4" />
      <BitField description="Reserved." name="RSVD0" size="2" start="6" />
      <BitField description="Delay in between the end of transmit to the beginning of receive" name="TX2RXCOUNT" size="4" start="8" />
      <BitField description="Set this bit to allow a countdown to transition in between TX and RX." name="ENTX2RXCOUNT" size="1" start="12" />
      <BitField description="Reserved." name="RSVD1" size="3" start="13" />
      <BitField description="Delay in between the detection of squelch to the reset of high-speed RX." name="SQUELCHRESETCOUNT" size="5" start="16" />
      <BitField description="Reserved." name="RSVD2" size="3" start="21" />
      <BitField description="Set bit to allow squelch to reset high-speed receive." name="ENSQUELCHRESET" size="1" start="24" />
      <BitField description="Duration of RESET in terms of the number of 480-MHz cycles." name="SQUELCHRESETLENGTH" size="4" start="25" />
      <BitField description="Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1." name="HOST_RESUME_DEBUG" size="1" start="29" />
      <BitField description="Gate Test Clocks" name="CLKGATE" size="1" start="30" />
      <BitField description="Reserved." name="RSVD3" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="USB PHY Debug Register" name="USBPHY_DEBUG_CLR" reset_mask="0xFFFFFFFF" reset_value="0x7F180000" size="4" start="+0x58">
      <BitField description="Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold the value" name="OTGIDPIOLOCK" size="1" start="0" />
      <BitField description="Use holding registers to assist in timing for external UTMI interface." name="DEBUG_INTERFACE_HOLD" size="1" start="1" />
      <BitField description="Set bit 3 to 1 to pull down 15-KOhm on USB_DP line" name="HSTPULLDOWN" size="2" start="2" />
      <BitField description="Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown" name="ENHSTPULLDOWN" size="2" start="4" />
      <BitField description="Reserved." name="RSVD0" size="2" start="6" />
      <BitField description="Delay in between the end of transmit to the beginning of receive" name="TX2RXCOUNT" size="4" start="8" />
      <BitField description="Set this bit to allow a countdown to transition in between TX and RX." name="ENTX2RXCOUNT" size="1" start="12" />
      <BitField description="Reserved." name="RSVD1" size="3" start="13" />
      <BitField description="Delay in between the detection of squelch to the reset of high-speed RX." name="SQUELCHRESETCOUNT" size="5" start="16" />
      <BitField description="Reserved." name="RSVD2" size="3" start="21" />
      <BitField description="Set bit to allow squelch to reset high-speed receive." name="ENSQUELCHRESET" size="1" start="24" />
      <BitField description="Duration of RESET in terms of the number of 480-MHz cycles." name="SQUELCHRESETLENGTH" size="4" start="25" />
      <BitField description="Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1." name="HOST_RESUME_DEBUG" size="1" start="29" />
      <BitField description="Gate Test Clocks" name="CLKGATE" size="1" start="30" />
      <BitField description="Reserved." name="RSVD3" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="USB PHY Debug Register" name="USBPHY_DEBUG_TOG" reset_mask="0xFFFFFFFF" reset_value="0x7F180000" size="4" start="+0x5C">
      <BitField description="Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold the value" name="OTGIDPIOLOCK" size="1" start="0" />
      <BitField description="Use holding registers to assist in timing for external UTMI interface." name="DEBUG_INTERFACE_HOLD" size="1" start="1" />
      <BitField description="Set bit 3 to 1 to pull down 15-KOhm on USB_DP line" name="HSTPULLDOWN" size="2" start="2" />
      <BitField description="Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown" name="ENHSTPULLDOWN" size="2" start="4" />
      <BitField description="Reserved." name="RSVD0" size="2" start="6" />
      <BitField description="Delay in between the end of transmit to the beginning of receive" name="TX2RXCOUNT" size="4" start="8" />
      <BitField description="Set this bit to allow a countdown to transition in between TX and RX." name="ENTX2RXCOUNT" size="1" start="12" />
      <BitField description="Reserved." name="RSVD1" size="3" start="13" />
      <BitField description="Delay in between the detection of squelch to the reset of high-speed RX." name="SQUELCHRESETCOUNT" size="5" start="16" />
      <BitField description="Reserved." name="RSVD2" size="3" start="21" />
      <BitField description="Set bit to allow squelch to reset high-speed receive." name="ENSQUELCHRESET" size="1" start="24" />
      <BitField description="Duration of RESET in terms of the number of 480-MHz cycles." name="SQUELCHRESETLENGTH" size="4" start="25" />
      <BitField description="Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1." name="HOST_RESUME_DEBUG" size="1" start="29" />
      <BitField description="Gate Test Clocks" name="CLKGATE" size="1" start="30" />
      <BitField description="Reserved." name="RSVD3" size="1" start="31" />
    </Register>
    <Register access="ReadOnly" description="UTMI Debug Status Register 0" name="USBPHY_DEBUG0_STATUS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x60">
      <BitField description="Running count of the failed pseudo-random generator loopback" name="LOOP_BACK_FAIL_COUNT" size="16" start="0" />
      <BitField description="Running count of the UTMI_RXERROR." name="UTMI_RXERROR_FAIL_COUNT" size="10" start="16" />
      <BitField description="Running count of the squelch reset instead of normal end for HS RX." name="SQUELCH_COUNT" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="UTMI Debug Status Register 1" name="USBPHY_DEBUG1" reset_mask="0xFFFFFFFF" reset_value="0x1000" size="4" start="+0x70">
      <BitField description="Reserved. Note: This bit should remain clear." name="RSVD0" size="13" start="0" />
      <BitField description="Delay increment of the rise of squelch: 00 = Delay is nominal 01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%" name="ENTAILADJVD" size="2" start="13" />
      <BitField description="Reserved." name="RSVD1" size="17" start="15" />
    </Register>
    <Register access="Read/Write" description="UTMI Debug Status Register 1" name="USBPHY_DEBUG1_SET" reset_mask="0xFFFFFFFF" reset_value="0x1000" size="4" start="+0x74">
      <BitField description="Reserved. Note: This bit should remain clear." name="RSVD0" size="13" start="0" />
      <BitField description="Delay increment of the rise of squelch: 00 = Delay is nominal 01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%" name="ENTAILADJVD" size="2" start="13" />
      <BitField description="Reserved." name="RSVD1" size="17" start="15" />
    </Register>
    <Register access="Read/Write" description="UTMI Debug Status Register 1" name="USBPHY_DEBUG1_CLR" reset_mask="0xFFFFFFFF" reset_value="0x1000" size="4" start="+0x78">
      <BitField description="Reserved. Note: This bit should remain clear." name="RSVD0" size="13" start="0" />
      <BitField description="Delay increment of the rise of squelch: 00 = Delay is nominal 01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%" name="ENTAILADJVD" size="2" start="13" />
      <BitField description="Reserved." name="RSVD1" size="17" start="15" />
    </Register>
    <Register access="Read/Write" description="UTMI Debug Status Register 1" name="USBPHY_DEBUG1_TOG" reset_mask="0xFFFFFFFF" reset_value="0x1000" size="4" start="+0x7C">
      <BitField description="Reserved. Note: This bit should remain clear." name="RSVD0" size="13" start="0" />
      <BitField description="Delay increment of the rise of squelch: 00 = Delay is nominal 01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%" name="ENTAILADJVD" size="2" start="13" />
      <BitField description="Reserved." name="RSVD1" size="17" start="15" />
    </Register>
    <Register access="ReadOnly" description="UTMI RTL Version" name="USBPHY_VERSION" reset_mask="0xFFFFFFFF" reset_value="0x4030000" size="4" start="+0x80">
      <BitField description="Fixed read-only value reflecting the stepping of the RTL version." name="STEP" size="16" start="0" />
      <BitField description="Fixed read-only value reflecting the MINOR field of the RTL version." name="MINOR" size="8" start="16" />
      <BitField description="Fixed read-only value reflecting the MAJOR field of the RTL version." name="MAJOR" size="8" start="24" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="CSU registers" name="CSU" start="0x400DC000">
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL0" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x0">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL1" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x4">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL2" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x8">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL3" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0xC">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL4" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x10">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL5" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x14">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL6" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x18">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL7" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x1C">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL8" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x20">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL9" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x24">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL10" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x28">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL11" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x2C">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL12" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x30">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL13" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x34">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL14" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x38">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL15" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x3C">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL16" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x40">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL17" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x44">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL18" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x48">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL19" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x4C">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL20" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x50">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL21" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x54">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL22" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x58">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL23" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x5C">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL24" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x60">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL25" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x64">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL26" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x68">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL27" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x6C">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL28" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x70">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL29" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x74">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL30" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x78">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Config security level register" name="CSU_CSL31" reset_mask="0xFFFFFFFF" reset_value="0x330033" size="4" start="+0x7C">
      <BitField description="Secure user read access control for the second slave" name="SUR_S2" size="1" start="0">
        <Enum description="The secure user read access is disabled for the second slave." name="SUR_S2_0" start="0" />
        <Enum description="The secure user read access is enabled for the second slave." name="SUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the second slave" name="SSR_S2" size="1" start="1">
        <Enum description="The secure supervisor read access is disabled for the second slave." name="SSR_S2_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the second slave." name="SSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the second slave" name="NUR_S2" size="1" start="2">
        <Enum description="The non-secure user read access is disabled for the second slave." name="NUR_S2_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the second slave." name="NUR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the second slave" name="NSR_S2" size="1" start="3">
        <Enum description="The non-secure supervisor read access is disabled for the second slave." name="NSR_S2_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the second slave." name="NSR_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the second slave" name="SUW_S2" size="1" start="4">
        <Enum description="The secure user write access is disabled for the second slave." name="SUW_S2_0" start="0" />
        <Enum description="The secure user write access is enabled for the second slave." name="SUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the second slave" name="SSW_S2" size="1" start="5">
        <Enum description="The secure supervisor write access is disabled for the second slave." name="SSW_S2_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the second slave." name="SSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the second slave" name="NUW_S2" size="1" start="6">
        <Enum description="The non-secure user write access is disabled for the second slave." name="NUW_S2_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the second slave." name="NUW_S2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the second slave" name="NSW_S2" size="1" start="7">
        <Enum description="The non-secure supervisor write access is disabled for the second slave." name="NSW_S2_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the second slave." name="NSW_S2_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the second slave. It is written by the secure software." name="LOCK_S2" size="1" start="8">
        <Enum description="Not locked. Bits 7-0 can be written by the software." name="LOCK_S2_0" start="0" />
        <Enum description="Bits 7-0 are locked and cannot be written by the software" name="LOCK_S2_1" start="0x1" />
      </BitField>
      <BitField description="Secure user read access control for the first slave" name="SUR_S1" size="1" start="16">
        <Enum description="The secure user read access is disabled for the first slave." name="SUR_S1_0" start="0" />
        <Enum description="The secure user read access is enabled for the first slave." name="SUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor read access control for the first slave" name="SSR_S1" size="1" start="17">
        <Enum description="The secure supervisor read access is disabled for the first slave." name="SSR_S1_0" start="0" />
        <Enum description="The secure supervisor read access is enabled for the first slave." name="SSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user read access control for the first slave" name="NUR_S1" size="1" start="18">
        <Enum description="The non-secure user read access is disabled for the first slave." name="NUR_S1_0" start="0" />
        <Enum description="The non-secure user read access is enabled for the first slave." name="NUR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor read access control for the first slave" name="NSR_S1" size="1" start="19">
        <Enum description="The non-secure supervisor read access is disabled for the first slave." name="NSR_S1_0" start="0" />
        <Enum description="The non-secure supervisor read access is enabled for the first slave." name="NSR_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure user write access control for the first slave" name="SUW_S1" size="1" start="20">
        <Enum description="The secure user write access is disabled for the first slave." name="SUW_S1_0" start="0" />
        <Enum description="The secure user write access is enabled for the first slave." name="SUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Secure supervisor write access control for the first slave" name="SSW_S1" size="1" start="21">
        <Enum description="The secure supervisor write access is disabled for the first slave." name="SSW_S1_0" start="0" />
        <Enum description="The secure supervisor write access is enabled for the first slave." name="SSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure user write access control for the first slave" name="NUW_S1" size="1" start="22">
        <Enum description="The non-secure user write access is disabled for the first slave." name="NUW_S1_0" start="0" />
        <Enum description="The non-secure user write access is enabled for the first slave." name="NUW_S1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure supervisor write access control for the first slave" name="NSW_S1" size="1" start="23">
        <Enum description="The non-secure supervisor write access is disabled for the first slave." name="NSW_S1_0" start="0" />
        <Enum description="The non-secure supervisor write access is enabled for the first slave" name="NSW_S1_1" start="0x1" />
      </BitField>
      <BitField description="The lock bit corresponding to the first slave. It is written by the secure software." name="LOCK_S1" size="1" start="24">
        <Enum description="Not locked. The bits 16-23 can be written by the software." name="LOCK_S1_0" start="0" />
        <Enum description="The bits 16-23 are locked and can't be written by the software." name="LOCK_S1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="HP0 register" name="CSU_HP0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x200">
      <BitField description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the eDMA" name="HP_DMA" size="1" start="2">
        <Enum description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." name="HP_DMA_0" start="0" />
        <Enum description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." name="HP_DMA_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the eDMA" name="L_DMA" size="1" start="3">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_DMA_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_DMA_1" start="0x1" />
      </BitField>
      <BitField description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the LCDIF" name="HP_LCDIF" size="1" start="4">
        <Enum description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." name="HP_LCDIF_0" start="0" />
        <Enum description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." name="HP_LCDIF_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the LCDIF" name="L_LCDIF" size="1" start="5">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_LCDIF_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_LCDIF_1" start="0x1" />
      </BitField>
      <BitField description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the CSI" name="HP_CSI" size="1" start="6">
        <Enum description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." name="HP_CSI_0" start="0" />
        <Enum description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." name="HP_CSI_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the CSI" name="L_CSI" size="1" start="7">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_CSI_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_CSI_1" start="0x1" />
      </BitField>
      <BitField description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the PXP" name="HP_PXP" size="1" start="8">
        <Enum description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." name="HP_PXP_0" start="0" />
        <Enum description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." name="HP_PXP_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the PXP" name="L_PXP" size="1" start="9">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_PXP_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_PXP_1" start="0x1" />
      </BitField>
      <BitField description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the DCP" name="HP_DCP" size="1" start="10">
        <Enum description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." name="HP_DCP_0" start="0" />
        <Enum description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." name="HP_DCP_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the DCP" name="L_DCP" size="1" start="11">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_DCP_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit cannot be written by the software." name="L_DCP_1" start="0x1" />
      </BitField>
      <BitField description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the ENET" name="HP_ENET" size="1" start="14">
        <Enum description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." name="HP_ENET_0" start="0" />
        <Enum description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." name="HP_ENET_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the ENET" name="L_ENET" size="1" start="15">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_ENET_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_ENET_1" start="0x1" />
      </BitField>
      <BitField description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the USDHC1" name="HP_USDHC1" size="1" start="16">
        <Enum description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." name="HP_USDHC1_0" start="0" />
        <Enum description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." name="HP_USDHC1_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the USDHC1" name="L_USDHC1" size="1" start="17">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_USDHC1_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_USDHC1_1" start="0x1" />
      </BitField>
      <BitField description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the USDHC2" name="HP_USDHC2" size="1" start="18">
        <Enum description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." name="HP_USDHC2_0" start="0" />
        <Enum description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." name="HP_USDHC2_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the USDHC2" name="L_USDHC2" size="1" start="19">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_USDHC2_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_USDHC2_1" start="0x1" />
      </BitField>
      <BitField description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the TPSMP" name="HP_TPSMP" size="1" start="20">
        <Enum description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." name="HP_TPSMP_0" start="0" />
        <Enum description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." name="HP_TPSMP_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the TPSMP" name="L_TPSMP" size="1" start="21">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_TPSMP_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_TPSMP_1" start="0x1" />
      </BitField>
      <BitField description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the USB" name="HP_USB" size="1" start="22">
        <Enum description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." name="HP_USB_0" start="0" />
        <Enum description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." name="HP_USB_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the USB" name="L_USB" size="1" start="23">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_USB_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_USB_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Secure access register" name="CSU_SA" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x218">
      <BitField description="Non-secure access policy indicator bit" name="NSA_DMA" size="1" start="2">
        <Enum description="Secure access for the corresponding type-1 master" name="NSA_DMA_0" start="0" />
        <Enum description="Non-secure access for the corresponding type-1 master" name="NSA_DMA_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the eDMA" name="L_DMA" size="1" start="3">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_DMA_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_DMA_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure access policy indicator bit" name="NSA_LCDIF" size="1" start="4">
        <Enum description="Secure access for the corresponding type-1 master" name="NSA_LCDIF_0" start="0" />
        <Enum description="Non-secure access for the corresponding type-1 master" name="NSA_LCDIF_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the LCDIF" name="L_LCDIF" size="1" start="5">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_LCDIF_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_LCDIF_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure access policy indicator bit" name="NSA_CSI" size="1" start="6">
        <Enum description="Secure access for the corresponding type-1 master" name="NSA_CSI_0" start="0" />
        <Enum description="Non-secure access for the corresponding type-1 master" name="NSA_CSI_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the CSI" name="L_CSI" size="1" start="7">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_CSI_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_CSI_1" start="0x1" />
      </BitField>
      <BitField description="Non-Secure Access Policy indicator bit" name="NSA_PXP" size="1" start="8">
        <Enum description="Secure access for the corresponding type-1 master" name="NSA_PXP_0" start="0" />
        <Enum description="Non-secure access for the corresponding type-1 master" name="NSA_PXP_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the PXP" name="L_PXP" size="1" start="9">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_PXP_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_PXP_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure access policy indicator bit" name="NSA_DCP" size="1" start="10">
        <Enum description="Secure access for the corresponding type-1 master" name="NSA_DCP_0" start="0" />
        <Enum description="Non-secure access for the corresponding type-1 master" name="NSA_DCP_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the DCP" name="L_DCP" size="1" start="11">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_DCP_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_DCP_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure access policy indicator bit" name="NSA_ENET" size="1" start="14">
        <Enum description="Secure access for the corresponding type-1 master" name="NSA_ENET_0" start="0" />
        <Enum description="Non-secure access for the corresponding type-1 master" name="NSA_ENET_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the ENET" name="L_ENET" size="1" start="15">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_ENET_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_ENET_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure access policy indicator bit" name="NSA_USDHC1" size="1" start="16">
        <Enum description="Secure access for the corresponding type-1 master" name="NSA_USDHC1_0" start="0" />
        <Enum description="Non-secure access for the corresponding type-1 master" name="NSA_USDHC1_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the USDHC1" name="L_USDHC1" size="1" start="17">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_USDHC1_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_USDHC1_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure access policy indicator bit" name="NSA_USDHC2" size="1" start="18">
        <Enum description="Secure access for the corresponding type-1 master" name="NSA_USDHC2_0" start="0" />
        <Enum description="Non-secure access for the corresponding type-1 master" name="NSA_USDHC2_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the USDHC2" name="L_USDHC2" size="1" start="19">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_USDHC2_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_USDHC2_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure access policy indicator bit" name="NSA_TPSMP" size="1" start="20">
        <Enum description="Secure access for the corresponding type-1 master" name="NSA_TPSMP_0" start="0" />
        <Enum description="Non-secure access for the corresponding type-1 master" name="NSA_TPSMP_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the TPSMP" name="L_TPSMP" size="1" start="21">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_TPSMP_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_TPSMP_1" start="0x1" />
      </BitField>
      <BitField description="Non-secure access policy indicator bit" name="NSA_USB" size="1" start="22">
        <Enum description="Secure access for the corresponding type-1 master" name="NSA_USB_0" start="0" />
        <Enum description="Non-secure access for the corresponding type-1 master" name="NSA_USB_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the USB" name="L_USB" size="1" start="23">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_USB_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_USB_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="HPCONTROL0 register" name="CSU_HPCONTROL0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x358">
      <BitField description="Indicates the privilege/user mode for the eDMA" name="HPC_DMA" size="1" start="2">
        <Enum description="User mode for the corresponding master" name="HPC_DMA_0" start="0" />
        <Enum description="Supervisor mode for the corresponding master" name="HPC_DMA_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the eDMA" name="L_DMA" size="1" start="3">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_DMA_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_DMA_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the privilege/user mode for the LCDIF" name="HPC_LCDIF" size="1" start="4">
        <Enum description="User mode for the corresponding master" name="HPC_LCDIF_0" start="0" />
        <Enum description="Supervisor mode for the corresponding master" name="HPC_LCDIF_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the LCDIF" name="L_LCDIF" size="1" start="5">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_LCDIF_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_LCDIF_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the privilege/user mode for the CSI" name="HPC_CSI" size="1" start="6">
        <Enum description="User mode for the corresponding master" name="HPC_CSI_0" start="0" />
        <Enum description="Supervisor mode for the corresponding master" name="HPC_CSI_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the CSI" name="L_CSI" size="1" start="7">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_CSI_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_CSI_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the privilege/user mode for the PXP" name="HPC_PXP" size="1" start="8">
        <Enum description="User mode for the corresponding master" name="HPC_PXP_0" start="0" />
        <Enum description="Supervisor mode for the corresponding master" name="HPC_PXP_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the PXP" name="L_PXP" size="1" start="9">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_PXP_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_PXP_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the privilege/user mode for the DCP" name="HPC_DCP" size="1" start="10">
        <Enum description="User mode for the corresponding master" name="HPC_DCP_0" start="0" />
        <Enum description="Supervisor mode for the corresponding master" name="HPC_DCP_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the DCP" name="L_DCP" size="1" start="11">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_DCP_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_DCP_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the privilege/user mode for the ENET" name="HPC_ENET" size="1" start="14">
        <Enum description="User mode for the corresponding master" name="HPC_ENET_0" start="0" />
        <Enum description="Supervisor mode for the corresponding master" name="HPC_ENET_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the ENET" name="L_ENET" size="1" start="15">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_ENET_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_ENET_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the privilege/user mode for the USDHC1" name="HPC_USDHC1" size="1" start="16">
        <Enum description="User mode for the corresponding master" name="HPC_USDHC1_0" start="0" />
        <Enum description="Supervisor mode for the corresponding master" name="HPC_USDHC1_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the USDHC1" name="L_USDHC1" size="1" start="17">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_USDHC1_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_USDHC1_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the privilege/user mode for the USDHC2" name="HPC_USDHC2" size="1" start="18">
        <Enum description="User mode for the corresponding master" name="HPC_USDHC2_0" start="0" />
        <Enum description="Supervisor mode for the corresponding master" name="HPC_USDHC2_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the USDHC2." name="L_USDHC2" size="1" start="19">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_USDHC2_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_USDHC2_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the privilege/user mode for the TPSMP" name="HPC_TPSMP" size="1" start="20">
        <Enum description="User mode for the corresponding master" name="HPC_TPSMP_0" start="0" />
        <Enum description="Supervisor mode for the corresponding master" name="HPC_TPSMP_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the TPSMP." name="L_TPSMP" size="1" start="21">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_TPSMP_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_TPSMP_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the privilege/user mode for the USB" name="HPC_USB" size="1" start="22">
        <Enum description="User mode for the corresponding master" name="HPC_USB_0" start="0" />
        <Enum description="Supervisor mode for the corresponding master" name="HPC_USB_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit set by the TZ software for the USB." name="L_USB" size="1" start="23">
        <Enum description="No lock-the adjacent (next lower) bit can be written by the software." name="L_USB_0" start="0" />
        <Enum description="Lock-the adjacent (next lower) bit can't be written by the software." name="L_USB_1" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="DMA" name="DMA0" start="0x400E8000">
    <Register access="Read/Write" description="Control" name="CR" reset_mask="0x80FFFFFF" reset_value="0x400" size="4" start="+0x0">
      <BitField description="Enable Debug" name="EDBG" size="1" start="1">
        <Enum description="When the chip is in Debug mode, the eDMA continues to operate." name="DISABLED" start="0" />
        <Enum description="When the chip is in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Round Robin Channel Arbitration" name="ERCA" size="1" start="2">
        <Enum description="Fixed priority arbitration within each group" name="DISABLED" start="0" />
        <Enum description="Round robin arbitration within each group" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Round Robin Group Arbitration" name="ERGA" size="1" start="3">
        <Enum description="Fixed priority arbitration" name="DISABLED" start="0" />
        <Enum description="Round robin arbitration" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Halt On Error" name="HOE" size="1" start="4">
        <Enum description="Normal operation" name="NORMAL_OPS" start="0" />
        <Enum description="Error causes HALT field to be automatically set to 1" name="HALT_ON_ERROR" start="0x1" />
      </BitField>
      <BitField description="Halt eDMA Operations" name="HALT" size="1" start="5">
        <Enum description="Normal operation" name="NORMAL_OPS" start="0" />
        <Enum description="eDMA operations halted" name="HALT_DMA" start="0x1" />
      </BitField>
      <BitField description="Continuous Link Mode" name="CLM" size="1" start="6">
        <Enum description="Continuous link mode is off" name="CLM_OFF" start="0" />
        <Enum description="Continuous link mode is on" name="CLM_ON" start="0x1" />
      </BitField>
      <BitField description="Enable Minor Loop Mapping" name="EMLM" size="1" start="7">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Group 0 Priority" name="GRP0PRI" size="1" start="8" />
      <BitField description="Channel Group 1 Priority" name="GRP1PRI" size="1" start="10" />
      <BitField description="Error Cancel Transfer" name="ECX" size="1" start="16">
        <Enum description="Normal operation" name="NORMAL_OPS" start="0" />
        <Enum description="Cancel the remaining data transfer" name="CANCEL" start="0x1" />
      </BitField>
      <BitField description="Cancel Transfer" name="CX" size="1" start="17">
        <Enum description="Normal operation" name="NORMAL_OPS" start="0" />
        <Enum description="Cancel the remaining data transfer" name="CANCEL" start="0x1" />
      </BitField>
      <BitField description="eDMA Active Status" name="ACTIVE" size="1" start="31">
        <Enum description="eDMA is idle" name="IDLE" start="0" />
        <Enum description="eDMA is executing a channel" name="ACTIVE" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Error Status" name="ES" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="Destination Bus Error" name="DBE" size="1" start="0">
        <Enum description="No destination bus error." name="NO_ERROR" start="0" />
        <Enum description="The most-recently recorded error was a bus error on a destination write." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Source Bus Error" name="SBE" size="1" start="1">
        <Enum description="No source bus error." name="NO_ERROR" start="0" />
        <Enum description="The most-recently recorded error was a bus error on a source read." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Scatter/Gather Configuration Error" name="SGE" size="1" start="2">
        <Enum description="No scatter/gather configuration error." name="NO_ERROR" start="0" />
        <Enum description="The most-recently recorded error was a configuration error detected in the TCDn_DLASTSGA field." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="NBYTES/CITER Configuration Error" name="NCE" size="1" start="3">
        <Enum description="No NBYTES/CITER configuration error." name="NO_ERROR" start="0" />
        <Enum description="The most-recently recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] = 0, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Destination Offset Error" name="DOE" size="1" start="4">
        <Enum description="No destination offset configuration error." name="NO_ERROR" start="0" />
        <Enum description="The most-recently recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Destination Address Error" name="DAE" size="1" start="5">
        <Enum description="No destination address configuration error." name="NO_ERROR" start="0" />
        <Enum description="The most-recently recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Source Offset Error" name="SOE" size="1" start="6">
        <Enum description="No source offset configuration error." name="NO_ERROR" start="0" />
        <Enum description="The most-recently recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Source Address Error" name="SAE" size="1" start="7">
        <Enum description="No source address configuration error." name="NO_ERROR" start="0" />
        <Enum description="The most-recently recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Error Channel Number or Canceled Channel Number" name="ERRCHN" size="5" start="8" />
      <BitField description="Channel Priority Error" name="CPE" size="1" start="14">
        <Enum description="No channel priority error." name="NO_ERROR" start="0" />
        <Enum description="The most-recently recorded error was a configuration error in the channel priorities within a group. Channel priorities within a group are not unique." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Group Priority Error" name="GPE" size="1" start="15">
        <Enum description="No group priority error." name="NO_ERROR" start="0" />
        <Enum description="The most-recently recorded error was a configuration error among the group priorities. All group priorities are not unique." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Transfer Canceled" name="ECX" size="1" start="16">
        <Enum description="No canceled transfers" name="NO_CANCELS" start="0" />
        <Enum description="The most-recently recorded entry was a canceled transfer initiated by the error cancel transfer field" name="CANCELED" start="0x1" />
      </BitField>
      <BitField description="Logical OR of all ERR status fields" name="VLD" size="1" start="31">
        <Enum description="No ERR fields are 1" name="NO_ERROR" start="0" />
        <Enum description="At least one ERR field has a value of 1, indicating a valid error exists that has not been cleared" name="ERROR" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Enable Request" name="ERQ" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Enable DMA Request 0" name="ERQ0" size="1" start="0">
        <Enum description="The DMA request signal for channel 0 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 0 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 1" name="ERQ1" size="1" start="1">
        <Enum description="The DMA request signal for channel 1 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 1 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 2" name="ERQ2" size="1" start="2">
        <Enum description="The DMA request signal for channel 2 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 2 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 3" name="ERQ3" size="1" start="3">
        <Enum description="The DMA request signal for channel 3 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 3 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 4" name="ERQ4" size="1" start="4">
        <Enum description="The DMA request signal for channel 4 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 4 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 5" name="ERQ5" size="1" start="5">
        <Enum description="The DMA request signal for channel 5 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 5 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 6" name="ERQ6" size="1" start="6">
        <Enum description="The DMA request signal for channel 6 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 6 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 7" name="ERQ7" size="1" start="7">
        <Enum description="The DMA request signal for channel 7 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 7 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 8" name="ERQ8" size="1" start="8">
        <Enum description="The DMA request signal for channel 8 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 8 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 9" name="ERQ9" size="1" start="9">
        <Enum description="The DMA request signal for channel 9 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 9 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 10" name="ERQ10" size="1" start="10">
        <Enum description="The DMA request signal for channel 10 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 10 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 11" name="ERQ11" size="1" start="11">
        <Enum description="The DMA request signal for channel 11 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 11 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 12" name="ERQ12" size="1" start="12">
        <Enum description="The DMA request signal for channel 12 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 12 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 13" name="ERQ13" size="1" start="13">
        <Enum description="The DMA request signal for channel 13 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 13 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 14" name="ERQ14" size="1" start="14">
        <Enum description="The DMA request signal for channel 14 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 14 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 15" name="ERQ15" size="1" start="15">
        <Enum description="The DMA request signal for channel 15 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 15 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 16" name="ERQ16" size="1" start="16">
        <Enum description="The DMA request signal for channel 16 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 16 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 17" name="ERQ17" size="1" start="17">
        <Enum description="The DMA request signal for channel 17 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 17 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 18" name="ERQ18" size="1" start="18">
        <Enum description="The DMA request signal for channel 18 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 18 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 19" name="ERQ19" size="1" start="19">
        <Enum description="The DMA request signal for channel 19 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 19 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 20" name="ERQ20" size="1" start="20">
        <Enum description="The DMA request signal for channel 20 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 20 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 21" name="ERQ21" size="1" start="21">
        <Enum description="The DMA request signal for channel 21 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 21 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 22" name="ERQ22" size="1" start="22">
        <Enum description="The DMA request signal for channel 22 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 22 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 23" name="ERQ23" size="1" start="23">
        <Enum description="The DMA request signal for channel 23 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 23 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 24" name="ERQ24" size="1" start="24">
        <Enum description="The DMA request signal for channel 24 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 24 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 25" name="ERQ25" size="1" start="25">
        <Enum description="The DMA request signal for channel 25 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 25 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 26" name="ERQ26" size="1" start="26">
        <Enum description="The DMA request signal for channel 26 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 26 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 27" name="ERQ27" size="1" start="27">
        <Enum description="The DMA request signal for channel 27 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 27 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 28" name="ERQ28" size="1" start="28">
        <Enum description="The DMA request signal for channel 28 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 28 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 29" name="ERQ29" size="1" start="29">
        <Enum description="The DMA request signal for channel 29 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 29 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 30" name="ERQ30" size="1" start="30">
        <Enum description="The DMA request signal for channel 30 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 30 is enabled" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable DMA Request 31" name="ERQ31" size="1" start="31">
        <Enum description="The DMA request signal for channel 31 is disabled" name="DISABLE" start="0" />
        <Enum description="The DMA request signal for channel 31 is enabled" name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Enable Error Interrupt" name="EEI" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="Enable Error Interrupt 0" name="EEI0" size="1" start="0">
        <Enum description="An error on channel 0 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 0 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 1" name="EEI1" size="1" start="1">
        <Enum description="An error on channel 1 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 1 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 2" name="EEI2" size="1" start="2">
        <Enum description="An error on channel 2 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 2 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 3" name="EEI3" size="1" start="3">
        <Enum description="An error on channel 3 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 3 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 4" name="EEI4" size="1" start="4">
        <Enum description="An error on channel 4 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 4 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 5" name="EEI5" size="1" start="5">
        <Enum description="An error on channel 5 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 5 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 6" name="EEI6" size="1" start="6">
        <Enum description="An error on channel 6 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 6 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 7" name="EEI7" size="1" start="7">
        <Enum description="An error on channel 7 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 7 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 8" name="EEI8" size="1" start="8">
        <Enum description="An error on channel 8 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 8 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 9" name="EEI9" size="1" start="9">
        <Enum description="An error on channel 9 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 9 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 10" name="EEI10" size="1" start="10">
        <Enum description="An error on channel 10 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 10 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 11" name="EEI11" size="1" start="11">
        <Enum description="An error on channel 11 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 11 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 12" name="EEI12" size="1" start="12">
        <Enum description="An error on channel 12 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 12 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 13" name="EEI13" size="1" start="13">
        <Enum description="An error on channel 13 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 13 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 14" name="EEI14" size="1" start="14">
        <Enum description="An error on channel 14 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 14 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 15" name="EEI15" size="1" start="15">
        <Enum description="An error on channel 15 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 15 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 16" name="EEI16" size="1" start="16">
        <Enum description="An error on channel 16 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 16 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 17" name="EEI17" size="1" start="17">
        <Enum description="An error on channel 17 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 17 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 18" name="EEI18" size="1" start="18">
        <Enum description="An error on channel 18 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 18 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 19" name="EEI19" size="1" start="19">
        <Enum description="An error on channel 19 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 19 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 20" name="EEI20" size="1" start="20">
        <Enum description="An error on channel 20 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 20 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 21" name="EEI21" size="1" start="21">
        <Enum description="An error on channel 21 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 21 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 22" name="EEI22" size="1" start="22">
        <Enum description="An error on channel 22 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 22 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 23" name="EEI23" size="1" start="23">
        <Enum description="An error on channel 23 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 23 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 24" name="EEI24" size="1" start="24">
        <Enum description="An error on channel 24 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 24 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 25" name="EEI25" size="1" start="25">
        <Enum description="An error on channel 25 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 25 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 26" name="EEI26" size="1" start="26">
        <Enum description="An error on channel 26 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 26 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 27" name="EEI27" size="1" start="27">
        <Enum description="An error on channel 27 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 27 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 28" name="EEI28" size="1" start="28">
        <Enum description="An error on channel 28 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 28 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 29" name="EEI29" size="1" start="29">
        <Enum description="An error on channel 29 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 29 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 30" name="EEI30" size="1" start="30">
        <Enum description="An error on channel 30 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 30 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
      <BitField description="Enable Error Interrupt 31" name="EEI31" size="1" start="31">
        <Enum description="An error on channel 31 does not generate an error interrupt" name="NO_INTERRUPT" start="0" />
        <Enum description="An error on channel 31 generates an error interrupt request" name="INTERRUPT" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Clear Enable Error Interrupt" name="CEEI" reset_mask="0xFF" reset_value="0" size="1" start="+0x18">
      <BitField description="Clear Enable Error Interrupt" name="CEEI" size="5" start="0" />
      <BitField description="Clear All Enable Error Interrupts" name="CAEE" size="1" start="6">
        <Enum description="Write 0 only to the EEI field specified in the CEEI field" name="CLEAR_EEI" start="0" />
        <Enum description="Write 0 to all fields in EEI" name="CLEAR_ALL" start="0x1" />
      </BitField>
      <BitField description="No Op Enable" name="NOP" size="1" start="7">
        <Enum description="Normal operation" name="NORMAL_OPS" start="0" />
        <Enum description="No operation, ignore the other fields in this register" name="NO_OPS" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Set Enable Error Interrupt" name="SEEI" reset_mask="0xFF" reset_value="0" size="1" start="+0x19">
      <BitField description="Set Enable Error Interrupt" name="SEEI" size="5" start="0" />
      <BitField description="Set All Enable Error Interrupts" name="SAEE" size="1" start="6">
        <Enum description="Write 1 only to the EEI field specified in the SEEI field" name="SET_EEI" start="0" />
        <Enum description="Writes 1 to all fields in EEI" name="SET_ALL" start="0x1" />
      </BitField>
      <BitField description="No Op Enable" name="NOP" size="1" start="7">
        <Enum description="Normal operation" name="NORMAL_OPS" start="0" />
        <Enum description="No operation, ignore the other fields in this register" name="NO_OPS" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Clear Enable Request" name="CERQ" reset_mask="0xFF" reset_value="0" size="1" start="+0x1A">
      <BitField description="Clear Enable Request" name="CERQ" size="5" start="0" />
      <BitField description="Clear All Enable Requests" name="CAER" size="1" start="6">
        <Enum description="Write 0 to only the ERQ field specified in the CERQ field" name="CLEAR_ERQ" start="0" />
        <Enum description="Write 0 to all fields in ERQ" name="CLEAR_ALL" start="0x1" />
      </BitField>
      <BitField description="No Op Enable" name="NOP" size="1" start="7">
        <Enum description="Normal operation" name="NORMAL_OPS" start="0" />
        <Enum description="No operation, ignore the other fields in this register" name="NO_OPS" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Set Enable Request" name="SERQ" reset_mask="0xFF" reset_value="0" size="1" start="+0x1B">
      <BitField description="Set Enable Request" name="SERQ" size="5" start="0" />
      <BitField description="Set All Enable Requests" name="SAER" size="1" start="6">
        <Enum description="Write 1 to only the ERQ field specified in the SERQ field" name="SET_ERQ" start="0" />
        <Enum description="Write 1 to all fields in ERQ" name="SET_ALL" start="0x1" />
      </BitField>
      <BitField description="No Op Enable" name="NOP" size="1" start="7">
        <Enum description="Normal operation" name="NORMAL_OPS" start="0" />
        <Enum description="No operation, ignore the other fields in this register" name="NO_OPS" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Clear DONE Status Bit" name="CDNE" reset_mask="0xFF" reset_value="0" size="1" start="+0x1C">
      <BitField description="Clear DONE field" name="CDNE" size="5" start="0" />
      <BitField description="Clears All DONE fields" name="CADN" size="1" start="6">
        <Enum description="Writes 0 to only the TCDn_CSR[DONE] field specified in the CDNE field" name="CLEAR_DONE" start="0" />
        <Enum description="Writes 0 to all bits in TCDn_CSR[DONE]" name="CLEAR_ALL" start="0x1" />
      </BitField>
      <BitField description="No Op Enable" name="NOP" size="1" start="7">
        <Enum description="Normal operation" name="NORMAL_OPS" start="0" />
        <Enum description="No operation; all other fields in this register are ignored." name="NO_OPS" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Set START Bit" name="SSRT" reset_mask="0xFF" reset_value="0" size="1" start="+0x1D">
      <BitField description="Set START field" name="SSRT" size="5" start="0" />
      <BitField description="Set All START fields (activates all channels)" name="SAST" size="1" start="6">
        <Enum description="Write 1 to only the TCDn_CSR[START] field specified in the SSRT field" name="SET_START" start="0" />
        <Enum description="Write 1 to all bits in TCDn_CSR[START]" name="SET_ALL" start="0x1" />
      </BitField>
      <BitField description="No Op Enable" name="NOP" size="1" start="7">
        <Enum description="Normal operation" name="NORMAL_OPS" start="0" />
        <Enum description="No operation; all other fields in this register are ignored." name="NO_OPS" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Clear Error" name="CERR" reset_mask="0xFF" reset_value="0" size="1" start="+0x1E">
      <BitField description="Clear Error Indicator" name="CERR" size="5" start="0" />
      <BitField description="Clear All Error Indicators" name="CAEI" size="1" start="6">
        <Enum description="Write 0 to only the ERR field specified in the CERR field" name="CLEAR_ERR" start="0" />
        <Enum description="Write 0 to all fields in ERR" name="CLEAR_ALL" start="0x1" />
      </BitField>
      <BitField description="No Op Enable" name="NOP" size="1" start="7">
        <Enum description="Normal operation" name="NORMAL_OPS" start="0" />
        <Enum description="No operation; all other fields in this register are ignored." name="NO_OPS" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Clear Interrupt Request" name="CINT" reset_mask="0xFF" reset_value="0" size="1" start="+0x1F">
      <BitField description="Clear Interrupt Request" name="CINT" size="5" start="0" />
      <BitField description="Clear All Interrupt Requests" name="CAIR" size="1" start="6">
        <Enum description="Clear only the INT field specified in the CINT field" name="CLEAR_INT" start="0" />
        <Enum description="Clear all bits in INT" name="CLEAR_ALL" start="0x1" />
      </BitField>
      <BitField description="No Op Enable" name="NOP" size="1" start="7">
        <Enum description="Normal operation" name="NORMAL_OPS" start="0" />
        <Enum description="No operation; all other fields in this register are ignored." name="NO_OPS" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Interrupt Request" name="INT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Interrupt Request 0" name="INT0" size="1" start="0">
        <Enum description="The interrupt request for channel 0 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 0 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 1" name="INT1" size="1" start="1">
        <Enum description="The interrupt request for channel 1 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 1 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 2" name="INT2" size="1" start="2">
        <Enum description="The interrupt request for channel 2 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 2 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 3" name="INT3" size="1" start="3">
        <Enum description="The interrupt request for channel 3 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 3 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 4" name="INT4" size="1" start="4">
        <Enum description="The interrupt request for channel 4 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 4 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 5" name="INT5" size="1" start="5">
        <Enum description="The interrupt request for channel 5 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 5 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 6" name="INT6" size="1" start="6">
        <Enum description="The interrupt request for channel 6 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 6 is active" name="CTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 7" name="INT7" size="1" start="7">
        <Enum description="The interrupt request for channel 7 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 7 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 8" name="INT8" size="1" start="8">
        <Enum description="The interrupt request for channel 8 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 8 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 9" name="INT9" size="1" start="9">
        <Enum description="The interrupt request for channel 9 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 9 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 10" name="INT10" size="1" start="10">
        <Enum description="The interrupt request for channel 10 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 10 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 11" name="INT11" size="1" start="11">
        <Enum description="The interrupt request for channel 11 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 11 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 12" name="INT12" size="1" start="12">
        <Enum description="The interrupt request for channel 12 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 12 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 13" name="INT13" size="1" start="13">
        <Enum description="The interrupt request for channel 13 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 13 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 14" name="INT14" size="1" start="14">
        <Enum description="The interrupt request for channel 14 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 14 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 15" name="INT15" size="1" start="15">
        <Enum description="The interrupt request for channel 15 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 15 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 16" name="INT16" size="1" start="16">
        <Enum description="The interrupt request for channel 16 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 16 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 17" name="INT17" size="1" start="17">
        <Enum description="The interrupt request for channel 17 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 17 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 18" name="INT18" size="1" start="18">
        <Enum description="The interrupt request for channel 18 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 18 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 19" name="INT19" size="1" start="19">
        <Enum description="The interrupt request for channel 19 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 19 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 20" name="INT20" size="1" start="20">
        <Enum description="The interrupt request for channel 20 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 20 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 21" name="INT21" size="1" start="21">
        <Enum description="The interrupt request for channel 21 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 21 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 22" name="INT22" size="1" start="22">
        <Enum description="The interrupt request for channel 22 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 22 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 23" name="INT23" size="1" start="23">
        <Enum description="The interrupt request for channel 23 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 23 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 24" name="INT24" size="1" start="24">
        <Enum description="The interrupt request for channel 24 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 24 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 25" name="INT25" size="1" start="25">
        <Enum description="The interrupt request for channel 25 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 25 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 26" name="INT26" size="1" start="26">
        <Enum description="The interrupt request for channel 26 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 26 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 27" name="INT27" size="1" start="27">
        <Enum description="The interrupt request for channel 27 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 27 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 28" name="INT28" size="1" start="28">
        <Enum description="The interrupt request for channel 28 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 28 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 29" name="INT29" size="1" start="29">
        <Enum description="The interrupt request for channel 29 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 29 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 30" name="INT30" size="1" start="30">
        <Enum description="The interrupt request for channel 30 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 30 is active" name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="Interrupt Request 31" name="INT31" size="1" start="31">
        <Enum description="The interrupt request for channel 31 is cleared" name="NOT_ACTIVE" start="0" />
        <Enum description="The interrupt request for channel 31 is active" name="ACTIVE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Error" name="ERR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="Error In Channel 0" name="ERR0" size="1" start="0">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 1" name="ERR1" size="1" start="1">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 2" name="ERR2" size="1" start="2">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 3" name="ERR3" size="1" start="3">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 4" name="ERR4" size="1" start="4">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 5" name="ERR5" size="1" start="5">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 6" name="ERR6" size="1" start="6">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 7" name="ERR7" size="1" start="7">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 8" name="ERR8" size="1" start="8">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 9" name="ERR9" size="1" start="9">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 10" name="ERR10" size="1" start="10">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 11" name="ERR11" size="1" start="11">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 12" name="ERR12" size="1" start="12">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 13" name="ERR13" size="1" start="13">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 14" name="ERR14" size="1" start="14">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 15" name="ERR15" size="1" start="15">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 16" name="ERR16" size="1" start="16">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 17" name="ERR17" size="1" start="17">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 18" name="ERR18" size="1" start="18">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 19" name="ERR19" size="1" start="19">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 20" name="ERR20" size="1" start="20">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 21" name="ERR21" size="1" start="21">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 22" name="ERR22" size="1" start="22">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 23" name="ERR23" size="1" start="23">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 24" name="ERR24" size="1" start="24">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 25" name="ERR25" size="1" start="25">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 26" name="ERR26" size="1" start="26">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 27" name="ERR27" size="1" start="27">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 28" name="ERR28" size="1" start="28">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 29" name="ERR29" size="1" start="29">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 30" name="ERR30" size="1" start="30">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
      <BitField description="Error In Channel 31" name="ERR31" size="1" start="31">
        <Enum description="No error in this channel has occurred" name="NO_ERR" start="0" />
        <Enum description="An error in this channel has occurred" name="ERR" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Hardware Request Status" name="HRS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x34">
      <BitField description="Hardware Request Status Channel 0" name="HRS0" size="1" start="0">
        <Enum description="A hardware service request for channel 0 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 0 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 1" name="HRS1" size="1" start="1">
        <Enum description="A hardware service request for channel 1 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 1 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 2" name="HRS2" size="1" start="2">
        <Enum description="A hardware service request for channel 2 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 2 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 3" name="HRS3" size="1" start="3">
        <Enum description="A hardware service request for channel 3 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 3 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 4" name="HRS4" size="1" start="4">
        <Enum description="A hardware service request for channel 4 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 4 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 5" name="HRS5" size="1" start="5">
        <Enum description="A hardware service request for channel 5 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 5 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 6" name="HRS6" size="1" start="6">
        <Enum description="A hardware service request for channel 6 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 6 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 7" name="HRS7" size="1" start="7">
        <Enum description="A hardware service request for channel 7 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 7 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 8" name="HRS8" size="1" start="8">
        <Enum description="A hardware service request for channel 8 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 8 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 9" name="HRS9" size="1" start="9">
        <Enum description="A hardware service request for channel 9 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 9 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 10" name="HRS10" size="1" start="10">
        <Enum description="A hardware service request for channel 10 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 10 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 11" name="HRS11" size="1" start="11">
        <Enum description="A hardware service request for channel 11 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 11 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 12" name="HRS12" size="1" start="12">
        <Enum description="A hardware service request for channel 12 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 12 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 13" name="HRS13" size="1" start="13">
        <Enum description="A hardware service request for channel 13 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 13 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 14" name="HRS14" size="1" start="14">
        <Enum description="A hardware service request for channel 14 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 14 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 15" name="HRS15" size="1" start="15">
        <Enum description="A hardware service request for channel 15 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 15 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 16" name="HRS16" size="1" start="16">
        <Enum description="A hardware service request for channel 16 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 16 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 17" name="HRS17" size="1" start="17">
        <Enum description="A hardware service request for channel 17 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 17 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 18" name="HRS18" size="1" start="18">
        <Enum description="A hardware service request for channel 18 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 18 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 19" name="HRS19" size="1" start="19">
        <Enum description="A hardware service request for channel 19 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 19 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 20" name="HRS20" size="1" start="20">
        <Enum description="A hardware service request for channel 20 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 20 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 21" name="HRS21" size="1" start="21">
        <Enum description="A hardware service request for channel 21 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 21 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 22" name="HRS22" size="1" start="22">
        <Enum description="A hardware service request for channel 22 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 22 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 23" name="HRS23" size="1" start="23">
        <Enum description="A hardware service request for channel 23 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 23 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 24" name="HRS24" size="1" start="24">
        <Enum description="A hardware service request for channel 24 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 24 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 25" name="HRS25" size="1" start="25">
        <Enum description="A hardware service request for channel 25 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 25 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 26" name="HRS26" size="1" start="26">
        <Enum description="A hardware service request for channel 26 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 26 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 27" name="HRS27" size="1" start="27">
        <Enum description="A hardware service request for channel 27 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 27 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 28" name="HRS28" size="1" start="28">
        <Enum description="A hardware service request for channel 28 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 28 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 29" name="HRS29" size="1" start="29">
        <Enum description="A hardware service request for channel 29 is not preset" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 29 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 30" name="HRS30" size="1" start="30">
        <Enum description="A hardware service request for channel 30 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 30 is present" name="HWRQST" start="0x1" />
      </BitField>
      <BitField description="Hardware Request Status Channel 31" name="HRS31" size="1" start="31">
        <Enum description="A hardware service request for channel 31 is not present" name="NO_HWRQST" start="0" />
        <Enum description="A hardware service request for channel 31 is present" name="HWRQST" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Enable Asynchronous Request in Stop" name="EARS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x44">
      <BitField description="Enable asynchronous DMA request in stop mode for channel 0." name="EDREQ_0" size="1" start="0">
        <Enum description="Disable asynchronous DMA request for channel 0" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 0" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 1." name="EDREQ_1" size="1" start="1">
        <Enum description="Disable asynchronous DMA request for channel 1" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 1" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 2." name="EDREQ_2" size="1" start="2">
        <Enum description="Disable asynchronous DMA request for channel 2" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 2" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 3." name="EDREQ_3" size="1" start="3">
        <Enum description="Disable asynchronous DMA request for channel 3" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 3" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 4." name="EDREQ_4" size="1" start="4">
        <Enum description="Disable asynchronous DMA request for channel 4" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 4" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 5." name="EDREQ_5" size="1" start="5">
        <Enum description="Disable asynchronous DMA request for channel 5" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 5" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 6." name="EDREQ_6" size="1" start="6">
        <Enum description="Disable asynchronous DMA request for channel 6" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 6" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 7." name="EDREQ_7" size="1" start="7">
        <Enum description="Disable asynchronous DMA request for channel 7" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 7" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 8." name="EDREQ_8" size="1" start="8">
        <Enum description="Disable asynchronous DMA request for channel 8" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 8" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 9." name="EDREQ_9" size="1" start="9">
        <Enum description="Disable asynchronous DMA request for channel 9" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 9" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 10." name="EDREQ_10" size="1" start="10">
        <Enum description="Disable asynchronous DMA request for channel 10" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 10" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 11." name="EDREQ_11" size="1" start="11">
        <Enum description="Disable asynchronous DMA request for channel 11" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 11" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 12." name="EDREQ_12" size="1" start="12">
        <Enum description="Disable asynchronous DMA request for channel 12" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 12" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 13." name="EDREQ_13" size="1" start="13">
        <Enum description="Disable asynchronous DMA request for channel 13" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 13" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 14." name="EDREQ_14" size="1" start="14">
        <Enum description="Disable asynchronous DMA request for channel 14" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 14" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 15." name="EDREQ_15" size="1" start="15">
        <Enum description="Disable asynchronous DMA request for channel 15" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 15" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 16." name="EDREQ_16" size="1" start="16">
        <Enum description="Disable asynchronous DMA request for channel 16" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 16" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 17." name="EDREQ_17" size="1" start="17">
        <Enum description="Disable asynchronous DMA request for channel 17" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 17" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 18." name="EDREQ_18" size="1" start="18">
        <Enum description="Disable asynchronous DMA request for channel 18" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 18" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 19." name="EDREQ_19" size="1" start="19">
        <Enum description="Disable asynchronous DMA request for channel 19" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 19" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 20." name="EDREQ_20" size="1" start="20">
        <Enum description="Disable asynchronous DMA request for channel 20" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 20" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 21." name="EDREQ_21" size="1" start="21">
        <Enum description="Disable asynchronous DMA request for channel 21" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 21" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 22." name="EDREQ_22" size="1" start="22">
        <Enum description="Disable asynchronous DMA request for channel 22" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 22" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 23." name="EDREQ_23" size="1" start="23">
        <Enum description="Disable asynchronous DMA request for channel 23" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 23" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 24." name="EDREQ_24" size="1" start="24">
        <Enum description="Disable asynchronous DMA request for channel 24" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 24" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 25." name="EDREQ_25" size="1" start="25">
        <Enum description="Disable asynchronous DMA request for channel 25" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 25" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 26." name="EDREQ_26" size="1" start="26">
        <Enum description="Disable asynchronous DMA request for channel 26" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 26" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 27." name="EDREQ_27" size="1" start="27">
        <Enum description="Disable asynchronous DMA request for channel 27" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 27" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 28." name="EDREQ_28" size="1" start="28">
        <Enum description="Disable asynchronous DMA request for channel 28" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 28" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 29." name="EDREQ_29" size="1" start="29">
        <Enum description="Disable asynchronous DMA request for channel 29" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 29" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 30." name="EDREQ_30" size="1" start="30">
        <Enum description="Disable asynchronous DMA request for channel 30" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 30" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Enable asynchronous DMA request in stop mode for channel 31." name="EDREQ_31" size="1" start="31">
        <Enum description="Disable asynchronous DMA request for channel 31" name="DISABLE" start="0" />
        <Enum description="Enable asynchronous DMA request for channel 31" name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI3" reset_mask="0xFF" reset_value="0x3" size="1" start="+0x100">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI2" reset_mask="0xFF" reset_value="0x2" size="1" start="+0x101">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI1" reset_mask="0xFF" reset_value="0x1" size="1" start="+0x102">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI0" reset_mask="0xFF" reset_value="0" size="1" start="+0x103">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI7" reset_mask="0xFF" reset_value="0x7" size="1" start="+0x104">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI6" reset_mask="0xFF" reset_value="0x6" size="1" start="+0x105">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI5" reset_mask="0xFF" reset_value="0x5" size="1" start="+0x106">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI4" reset_mask="0xFF" reset_value="0x4" size="1" start="+0x107">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI11" reset_mask="0xFF" reset_value="0xB" size="1" start="+0x108">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI10" reset_mask="0xFF" reset_value="0xA" size="1" start="+0x109">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI9" reset_mask="0xFF" reset_value="0x9" size="1" start="+0x10A">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI8" reset_mask="0xFF" reset_value="0x8" size="1" start="+0x10B">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI15" reset_mask="0xFF" reset_value="0xF" size="1" start="+0x10C">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI14" reset_mask="0xFF" reset_value="0xE" size="1" start="+0x10D">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI13" reset_mask="0xFF" reset_value="0xD" size="1" start="+0x10E">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI12" reset_mask="0xFF" reset_value="0xC" size="1" start="+0x10F">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI19" reset_mask="0xFF" reset_value="0x13" size="1" start="+0x110">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI18" reset_mask="0xFF" reset_value="0x12" size="1" start="+0x111">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI17" reset_mask="0xFF" reset_value="0x11" size="1" start="+0x112">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI16" reset_mask="0xFF" reset_value="0x10" size="1" start="+0x113">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI23" reset_mask="0xFF" reset_value="0x17" size="1" start="+0x114">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI22" reset_mask="0xFF" reset_value="0x16" size="1" start="+0x115">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI21" reset_mask="0xFF" reset_value="0x15" size="1" start="+0x116">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI20" reset_mask="0xFF" reset_value="0x14" size="1" start="+0x117">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI27" reset_mask="0xFF" reset_value="0x1B" size="1" start="+0x118">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI26" reset_mask="0xFF" reset_value="0x1A" size="1" start="+0x119">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI25" reset_mask="0xFF" reset_value="0x19" size="1" start="+0x11A">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI24" reset_mask="0xFF" reset_value="0x18" size="1" start="+0x11B">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI31" reset_mask="0xFF" reset_value="0x1F" size="1" start="+0x11C">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI30" reset_mask="0xFF" reset_value="0x1E" size="1" start="+0x11D">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI29" reset_mask="0xFF" reset_value="0x1D" size="1" start="+0x11E">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel Priority" name="DCHPRI28" reset_mask="0xFF" reset_value="0x1C" size="1" start="+0x11F">
      <BitField description="Channel n Arbitration Priority" name="CHPRI" size="4" start="0" />
      <BitField description="Channel n Current Group Priority" name="GRPPRI" size="2" start="4" />
      <BitField description="Disable Preempt Ability. This field resets to 0." name="DPA" size="1" start="6">
        <Enum description="Channel n can suspend a lower priority channel" name="ENABLED" start="0" />
        <Enum description="Channel n cannot suspend any channel, regardless of channel priority" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Enable Channel Preemption. This field resets to 0." name="ECP" size="1" start="7">
        <Enum description="Channel n cannot be suspended by a higher priority channel's service request" name="DISABLED" start="0" />
        <Enum description="Channel n can be temporarily suspended by the service request of a higher priority channel" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD0_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1000">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD0_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1004">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD0_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1006">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD0_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1008">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD0_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1008">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD0_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1008">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD0_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x100C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD0_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1010">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD0_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1014">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD0_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1016">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD0_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1016">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD0_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1018">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD0_CSR" reset_mask="0" reset_value="0" size="2" start="+0x101C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD0_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x101E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD0_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x101E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD1_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1020">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD1_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1024">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD1_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1026">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD1_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1028">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD1_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1028">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD1_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1028">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD1_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x102C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD1_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1030">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD1_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1034">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD1_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1036">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD1_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1036">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD1_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1038">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD1_CSR" reset_mask="0" reset_value="0" size="2" start="+0x103C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD1_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x103E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD1_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x103E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD2_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1040">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD2_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1044">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD2_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1046">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD2_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1048">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD2_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1048">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD2_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1048">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD2_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x104C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD2_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1050">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD2_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1054">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD2_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1056">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD2_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1056">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD2_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1058">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD2_CSR" reset_mask="0" reset_value="0" size="2" start="+0x105C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD2_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x105E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD2_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x105E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD3_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1060">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD3_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1064">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD3_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1066">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD3_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1068">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD3_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1068">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD3_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1068">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD3_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x106C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD3_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1070">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD3_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1074">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD3_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1076">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD3_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1076">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD3_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1078">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD3_CSR" reset_mask="0" reset_value="0" size="2" start="+0x107C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD3_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x107E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD3_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x107E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD4_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1080">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD4_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1084">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD4_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1086">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD4_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1088">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD4_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1088">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD4_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1088">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD4_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x108C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD4_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1090">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD4_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1094">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD4_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1096">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD4_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1096">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD4_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1098">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD4_CSR" reset_mask="0" reset_value="0" size="2" start="+0x109C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD4_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x109E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD4_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x109E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD5_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x10A0">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD5_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x10A4">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD5_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x10A6">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD5_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x10A8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD5_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x10A8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD5_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x10A8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD5_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x10AC">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD5_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x10B0">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD5_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x10B4">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD5_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x10B6">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD5_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x10B6">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD5_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x10B8">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD5_CSR" reset_mask="0" reset_value="0" size="2" start="+0x10BC">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD5_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x10BE">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD5_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x10BE">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD6_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x10C0">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD6_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x10C4">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD6_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x10C6">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD6_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x10C8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD6_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x10C8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD6_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x10C8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD6_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x10CC">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD6_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x10D0">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD6_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x10D4">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD6_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x10D6">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD6_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x10D6">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD6_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x10D8">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD6_CSR" reset_mask="0" reset_value="0" size="2" start="+0x10DC">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD6_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x10DE">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD6_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x10DE">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD7_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x10E0">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD7_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x10E4">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD7_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x10E6">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD7_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x10E8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD7_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x10E8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD7_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x10E8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD7_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x10EC">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD7_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x10F0">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD7_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x10F4">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD7_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x10F6">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD7_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x10F6">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD7_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x10F8">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD7_CSR" reset_mask="0" reset_value="0" size="2" start="+0x10FC">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD7_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x10FE">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD7_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x10FE">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD8_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1100">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD8_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1104">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD8_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1106">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD8_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1108">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD8_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1108">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD8_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1108">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD8_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x110C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD8_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1110">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD8_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1114">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD8_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1116">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD8_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1116">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD8_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1118">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD8_CSR" reset_mask="0" reset_value="0" size="2" start="+0x111C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD8_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x111E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD8_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x111E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD9_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1120">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD9_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1124">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD9_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1126">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD9_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1128">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD9_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1128">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD9_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1128">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD9_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x112C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD9_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1130">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD9_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1134">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD9_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1136">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD9_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1136">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD9_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1138">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD9_CSR" reset_mask="0" reset_value="0" size="2" start="+0x113C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD9_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x113E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD9_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x113E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD10_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1140">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD10_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1144">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD10_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1146">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD10_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1148">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD10_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1148">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD10_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1148">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD10_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x114C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD10_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1150">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD10_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1154">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD10_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1156">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD10_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1156">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD10_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1158">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD10_CSR" reset_mask="0" reset_value="0" size="2" start="+0x115C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD10_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x115E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD10_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x115E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD11_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1160">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD11_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1164">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD11_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1166">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD11_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1168">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD11_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1168">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD11_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1168">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD11_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x116C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD11_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1170">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD11_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1174">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD11_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1176">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD11_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1176">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD11_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1178">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD11_CSR" reset_mask="0" reset_value="0" size="2" start="+0x117C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD11_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x117E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD11_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x117E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD12_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1180">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD12_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1184">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD12_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1186">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD12_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1188">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD12_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1188">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD12_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1188">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD12_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x118C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD12_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1190">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD12_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1194">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD12_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1196">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD12_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1196">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD12_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1198">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD12_CSR" reset_mask="0" reset_value="0" size="2" start="+0x119C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD12_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x119E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD12_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x119E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD13_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x11A0">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD13_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x11A4">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD13_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x11A6">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD13_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x11A8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD13_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x11A8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD13_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x11A8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD13_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x11AC">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD13_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x11B0">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD13_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x11B4">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD13_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x11B6">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD13_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x11B6">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD13_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x11B8">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD13_CSR" reset_mask="0" reset_value="0" size="2" start="+0x11BC">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD13_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x11BE">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD13_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x11BE">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD14_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x11C0">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD14_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x11C4">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD14_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x11C6">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD14_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x11C8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD14_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x11C8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD14_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x11C8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD14_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x11CC">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD14_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x11D0">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD14_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x11D4">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD14_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x11D6">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD14_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x11D6">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD14_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x11D8">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD14_CSR" reset_mask="0" reset_value="0" size="2" start="+0x11DC">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD14_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x11DE">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD14_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x11DE">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD15_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x11E0">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD15_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x11E4">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD15_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x11E6">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD15_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x11E8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD15_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x11E8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD15_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x11E8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD15_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x11EC">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD15_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x11F0">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD15_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x11F4">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD15_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x11F6">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD15_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x11F6">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD15_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x11F8">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD15_CSR" reset_mask="0" reset_value="0" size="2" start="+0x11FC">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD15_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x11FE">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD15_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x11FE">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD16_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1200">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD16_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1204">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD16_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1206">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD16_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1208">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD16_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1208">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD16_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1208">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD16_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x120C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD16_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1210">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD16_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1214">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD16_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1216">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD16_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1216">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD16_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1218">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD16_CSR" reset_mask="0" reset_value="0" size="2" start="+0x121C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD16_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x121E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD16_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x121E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD17_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1220">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD17_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1224">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD17_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1226">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD17_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1228">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD17_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1228">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD17_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1228">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD17_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x122C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD17_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1230">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD17_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1234">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD17_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1236">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD17_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1236">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD17_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1238">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD17_CSR" reset_mask="0" reset_value="0" size="2" start="+0x123C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD17_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x123E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD17_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x123E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD18_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1240">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD18_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1244">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD18_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1246">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD18_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1248">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD18_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1248">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD18_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1248">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD18_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x124C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD18_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1250">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD18_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1254">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD18_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1256">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD18_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1256">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD18_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1258">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD18_CSR" reset_mask="0" reset_value="0" size="2" start="+0x125C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD18_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x125E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD18_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x125E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD19_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1260">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD19_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1264">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD19_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1266">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD19_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1268">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD19_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1268">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD19_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1268">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD19_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x126C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD19_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1270">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD19_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1274">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD19_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1276">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD19_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1276">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD19_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1278">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD19_CSR" reset_mask="0" reset_value="0" size="2" start="+0x127C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD19_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x127E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD19_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x127E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD20_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1280">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD20_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1284">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD20_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1286">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD20_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1288">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD20_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1288">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD20_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1288">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD20_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x128C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD20_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1290">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD20_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1294">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD20_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1296">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD20_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1296">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD20_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1298">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD20_CSR" reset_mask="0" reset_value="0" size="2" start="+0x129C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD20_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x129E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD20_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x129E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD21_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x12A0">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD21_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x12A4">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD21_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x12A6">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD21_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x12A8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD21_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x12A8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD21_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x12A8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD21_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x12AC">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD21_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x12B0">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD21_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x12B4">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD21_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x12B6">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD21_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x12B6">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD21_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x12B8">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD21_CSR" reset_mask="0" reset_value="0" size="2" start="+0x12BC">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD21_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x12BE">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD21_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x12BE">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD22_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x12C0">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD22_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x12C4">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD22_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x12C6">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD22_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x12C8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD22_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x12C8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD22_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x12C8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD22_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x12CC">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD22_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x12D0">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD22_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x12D4">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD22_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x12D6">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD22_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x12D6">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD22_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x12D8">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD22_CSR" reset_mask="0" reset_value="0" size="2" start="+0x12DC">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD22_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x12DE">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD22_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x12DE">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD23_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x12E0">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD23_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x12E4">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD23_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x12E6">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD23_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x12E8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD23_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x12E8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD23_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x12E8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD23_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x12EC">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD23_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x12F0">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD23_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x12F4">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD23_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x12F6">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD23_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x12F6">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD23_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x12F8">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD23_CSR" reset_mask="0" reset_value="0" size="2" start="+0x12FC">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD23_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x12FE">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD23_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x12FE">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD24_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1300">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD24_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1304">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD24_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1306">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD24_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1308">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD24_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1308">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD24_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1308">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD24_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x130C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD24_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1310">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD24_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1314">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD24_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1316">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD24_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1316">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD24_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1318">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD24_CSR" reset_mask="0" reset_value="0" size="2" start="+0x131C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD24_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x131E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD24_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x131E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD25_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1320">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD25_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1324">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD25_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1326">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD25_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1328">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD25_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1328">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD25_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1328">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD25_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x132C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD25_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1330">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD25_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1334">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD25_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1336">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD25_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1336">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD25_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1338">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD25_CSR" reset_mask="0" reset_value="0" size="2" start="+0x133C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD25_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x133E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD25_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x133E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD26_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1340">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD26_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1344">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD26_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1346">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD26_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1348">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD26_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1348">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD26_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1348">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD26_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x134C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD26_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1350">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD26_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1354">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD26_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1356">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD26_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1356">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD26_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1358">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD26_CSR" reset_mask="0" reset_value="0" size="2" start="+0x135C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD26_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x135E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD26_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x135E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD27_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1360">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD27_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1364">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD27_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1366">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD27_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1368">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD27_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1368">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD27_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1368">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD27_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x136C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD27_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1370">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD27_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1374">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD27_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1376">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD27_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1376">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD27_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1378">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD27_CSR" reset_mask="0" reset_value="0" size="2" start="+0x137C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD27_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x137E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD27_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x137E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD28_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x1380">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD28_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x1384">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD28_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x1386">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD28_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x1388">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD28_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x1388">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD28_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x1388">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD28_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x138C">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD28_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x1390">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD28_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x1394">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD28_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x1396">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD28_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x1396">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD28_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x1398">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD28_CSR" reset_mask="0" reset_value="0" size="2" start="+0x139C">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD28_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x139E">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD28_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x139E">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD29_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x13A0">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD29_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x13A4">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD29_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x13A6">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD29_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x13A8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD29_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x13A8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD29_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x13A8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD29_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x13AC">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD29_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x13B0">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD29_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x13B4">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD29_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x13B6">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD29_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x13B6">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD29_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x13B8">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD29_CSR" reset_mask="0" reset_value="0" size="2" start="+0x13BC">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD29_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x13BE">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD29_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x13BE">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD30_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x13C0">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD30_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x13C4">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD30_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x13C6">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD30_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x13C8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD30_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x13C8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD30_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x13C8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD30_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x13CC">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD30_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x13D0">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD30_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x13D4">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD30_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x13D6">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD30_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x13D6">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD30_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x13D8">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD30_CSR" reset_mask="0" reset_value="0" size="2" start="+0x13DC">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD30_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x13DE">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD30_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x13DE">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Source Address" name="TCD31_SADDR" reset_mask="0" reset_value="0" size="4" start="+0x13E0">
      <BitField description="Source Address" name="SADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Source Address Offset" name="TCD31_SOFF" reset_mask="0" reset_value="0" size="2" start="+0x13E4">
      <BitField description="Source address signed offset" name="SOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Transfer Attributes" name="TCD31_ATTR" reset_mask="0" reset_value="0" size="2" start="+0x13E6">
      <BitField description="Destination data transfer size" name="DSIZE" size="3" start="0" />
      <BitField description="Destination Address Modulo" name="DMOD" size="5" start="3" />
      <BitField description="Source data transfer size" name="SSIZE" size="3" start="8">
        <Enum description="8-bit" name="EIGHT" start="0" />
        <Enum description="16-bit" name="SIXTEEN_BIT" start="0x1" />
        <Enum description="32-bit" name="THIRTYTWO_BIT" start="0x2" />
        <Enum description="64-bit" name="SIXTYFOUR" start="0x3" />
        <Enum description="32-byte burst (4 beats of 64 bits)" name="THIRTYTWO_BYTE" start="0x5" />
      </BitField>
      <BitField description="Source Address Modulo" name="SMOD" size="5" start="11">
        <Enum description="Source address modulo feature is disabled" name="DISABLED" start="0" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x1" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x2" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x3" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x4" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x5" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x6" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x7" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x8" />
        <Enum description="Value defines address range used to set up circular data queue" name="ENABLED" start="0x9" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" name="TCD31_NBYTES_MLNO" reset_mask="0" reset_value="0" size="4" start="+0x13E8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" name="TCD31_NBYTES_MLOFFNO" reset_mask="0" reset_value="0" size="4" start="+0x13E8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="30" start="0" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" name="TCD31_NBYTES_MLOFFYES" reset_mask="0" reset_value="0" size="4" start="+0x13E8">
      <BitField description="Minor Byte Transfer Count" name="NBYTES" size="10" start="0" />
      <BitField description="If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." name="MLOFF" size="20" start="10" />
      <BitField description="Destination Minor Loop Offset Enable" name="DMLOE" size="1" start="30">
        <Enum description="The minor loop offset is not applied to the DADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the DADDR" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Source Minor Loop Offset Enable" name="SMLOE" size="1" start="31">
        <Enum description="The minor loop offset is not applied to the SADDR" name="DISABLED" start="0" />
        <Enum description="The minor loop offset is applied to the SADDR" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Source Address Adjustment" name="TCD31_SLAST" reset_mask="0" reset_value="0" size="4" start="+0x13EC">
      <BitField description="Last Source Address Adjustment" name="SLAST" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Destination Address" name="TCD31_DADDR" reset_mask="0" reset_value="0" size="4" start="+0x13F0">
      <BitField description="Destination Address" name="DADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Signed Destination Address Offset" name="TCD31_DOFF" reset_mask="0" reset_value="0" size="2" start="+0x13F4">
      <BitField description="Destination Address Signed Offset" name="DOFF" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD31_CITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x13F6">
      <BitField description="Current Major Iteration Count" name="CITER" size="15" start="0" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD31_CITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x13F6">
      <BitField description="Current Major Iteration Count" name="CITER" size="9" start="0" />
      <BitField description="Minor Loop Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enable channel-to-channel linking on minor-loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" name="TCD31_DLASTSGA" reset_mask="0" reset_value="0" size="4" start="+0x13F8">
      <BitField description="Destination last address adjustment, or next memory address TCD for channel (scatter/gather)" name="DLASTSGA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="TCD Control and Status" name="TCD31_CSR" reset_mask="0" reset_value="0" size="2" start="+0x13FC">
      <BitField description="Channel Start" name="START" size="1" start="0">
        <Enum description="Channel is not explicitly started" name="NO_START" start="0" />
        <Enum description="Channel is explicitly started via a software initiated service request" name="START" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major iteration count completes." name="INTMAJOR" size="1" start="1">
        <Enum description="End of major loop interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="End of major loop interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Enable an interrupt when major counter is half complete." name="INTHALF" size="1" start="2">
        <Enum description="Half-point interrupt is disabled" name="DISABLED" start="0" />
        <Enum description="Half-point interrupt is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Disable Request" name="DREQ" size="1" start="3">
        <Enum description="The channel's ERQ field is not affected" name="NO_CLEAR" start="0" />
        <Enum description="The channel's ERQ field value changes to 0 when the major loop is complete" name="CLEAR" start="0x1" />
      </BitField>
      <BitField description="Enable Scatter/Gather Processing" name="ESG" size="1" start="4">
        <Enum description="The current channel's TCD is normal format" name="NORMAL" start="0" />
        <Enum description="The current channel's TCD specifies a scatter gather format" name="SCATTER" start="0x1" />
      </BitField>
      <BitField description="Enable channel-to-channel linking on major loop complete" name="MAJORELINK" size="1" start="5">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Channel Active" name="ACTIVE" size="1" start="6" />
      <BitField description="Channel Done" name="DONE" size="1" start="7" />
      <BitField description="Major Loop Link Channel Number" name="MAJORLINKCH" size="5" start="8" />
      <BitField description="Bandwidth Control" name="BWC" size="2" start="14">
        <Enum description="No eDMA engine stalls" name="DISABLED" start="0" />
        <Enum description="eDMA engine stalls for 4 cycles after each R/W" name="STALL4" start="0x2" />
        <Enum description="eDMA engine stalls for 8 cycles after each R/W" name="STALL8" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" name="TCD31_BITER_ELINKNO" reset_mask="0" reset_value="0" size="2" start="+0x13FE">
      <BitField description="Starting Major Iteration Count" name="BITER" size="15" start="0" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" name="TCD31_BITER_ELINKYES" reset_mask="0" reset_value="0" size="2" start="+0x13FE">
      <BitField description="Starting major iteration count" name="BITER" size="9" start="0" />
      <BitField description="Link Channel Number" name="LINKCH" size="5" start="9" />
      <BitField description="Enables channel-to-channel linking on minor loop complete" name="ELINK" size="1" start="15">
        <Enum description="Channel-to-channel linking is disabled" name="DISABLED" start="0" />
        <Enum description="Channel-to-channel linking is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="DMAMUX" name="DMAMUX" start="0x400EC000">
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x0">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[8]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[9]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[10]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[11]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[12]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x30">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[13]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x34">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[14]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x38">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[15]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3C">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[16]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[17]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x44">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[18]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x48">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[19]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4C">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[20]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x50">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[21]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x54">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[22]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x58">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[23]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5C">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[24]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x60">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[25]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x64">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[26]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x68">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[27]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x6C">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[28]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x70">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[29]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x74">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[30]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x78">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Channel index Configuration Register" name="CHCFG[31]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x7C">
      <BitField description="DMA Channel Source (Slot Number)" name="SOURCE" size="7" start="0" />
      <BitField description="DMA Channel Always Enable" name="A_ON" size="1" start="29">
        <Enum description="DMA Channel Always ON function is disabled" name="A_ON_0" start="0" />
        <Enum description="DMA Channel Always ON function is enabled" name="A_ON_1" start="0x1" />
      </BitField>
      <BitField description="DMA Channel Trigger Enable" name="TRIG" size="1" start="30">
        <Enum description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" name="TRIG_0" start="0" />
        <Enum description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." name="TRIG_1" start="0x1" />
      </BitField>
      <BitField description="DMA Mux Channel Enable" name="ENBL" size="1" start="31">
        <Enum description="DMA Mux channel is disabled" name="ENBL_0" start="0" />
        <Enum description="DMA Mux channel is enabled" name="ENBL_1" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="GPC" name="GPC" start="0x400F4000">
    <Register access="Read/Write" description="GPC Interface control register" name="GPC_CNTR" reset_mask="0xFFFFFFFF" reset_value="0x520000" size="4" start="+0x0">
      <BitField description="MEGA domain (FlexRAM PDRAM1) power down request" name="MEGA_PDN_REQ" size="1" start="2">
        <Enum description="No Request" name="MEGA_PDN_REQ_0" start="0" />
        <Enum description="Request power down sequence" name="MEGA_PDN_REQ_1" start="0x1" />
      </BitField>
      <BitField description="MEGA domain (FlexRAM PDRAM1) power up request" name="MEGA_PUP_REQ" size="1" start="3">
        <Enum description="No Request" name="MEGA_PUP_REQ_0" start="0" />
        <Enum description="Request power up sequence" name="MEGA_PUP_REQ_1" start="0x1" />
      </BitField>
      <BitField description="FlexRAM PDRAM0 Power Gate Enable" name="PDRAM0_PGE" size="1" start="22">
        <Enum description="FlexRAM PDRAM0 domain will keep power even if the CPU core is powered down." name="PDRAM0_PGE_0" start="0" />
        <Enum description="FlexRAM PDRAM0 domain will be powered down when the CPU core is powered down.." name="PDRAM0_PGE_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="IRQ masking register 1" name="GPC_IMR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="IRQ[31:0] masking bits: 1-irq masked, 0-irq is not masked" name="IMR1" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="IRQ masking register 2" name="GPC_IMR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="IRQ[63:32] masking bits: 1-irq masked, 0-irq is not masked" name="IMR2" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="IRQ masking register 3" name="GPC_IMR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="IRQ[95:64] masking bits: 1-irq masked, 0-irq is not masked" name="IMR3" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="IRQ masking register 4" name="GPC_IMR4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="IRQ[127:96] masking bits: 1-irq masked, 0-irq is not masked" name="IMR4" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IRQ status resister 1" name="GPC_ISR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="IRQ[31:0] status, read only" name="ISR1" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IRQ status resister 2" name="GPC_ISR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="IRQ[63:32] status, read only" name="ISR2" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IRQ status resister 3" name="GPC_ISR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="IRQ[95:64] status, read only" name="ISR3" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IRQ status resister 4" name="GPC_ISR4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="IRQ[127:96] status, read only" name="ISR4" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="IRQ masking register 5" name="GPC_IMR5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x34">
      <BitField description="IRQ[159:128] masking bits: 1-irq masked, 0-irq is not masked" name="IMR5" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IRQ status resister 5" name="GPC_ISR5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x38">
      <BitField description="IRQ[159:128] status, read only" name="ISR5" size="32" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="PGC" name="PGC" start="0x400F4000">
    <Register access="Read/Write" description="PGC Mega Control Register" name="PGC_MEGA_CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x220">
      <BitField description="Power Control PCR must not change from power-down request (pdn_req) assertion until the target subsystem is completely powered up" name="PCR" size="1" start="0">
        <Enum description="Do not switch off power even if pdn_req is asserted." name="PCR_0" start="0" />
        <Enum description="Switch off power when pdn_req is asserted." name="PCR_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="PGC Mega Power Up Sequence Control Register" name="PGC_MEGA_PUPSCR" reset_mask="0xFFFFFFFF" reset_value="0xF01" size="4" start="+0x224">
      <BitField description="After a power-up request (pup_req assertion), the PGC waits a number of IPG clocks equal to the value of SW before asserting power toggle on/off signal (switch_b) to switch on power" name="SW" size="6" start="0" />
      <BitField description="After asserting power toggle on/off signal (switch_b) to switch on power, the PGC waits a number of IPG clocks equal to the value of SW2ISO before negating isolation" name="SW2ISO" size="6" start="8" />
    </Register>
    <Register access="Read/Write" description="PGC Mega Pull Down Sequence Control Register" name="PGC_MEGA_PDNSCR" reset_mask="0xFFFFFFFF" reset_value="0x101" size="4" start="+0x228">
      <BitField description="After a power-down request (pdn_req assertion), the PGC waits a number of IPG clocks equal to the value of ISO before asserting isolation" name="ISO" size="6" start="0" />
      <BitField description="After asserting isolation, the PGC waits a number of IPG clocks equal to the value of ISO2SW before negating power toggle on/off signal (switch_b) to switch off power" name="ISO2SW" size="6" start="8" />
    </Register>
    <Register access="Read/Write" description="PGC Mega Power Gating Controller Status Register" name="PGC_MEGA_SR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x22C">
      <BitField description="Power status" name="PSR" size="1" start="0">
        <Enum description="The target subsystem was not powered down for the previous power-down request." name="PSR_0" start="0" />
        <Enum description="The target subsystem was powered down for the previous power-down request." name="PSR_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="PGC CPU Control Register" name="PGC_CPU_CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2A0">
      <BitField description="Power Control PCR must not change from power-down request (pdn_req) assertion until the target subsystem is completely powered up" name="PCR" size="1" start="0">
        <Enum description="Do not switch off power even if pdn_req is asserted." name="PCR_0" start="0" />
        <Enum description="Switch off power when pdn_req is asserted." name="PCR_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="PGC CPU Power Up Sequence Control Register" name="PGC_CPU_PUPSCR" reset_mask="0xFFFFFFFF" reset_value="0xF01" size="4" start="+0x2A4">
      <BitField description="After a power-up request (pup_req assertion), the PGC waits a number of IPG clocks equal to the value of SW before asserting power toggle on/off signal (switch_b) to switch on power" name="SW" size="6" start="0" />
      <BitField description="After asserting power toggle on/off signal (switch_b) to switch on power, the PGC waits a number of IPG clocks equal to the value of SW2ISO before negating isolation" name="SW2ISO" size="6" start="8" />
    </Register>
    <Register access="Read/Write" description="PGC CPU Pull Down Sequence Control Register" name="PGC_CPU_PDNSCR" reset_mask="0xFFFFFFFF" reset_value="0x101" size="4" start="+0x2A8">
      <BitField description="After a power-down request (pdn_req assertion), the PGC waits a number of IPG clocks equal to the value of ISO before asserting isolation" name="ISO" size="6" start="0" />
      <BitField description="After asserting isolation, the PGC waits a number of IPG clocks equal to the value of ISO2SW before negating power toggle on/off signal (switch_b) to switch off power" name="ISO2SW" size="6" start="8" />
    </Register>
    <Register access="Read/Write" description="PGC CPU Power Gating Controller Status Register" name="PGC_CPU_SR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2AC">
      <BitField description="Power status" name="PSR" size="1" start="0">
        <Enum description="The target subsystem was not powered down for the previous power-down request." name="PSR_0" start="0" />
        <Enum description="The target subsystem was powered down for the previous power-down request." name="PSR_1" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="SRC" name="SRC" start="0x400F8000">
    <Register access="Read/Write" description="SRC Control Register" name="SRC_SCR" reset_mask="0xFFFFFFFF" reset_value="0xA0480520" size="4" start="+0x0">
      <BitField description="lockup reset enable bit" name="lockup_rst" size="1" start="4">
        <Enum description="disabled" name="lockup_rst_0" start="0" />
        <Enum description="enabled" name="lockup_rst_1" start="0x1" />
      </BitField>
      <BitField description="Mask wdog_rst_b source" name="mask_wdog_rst" size="4" start="7">
        <Enum description="wdog_rst_b is masked" name="mask_wdog_rst_5" start="0x5" />
        <Enum description="wdog_rst_b is not masked (default)" name="mask_wdog_rst_10" start="0xA" />
      </BitField>
      <BitField description="Software reset for core0 only" name="core0_rst" size="1" start="13">
        <Enum description="do not assert core0 reset" name="core0_rst_0" start="0" />
        <Enum description="assert core0 reset" name="core0_rst_1" start="0x1" />
      </BitField>
      <BitField description="Software reset for core0 debug only" name="core0_dbg_rst" size="1" start="17">
        <Enum description="do not assert core0 debug reset" name="core0_dbg_rst_0" start="0" />
        <Enum description="assert core0 debug reset" name="core0_dbg_rst_1" start="0x1" />
      </BitField>
      <BitField description="Do not assert debug resets after power gating event of core" name="dbg_rst_msk_pg" size="1" start="25">
        <Enum description="do not mask core debug resets (debug resets will be asserted after power gating event)" name="dbg_rst_msk_pg_0" start="0" />
        <Enum description="mask core debug resets (debug resets won't be asserted after power gating event)" name="dbg_rst_msk_pg_1" start="0x1" />
      </BitField>
      <BitField description="Mask wdog3_rst_b source" name="mask_wdog3_rst" size="4" start="28">
        <Enum description="wdog3_rst_b is masked" name="mask_wdog3_rst_5" start="0x5" />
        <Enum description="wdog3_rst_b is not masked" name="mask_wdog3_rst_10" start="0xA" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="SRC Boot Mode Register 1" name="SRC_SBMR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="Refer to fusemap." name="BOOT_CFG1" size="8" start="0" />
      <BitField description="Refer to fusemap." name="BOOT_CFG2" size="8" start="8" />
      <BitField description="Refer to fusemap." name="BOOT_CFG3" size="8" start="16" />
      <BitField description="Refer to fusemap." name="BOOT_CFG4" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="SRC Reset Status Register" name="SRC_SRSR" reset_mask="0xFFFFFFFF" reset_value="0x1" size="4" start="+0x8">
      <BitField description="Indicates whether reset was the result of ipp_reset_b pin (Power-up sequence)" name="ipp_reset_b" size="1" start="0">
        <Enum description="Reset is not a result of ipp_reset_b pin." name="ipp_reset_b_0" start="0" />
        <Enum description="Reset is a result of ipp_reset_b pin." name="ipp_reset_b_1" start="0x1" />
      </BitField>
      <BitField description="Indicates a reset has been caused by CPU lockup." name="lockup" size="1" start="1">
        <Enum description="Reset is not a result of the mentioned case." name="lockup_0" start="0" />
        <Enum description="Reset is a result of the mentioned case." name="lockup_1" start="0x1" />
      </BitField>
      <BitField description="Indicates whether the reset was the result of the csu_reset_b input." name="csu_reset_b" size="1" start="2">
        <Enum description="Reset is not a result of the csu_reset_b event." name="csu_reset_b_0" start="0" />
        <Enum description="Reset is a result of the csu_reset_b event." name="csu_reset_b_1" start="0x1" />
      </BitField>
      <BitField description="Indicates whether the reset was the result of the ipp_user_reset_b qualified reset." name="ipp_user_reset_b" size="1" start="3">
        <Enum description="Reset is not a result of the ipp_user_reset_b qualified as COLD reset event." name="ipp_user_reset_b_0" start="0" />
        <Enum description="Reset is a result of the ipp_user_reset_b qualified as COLD reset event." name="ipp_user_reset_b_1" start="0x1" />
      </BitField>
      <BitField description="IC Watchdog Time-out reset" name="wdog_rst_b" size="1" start="4">
        <Enum description="Reset is not a result of the watchdog time-out event." name="wdog_rst_b_0" start="0" />
        <Enum description="Reset is a result of the watchdog time-out event." name="wdog_rst_b_1" start="0x1" />
      </BitField>
      <BitField description="HIGH - Z JTAG reset. Indicates whether the reset was the result of HIGH-Z reset from JTAG." name="jtag_rst_b" size="1" start="5">
        <Enum description="Reset is not a result of HIGH-Z reset from JTAG." name="jtag_rst_b_0" start="0" />
        <Enum description="Reset is a result of HIGH-Z reset from JTAG." name="jtag_rst_b_1" start="0x1" />
      </BitField>
      <BitField description="JTAG software reset" name="jtag_sw_rst" size="1" start="6">
        <Enum description="Reset is not a result of the mentioned case." name="jtag_sw_rst_0" start="0" />
        <Enum description="Reset is a result of the mentioned case." name="jtag_sw_rst_1" start="0x1" />
      </BitField>
      <BitField description="IC Watchdog3 Time-out reset" name="wdog3_rst_b" size="1" start="7">
        <Enum description="Reset is not a result of the watchdog3 time-out event." name="wdog3_rst_b_0" start="0" />
        <Enum description="Reset is a result of the watchdog3 time-out event." name="wdog3_rst_b_1" start="0x1" />
      </BitField>
      <BitField description="Temper Sensor software reset" name="tempsense_rst_b" size="1" start="8">
        <Enum description="Reset is not a result of software reset from Temperature Sensor." name="tempsense_rst_b_0" start="0" />
        <Enum description="Reset is a result of software reset from Temperature Sensor." name="tempsense_rst_b_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="SRC Boot Mode Register 2" name="SRC_SBMR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="SECONFIG[1] shows the state of the SECONFIG[1] fuse" name="SEC_CONFIG" size="2" start="0" />
      <BitField description="BT_FUSE_SEL (connected to gpio bt_fuse_sel) shows the state of the BT_FUSE_SEL fuse" name="BT_FUSE_SEL" size="1" start="4" />
      <BitField description="BMOD[1:0] shows the latched state of the BOOT_MODE1 and BOOT_MODE0 signals on the rising edge of POR_B" name="BMOD" size="2" start="24" />
    </Register>
    <Register access="Read/Write" description="SRC General Purpose Register 1" name="SRC_GPR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Holds entry function for core0 for waking-up from low power mode" name="PERSISTENT_ENTRY0" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SRC General Purpose Register 2" name="SRC_GPR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Holds argument of entry function for core0 for waking-up from low power mode" name="PERSISTENT_ARG0" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="SRC General Purpose Register 3" name="SRC_GPR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28" />
    <Register access="Read/Write" description="SRC General Purpose Register 4" name="SRC_GPR4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C" />
    <Register access="Read/Write" description="SRC General Purpose Register 5" name="SRC_GPR5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x30" />
    <Register access="Read/Write" description="SRC General Purpose Register 6" name="SRC_GPR6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x34" />
    <Register access="Read/Write" description="SRC General Purpose Register 7" name="SRC_GPR7" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x38" />
    <Register access="Read/Write" description="SRC General Purpose Register 8" name="SRC_GPR8" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3C" />
    <Register access="ReadOnly" description="SRC General Purpose Register 9" name="SRC_GPR9" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40" />
    <Register access="Read/Write" description="SRC General Purpose Register 10" name="SRC_GPR10" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x44">
      <BitField description="This field identifies which image must be used - 0/1/2/3" name="PERSIST_REDUNDANT_BOOT" size="2" start="26" />
      <BitField description="This bit identifies which image must be used - primary and secondary" name="PERSIST_SECONDARY_BOOT" size="1" start="30" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="CCM" name="CCM" start="0x400FC000">
    <Register access="Read/Write" description="CCM Control Register" name="CCM_CCR" reset_mask="0xFFFFFFFF" reset_value="0x401107F" size="4" start="+0x0">
      <BitField description="Oscillator ready counter value. These bits define value of 32KHz counter, that serve as counter for oscillator lock time (count to n+1 ckil's). This is used for oscillator lock time. Current estimation is ~5ms. This counter will be used in ignition sequence and in wake from stop sequence if sbyos bit was defined, to notify that on chip oscillator output is ready for the dpll_ip to use and only then the gate in dpll_ip can be opened." name="OSCNT" size="8" start="0" />
      <BitField description="On chip oscillator enable bit - this bit value is reflected on the output cosc_en" name="COSC_EN" size="1" start="12">
        <Enum description="disable on chip oscillator" name="COSC_EN_0" start="0" />
        <Enum description="enable on chip oscillator" name="COSC_EN_1" start="0x1" />
      </BitField>
      <BitField description="Counter for analog_reg_bypass signal assertion after standby voltage request by PMIC_STBY_REQ" name="REG_BYPASS_COUNT" size="6" start="21">
        <Enum description="no delay" name="REG_BYPASS_COUNT_0" start="0" />
        <Enum description="1 CKIL clock period delay" name="REG_BYPASS_COUNT_1" start="0x1" />
        <Enum description="63 CKIL clock periods delay" name="REG_BYPASS_COUNT_63" start="0x3F" />
      </BitField>
      <BitField description="Enable for REG_BYPASS_COUNTER" name="RBC_EN" size="1" start="27">
        <Enum description="REG_BYPASS_COUNTER disabled" name="RBC_EN_0" start="0" />
        <Enum description="REG_BYPASS_COUNTER enabled." name="RBC_EN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="CCM Status Register" name="CCM_CSR" reset_mask="0xFFFFFFFF" reset_value="0x10" size="4" start="+0x8">
      <BitField description="Status of the value of CCM_REF_EN_B output of ccm" name="REF_EN_B" size="1" start="0">
        <Enum description="value of CCM_REF_EN_B is '0'" name="REF_EN_B_0" start="0" />
        <Enum description="value of CCM_REF_EN_B is '1'" name="REF_EN_B_1" start="0x1" />
      </BitField>
      <BitField description="Status indication of CAMP2." name="CAMP2_READY" size="1" start="3">
        <Enum description="CAMP2 is not ready." name="CAMP2_READY_0" start="0" />
        <Enum description="CAMP2 is ready." name="CAMP2_READY_1" start="0x1" />
      </BitField>
      <BitField description="Status indication of on board oscillator" name="COSC_READY" size="1" start="5">
        <Enum description="on board oscillator is not ready." name="COSC_READY_0" start="0" />
        <Enum description="on board oscillator is ready." name="COSC_READY_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Clock Switcher Register" name="CCM_CCSR" reset_mask="0xFFFFFFFF" reset_value="0x100" size="4" start="+0xC">
      <BitField description="Selects source to generate pll3_sw_clk. This bit should only be used for testing purposes." name="PLL3_SW_CLK_SEL" size="1" start="0">
        <Enum description="pll3_main_clk" name="PLL3_SW_CLK_SEL_0" start="0" />
        <Enum description="pll3 bypass clock" name="PLL3_SW_CLK_SEL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Arm Clock Root Register" name="CCM_CACRR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Divider for Arm clock root" name="ARM_PODF" size="3" start="0">
        <Enum description="divide by 1" name="ARM_PODF_0" start="0" />
        <Enum description="divide by 2" name="ARM_PODF_1" start="0x1" />
        <Enum description="divide by 3" name="ARM_PODF_2" start="0x2" />
        <Enum description="divide by 4" name="ARM_PODF_3" start="0x3" />
        <Enum description="divide by 5" name="ARM_PODF_4" start="0x4" />
        <Enum description="divide by 6" name="ARM_PODF_5" start="0x5" />
        <Enum description="divide by 7" name="ARM_PODF_6" start="0x6" />
        <Enum description="divide by 8" name="ARM_PODF_7" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Bus Clock Divider Register" name="CCM_CBCDR" reset_mask="0xFFFFFFFF" reset_value="0xA8000" size="4" start="+0x14">
      <BitField description="SEMC clock source select" name="SEMC_CLK_SEL" size="1" start="6">
        <Enum description="Periph_clk output will be used as SEMC clock root" name="SEMC_CLK_SEL_0" start="0" />
        <Enum description="SEMC alternative clock will be used as SEMC clock root" name="SEMC_CLK_SEL_1" start="0x1" />
      </BitField>
      <BitField description="SEMC alternative clock select" name="SEMC_ALT_CLK_SEL" size="1" start="7">
        <Enum description="PLL2 PFD2 will be selected as alternative clock for SEMC root clock" name="SEMC_ALT_CLK_SEL_0" start="0" />
        <Enum description="PLL3 PFD1 will be selected as alternative clock for SEMC root clock" name="SEMC_ALT_CLK_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Divider for ipg podf." name="IPG_PODF" size="2" start="8">
        <Enum description="divide by 1" name="IPG_PODF_0" start="0" />
        <Enum description="divide by 2" name="IPG_PODF_1" start="0x1" />
        <Enum description="divide by 3" name="IPG_PODF_2" start="0x2" />
        <Enum description="divide by 4" name="IPG_PODF_3" start="0x3" />
      </BitField>
      <BitField description="Divider for AHB PODF" name="AHB_PODF" size="3" start="10">
        <Enum description="divide by 1" name="AHB_PODF_0" start="0" />
        <Enum description="divide by 2" name="AHB_PODF_1" start="0x1" />
        <Enum description="divide by 3" name="AHB_PODF_2" start="0x2" />
        <Enum description="divide by 4" name="AHB_PODF_3" start="0x3" />
        <Enum description="divide by 5" name="AHB_PODF_4" start="0x4" />
        <Enum description="divide by 6" name="AHB_PODF_5" start="0x5" />
        <Enum description="divide by 7" name="AHB_PODF_6" start="0x6" />
        <Enum description="divide by 8" name="AHB_PODF_7" start="0x7" />
      </BitField>
      <BitField description="Post divider for SEMC clock" name="SEMC_PODF" size="3" start="16">
        <Enum description="divide by 1" name="SEMC_PODF_0" start="0" />
        <Enum description="divide by 2" name="SEMC_PODF_1" start="0x1" />
        <Enum description="divide by 3" name="SEMC_PODF_2" start="0x2" />
        <Enum description="divide by 4" name="SEMC_PODF_3" start="0x3" />
        <Enum description="divide by 5" name="SEMC_PODF_4" start="0x4" />
        <Enum description="divide by 6" name="SEMC_PODF_5" start="0x5" />
        <Enum description="divide by 7" name="SEMC_PODF_6" start="0x6" />
        <Enum description="divide by 8" name="SEMC_PODF_7" start="0x7" />
      </BitField>
      <BitField description="Selector for peripheral main clock" name="PERIPH_CLK_SEL" size="1" start="25">
        <Enum description="derive clock from pre_periph_clk_sel" name="PERIPH_CLK_SEL_0" start="0" />
        <Enum description="derive clock from periph_clk2_clk_divided" name="PERIPH_CLK_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Divider for periph_clk2_podf." name="PERIPH_CLK2_PODF" size="3" start="27">
        <Enum description="divide by 1" name="PERIPH_CLK2_PODF_0" start="0" />
        <Enum description="divide by 2" name="PERIPH_CLK2_PODF_1" start="0x1" />
        <Enum description="divide by 3" name="PERIPH_CLK2_PODF_2" start="0x2" />
        <Enum description="divide by 4" name="PERIPH_CLK2_PODF_3" start="0x3" />
        <Enum description="divide by 5" name="PERIPH_CLK2_PODF_4" start="0x4" />
        <Enum description="divide by 6" name="PERIPH_CLK2_PODF_5" start="0x5" />
        <Enum description="divide by 7" name="PERIPH_CLK2_PODF_6" start="0x6" />
        <Enum description="divide by 8" name="PERIPH_CLK2_PODF_7" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Bus Clock Multiplexer Register" name="CCM_CBCMR" reset_mask="0xFFFFFFFF" reset_value="0x2DAA8324" size="4" start="+0x18">
      <BitField description="Selector for lpspi clock multiplexer" name="LPSPI_CLK_SEL" size="2" start="4">
        <Enum description="derive clock from PLL3 PFD1 clk" name="LPSPI_CLK_SEL_0" start="0" />
        <Enum description="derive clock from PLL3 PFD0" name="LPSPI_CLK_SEL_1" start="0x1" />
        <Enum description="derive clock from PLL2" name="LPSPI_CLK_SEL_2" start="0x2" />
        <Enum description="derive clock from PLL2 PFD2" name="LPSPI_CLK_SEL_3" start="0x3" />
      </BitField>
      <BitField description="Selector for peripheral clk2 clock multiplexer" name="PERIPH_CLK2_SEL" size="2" start="12">
        <Enum description="derive clock from pll3_sw_clk" name="PERIPH_CLK2_SEL_0" start="0" />
        <Enum description="derive clock from osc_clk" name="PERIPH_CLK2_SEL_1" start="0x1" />
        <Enum description="derive clock from pll2_bypass_clk" name="PERIPH_CLK2_SEL_2" start="0x2" />
      </BitField>
      <BitField description="Selector for Trace clock multiplexer" name="TRACE_CLK_SEL" size="2" start="14">
        <Enum description="derive clock from PLL2" name="TRACE_CLK_SEL_0" start="0" />
        <Enum description="derive clock from PLL2 PFD2" name="TRACE_CLK_SEL_1" start="0x1" />
        <Enum description="derive clock from PLL2 PFD0" name="TRACE_CLK_SEL_2" start="0x2" />
        <Enum description="derive clock from PLL2 PFD1" name="TRACE_CLK_SEL_3" start="0x3" />
      </BitField>
      <BitField description="Selector for pre_periph clock multiplexer" name="PRE_PERIPH_CLK_SEL" size="2" start="18">
        <Enum description="derive clock from PLL2" name="PRE_PERIPH_CLK_SEL_0" start="0" />
        <Enum description="derive clock from PLL3 PFD3" name="PRE_PERIPH_CLK_SEL_1" start="0x1" />
        <Enum description="derive clock from PLL2 PFD3" name="PRE_PERIPH_CLK_SEL_2" start="0x2" />
        <Enum description="derive clock from divided PLL6" name="PRE_PERIPH_CLK_SEL_3" start="0x3" />
      </BitField>
      <BitField description="Divider for LPSPI. Divider should be updated when output clock is gated." name="LPSPI_PODF" size="3" start="26">
        <Enum description="divide by 1" name="LPSPI_PODF_0" start="0" />
        <Enum description="divide by 2" name="LPSPI_PODF_1" start="0x1" />
        <Enum description="divide by 3" name="LPSPI_PODF_2" start="0x2" />
        <Enum description="divide by 4" name="LPSPI_PODF_3" start="0x3" />
        <Enum description="divide by 5" name="LPSPI_PODF_4" start="0x4" />
        <Enum description="divide by 6" name="LPSPI_PODF_5" start="0x5" />
        <Enum description="divide by 7" name="LPSPI_PODF_6" start="0x6" />
        <Enum description="divide by 8" name="LPSPI_PODF_7" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Serial Clock Multiplexer Register 1" name="CCM_CSCMR1" reset_mask="0xFFFFFFFF" reset_value="0x4900000" size="4" start="+0x1C">
      <BitField description="Divider for perclk podf." name="PERCLK_PODF" size="6" start="0">
        <Enum description="Divide by 1" name="DIVIDE_1" start="0" />
        <Enum description="Divide by 2" name="DIVIDE_2" start="0x1" />
        <Enum description="Divide by 3" name="DIVIDE_3" start="0x2" />
        <Enum description="Divide by 4" name="DIVIDE_4" start="0x3" />
        <Enum description="Divide by 5" name="DIVIDE_5" start="0x4" />
        <Enum description="Divide by 6" name="DIVIDE_6" start="0x5" />
        <Enum description="Divide by 7" name="DIVIDE_7" start="0x6" />
        <Enum description="Divide by 8" name="DIVIDE_8" start="0x7" />
        <Enum description="Divide by 9" name="DIVIDE_9" start="0x8" />
        <Enum description="Divide by 10" name="DIVIDE_10" start="0x9" />
        <Enum description="Divide by 11" name="DIVIDE_11" start="0xA" />
        <Enum description="Divide by 12" name="DIVIDE_12" start="0xB" />
        <Enum description="Divide by 13" name="DIVIDE_13" start="0xC" />
        <Enum description="Divide by 14" name="DIVIDE_14" start="0xD" />
        <Enum description="Divide by 15" name="DIVIDE_15" start="0xE" />
        <Enum description="Divide by 16" name="DIVIDE_16" start="0xF" />
        <Enum description="Divide by 17" name="DIVIDE_17" start="0x10" />
        <Enum description="Divide by 18" name="DIVIDE_18" start="0x11" />
        <Enum description="Divide by 19" name="DIVIDE_19" start="0x12" />
        <Enum description="Divide by 20" name="DIVIDE_20" start="0x13" />
        <Enum description="Divide by 21" name="DIVIDE_21" start="0x14" />
        <Enum description="Divide by 22" name="DIVIDE_22" start="0x15" />
        <Enum description="Divide by 23" name="DIVIDE_23" start="0x16" />
        <Enum description="Divide by 24" name="DIVIDE_24" start="0x17" />
        <Enum description="Divide by 25" name="DIVIDE_25" start="0x18" />
        <Enum description="Divide by 26" name="DIVIDE_26" start="0x19" />
        <Enum description="Divide by 27" name="DIVIDE_27" start="0x1A" />
        <Enum description="Divide by 28" name="DIVIDE_28" start="0x1B" />
        <Enum description="Divide by 29" name="DIVIDE_29" start="0x1C" />
        <Enum description="Divide by 30" name="DIVIDE_30" start="0x1D" />
        <Enum description="Divide by 31" name="DIVIDE_31" start="0x1E" />
        <Enum description="Divide by 32" name="DIVIDE_32" start="0x1F" />
        <Enum description="Divide by 33" name="DIVIDE_33" start="0x20" />
        <Enum description="Divide by 34" name="DIVIDE_34" start="0x21" />
        <Enum description="Divide by 35" name="DIVIDE_35" start="0x22" />
        <Enum description="Divide by 36" name="DIVIDE_36" start="0x23" />
        <Enum description="Divide by 37" name="DIVIDE_37" start="0x24" />
        <Enum description="Divide by 38" name="DIVIDE_38" start="0x25" />
        <Enum description="Divide by 39" name="DIVIDE_39" start="0x26" />
        <Enum description="Divide by 40" name="DIVIDE_40" start="0x27" />
        <Enum description="Divide by 41" name="DIVIDE_41" start="0x28" />
        <Enum description="Divide by 42" name="DIVIDE_42" start="0x29" />
        <Enum description="Divide by 43" name="DIVIDE_43" start="0x2A" />
        <Enum description="Divide by 44" name="DIVIDE_44" start="0x2B" />
        <Enum description="Divide by 45" name="DIVIDE_45" start="0x2C" />
        <Enum description="Divide by 46" name="DIVIDE_46" start="0x2D" />
        <Enum description="Divide by 47" name="DIVIDE_47" start="0x2E" />
        <Enum description="Divide by 48" name="DIVIDE_48" start="0x2F" />
        <Enum description="Divide by 49" name="DIVIDE_49" start="0x30" />
        <Enum description="Divide by 50" name="DIVIDE_50" start="0x31" />
        <Enum description="Divide by 51" name="DIVIDE_51" start="0x32" />
        <Enum description="Divide by 52" name="DIVIDE_52" start="0x33" />
        <Enum description="Divide by 53" name="DIVIDE_53" start="0x34" />
        <Enum description="Divide by 54" name="DIVIDE_54" start="0x35" />
        <Enum description="Divide by 55" name="DIVIDE_55" start="0x36" />
        <Enum description="Divide by 56" name="DIVIDE_56" start="0x37" />
        <Enum description="Divide by 57" name="DIVIDE_57" start="0x38" />
        <Enum description="Divide by 58" name="DIVIDE_58" start="0x39" />
        <Enum description="Divide by 59" name="DIVIDE_59" start="0x3A" />
        <Enum description="Divide by 60" name="DIVIDE_60" start="0x3B" />
        <Enum description="Divide by 61" name="DIVIDE_61" start="0x3C" />
        <Enum description="Divide by 62" name="DIVIDE_62" start="0x3D" />
        <Enum description="Divide by 63" name="DIVIDE_63" start="0x3E" />
        <Enum description="Divide by 64" name="DIVIDE_64" start="0x3F" />
      </BitField>
      <BitField description="Selector for the perclk clock multiplexor" name="PERCLK_CLK_SEL" size="1" start="6">
        <Enum description="derive clock from ipg clk root" name="PERCLK_CLK_SEL_0" start="0" />
        <Enum description="derive clock from osc_clk" name="PERCLK_CLK_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Selector for sai1 clock multiplexer" name="SAI1_CLK_SEL" size="2" start="10">
        <Enum description="derive clock from PLL3 PFD2" name="SAI1_CLK_SEL_0" start="0" />
        <Enum description="derive clock from PLL4" name="SAI1_CLK_SEL_2" start="0x2" />
      </BitField>
      <BitField description="Selector for sai2 clock multiplexer" name="SAI2_CLK_SEL" size="2" start="12">
        <Enum description="derive clock from PLL3 PFD2" name="SAI2_CLK_SEL_0" start="0" />
        <Enum description="derive clock from PLL4" name="SAI2_CLK_SEL_2" start="0x2" />
      </BitField>
      <BitField description="Selector for sai3 clock multiplexer" name="SAI3_CLK_SEL" size="2" start="14">
        <Enum description="derive clock from PLL3 PFD2" name="SAI3_CLK_SEL_0" start="0" />
        <Enum description="derive clock from PLL4" name="SAI3_CLK_SEL_2" start="0x2" />
      </BitField>
      <BitField description="Divider for flexspi clock root." name="FLEXSPI_PODF" size="3" start="23">
        <Enum description="divide by 1" name="FLEXSPI_PODF_0" start="0" />
        <Enum description="divide by 2" name="FLEXSPI_PODF_1" start="0x1" />
        <Enum description="divide by 3" name="FLEXSPI_PODF_2" start="0x2" />
        <Enum description="divide by 4" name="FLEXSPI_PODF_3" start="0x3" />
        <Enum description="divide by 5" name="FLEXSPI_PODF_4" start="0x4" />
        <Enum description="divide by 6" name="FLEXSPI_PODF_5" start="0x5" />
        <Enum description="divide by 7" name="FLEXSPI_PODF_6" start="0x6" />
        <Enum description="divide by 8" name="FLEXSPI_PODF_7" start="0x7" />
      </BitField>
      <BitField description="Selector for flexspi clock multiplexer" name="FLEXSPI_CLK_SEL" size="2" start="29">
        <Enum description="derive clock from semc_clk_root_pre" name="FLEXSPI_CLK_SEL_0" start="0" />
        <Enum description="derive clock from pll3_sw_clk" name="FLEXSPI_CLK_SEL_1" start="0x1" />
        <Enum description="derive clock from PLL2 PFD2" name="FLEXSPI_CLK_SEL_2" start="0x2" />
        <Enum description="derive clock from PLL3 PFD0" name="FLEXSPI_CLK_SEL_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Serial Clock Multiplexer Register 2" name="CCM_CSCMR2" reset_mask="0xFFFFFFFF" reset_value="0x13192F06" size="4" start="+0x20">
      <BitField description="Selector for flexio1 clock multiplexer" name="FLEXIO1_CLK_SEL" size="2" start="19">
        <Enum description="derive clock from PLL4 divided clock" name="FLEXIO1_CLK_SEL_0" start="0" />
        <Enum description="derive clock from PLL3 PFD2 clock" name="FLEXIO1_CLK_SEL_1" start="0x1" />
        <Enum description="derive clock from pll3_sw_clk" name="FLEXIO1_CLK_SEL_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Serial Clock Divider Register 1" name="CCM_CSCDR1" reset_mask="0xFFFFFFFF" reset_value="0x6490B00" size="4" start="+0x24">
      <BitField description="Divider for uart clock podf." name="UART_CLK_PODF" size="6" start="0">
        <Enum description="Divide by 1" name="DIVIDE_1" start="0" />
        <Enum description="Divide by 2" name="DIVIDE_2" start="0x1" />
        <Enum description="Divide by 3" name="DIVIDE_3" start="0x2" />
        <Enum description="Divide by 4" name="DIVIDE_4" start="0x3" />
        <Enum description="Divide by 5" name="DIVIDE_5" start="0x4" />
        <Enum description="Divide by 6" name="DIVIDE_6" start="0x5" />
        <Enum description="Divide by 7" name="DIVIDE_7" start="0x6" />
        <Enum description="Divide by 8" name="DIVIDE_8" start="0x7" />
        <Enum description="Divide by 9" name="DIVIDE_9" start="0x8" />
        <Enum description="Divide by 10" name="DIVIDE_10" start="0x9" />
        <Enum description="Divide by 11" name="DIVIDE_11" start="0xA" />
        <Enum description="Divide by 12" name="DIVIDE_12" start="0xB" />
        <Enum description="Divide by 13" name="DIVIDE_13" start="0xC" />
        <Enum description="Divide by 14" name="DIVIDE_14" start="0xD" />
        <Enum description="Divide by 15" name="DIVIDE_15" start="0xE" />
        <Enum description="Divide by 16" name="DIVIDE_16" start="0xF" />
        <Enum description="Divide by 17" name="DIVIDE_17" start="0x10" />
        <Enum description="Divide by 18" name="DIVIDE_18" start="0x11" />
        <Enum description="Divide by 19" name="DIVIDE_19" start="0x12" />
        <Enum description="Divide by 20" name="DIVIDE_20" start="0x13" />
        <Enum description="Divide by 21" name="DIVIDE_21" start="0x14" />
        <Enum description="Divide by 22" name="DIVIDE_22" start="0x15" />
        <Enum description="Divide by 23" name="DIVIDE_23" start="0x16" />
        <Enum description="Divide by 24" name="DIVIDE_24" start="0x17" />
        <Enum description="Divide by 25" name="DIVIDE_25" start="0x18" />
        <Enum description="Divide by 26" name="DIVIDE_26" start="0x19" />
        <Enum description="Divide by 27" name="DIVIDE_27" start="0x1A" />
        <Enum description="Divide by 28" name="DIVIDE_28" start="0x1B" />
        <Enum description="Divide by 29" name="DIVIDE_29" start="0x1C" />
        <Enum description="Divide by 30" name="DIVIDE_30" start="0x1D" />
        <Enum description="Divide by 31" name="DIVIDE_31" start="0x1E" />
        <Enum description="Divide by 32" name="DIVIDE_32" start="0x1F" />
        <Enum description="Divide by 33" name="DIVIDE_33" start="0x20" />
        <Enum description="Divide by 34" name="DIVIDE_34" start="0x21" />
        <Enum description="Divide by 35" name="DIVIDE_35" start="0x22" />
        <Enum description="Divide by 36" name="DIVIDE_36" start="0x23" />
        <Enum description="Divide by 37" name="DIVIDE_37" start="0x24" />
        <Enum description="Divide by 38" name="DIVIDE_38" start="0x25" />
        <Enum description="Divide by 39" name="DIVIDE_39" start="0x26" />
        <Enum description="Divide by 40" name="DIVIDE_40" start="0x27" />
        <Enum description="Divide by 41" name="DIVIDE_41" start="0x28" />
        <Enum description="Divide by 42" name="DIVIDE_42" start="0x29" />
        <Enum description="Divide by 43" name="DIVIDE_43" start="0x2A" />
        <Enum description="Divide by 44" name="DIVIDE_44" start="0x2B" />
        <Enum description="Divide by 45" name="DIVIDE_45" start="0x2C" />
        <Enum description="Divide by 46" name="DIVIDE_46" start="0x2D" />
        <Enum description="Divide by 47" name="DIVIDE_47" start="0x2E" />
        <Enum description="Divide by 48" name="DIVIDE_48" start="0x2F" />
        <Enum description="Divide by 49" name="DIVIDE_49" start="0x30" />
        <Enum description="Divide by 50" name="DIVIDE_50" start="0x31" />
        <Enum description="Divide by 51" name="DIVIDE_51" start="0x32" />
        <Enum description="Divide by 52" name="DIVIDE_52" start="0x33" />
        <Enum description="Divide by 53" name="DIVIDE_53" start="0x34" />
        <Enum description="Divide by 54" name="DIVIDE_54" start="0x35" />
        <Enum description="Divide by 55" name="DIVIDE_55" start="0x36" />
        <Enum description="Divide by 56" name="DIVIDE_56" start="0x37" />
        <Enum description="Divide by 57" name="DIVIDE_57" start="0x38" />
        <Enum description="Divide by 58" name="DIVIDE_58" start="0x39" />
        <Enum description="Divide by 59" name="DIVIDE_59" start="0x3A" />
        <Enum description="Divide by 60" name="DIVIDE_60" start="0x3B" />
        <Enum description="Divide by 61" name="DIVIDE_61" start="0x3C" />
        <Enum description="Divide by 62" name="DIVIDE_62" start="0x3D" />
        <Enum description="Divide by 63" name="DIVIDE_63" start="0x3E" />
        <Enum description="Divide by 64" name="DIVIDE_64" start="0x3F" />
      </BitField>
      <BitField description="Selector for the UART clock multiplexor" name="UART_CLK_SEL" size="1" start="6">
        <Enum description="derive clock from pll3_80m" name="UART_CLK_SEL_0" start="0" />
        <Enum description="derive clock from osc_clk" name="UART_CLK_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Divider for trace clock. Divider should be updated when output clock is gated." name="TRACE_PODF" size="2" start="25">
        <Enum description="divide by 1" name="TRACE_PODF_0" start="0" />
        <Enum description="divide by 2" name="TRACE_PODF_1" start="0x1" />
        <Enum description="divide by 3" name="TRACE_PODF_2" start="0x2" />
        <Enum description="divide by 4" name="TRACE_PODF_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Clock Divider Register" name="CCM_CS1CDR" reset_mask="0xFFFFFFFF" reset_value="0xEC102C1" size="4" start="+0x28">
      <BitField description="Divider for sai1 clock podf. The input clock to this divider should be lower than 300Mhz, the predivider can be used to achieve this." name="SAI1_CLK_PODF" size="6" start="0">
        <Enum description="Divide by 1" name="DIVIDE_1" start="0" />
        <Enum description="Divide by 2" name="DIVIDE_2" start="0x1" />
        <Enum description="Divide by 3" name="DIVIDE_3" start="0x2" />
        <Enum description="Divide by 4" name="DIVIDE_4" start="0x3" />
        <Enum description="Divide by 5" name="DIVIDE_5" start="0x4" />
        <Enum description="Divide by 6" name="DIVIDE_6" start="0x5" />
        <Enum description="Divide by 7" name="DIVIDE_7" start="0x6" />
        <Enum description="Divide by 8" name="DIVIDE_8" start="0x7" />
        <Enum description="Divide by 9" name="DIVIDE_9" start="0x8" />
        <Enum description="Divide by 10" name="DIVIDE_10" start="0x9" />
        <Enum description="Divide by 11" name="DIVIDE_11" start="0xA" />
        <Enum description="Divide by 12" name="DIVIDE_12" start="0xB" />
        <Enum description="Divide by 13" name="DIVIDE_13" start="0xC" />
        <Enum description="Divide by 14" name="DIVIDE_14" start="0xD" />
        <Enum description="Divide by 15" name="DIVIDE_15" start="0xE" />
        <Enum description="Divide by 16" name="DIVIDE_16" start="0xF" />
        <Enum description="Divide by 17" name="DIVIDE_17" start="0x10" />
        <Enum description="Divide by 18" name="DIVIDE_18" start="0x11" />
        <Enum description="Divide by 19" name="DIVIDE_19" start="0x12" />
        <Enum description="Divide by 20" name="DIVIDE_20" start="0x13" />
        <Enum description="Divide by 21" name="DIVIDE_21" start="0x14" />
        <Enum description="Divide by 22" name="DIVIDE_22" start="0x15" />
        <Enum description="Divide by 23" name="DIVIDE_23" start="0x16" />
        <Enum description="Divide by 24" name="DIVIDE_24" start="0x17" />
        <Enum description="Divide by 25" name="DIVIDE_25" start="0x18" />
        <Enum description="Divide by 26" name="DIVIDE_26" start="0x19" />
        <Enum description="Divide by 27" name="DIVIDE_27" start="0x1A" />
        <Enum description="Divide by 28" name="DIVIDE_28" start="0x1B" />
        <Enum description="Divide by 29" name="DIVIDE_29" start="0x1C" />
        <Enum description="Divide by 30" name="DIVIDE_30" start="0x1D" />
        <Enum description="Divide by 31" name="DIVIDE_31" start="0x1E" />
        <Enum description="Divide by 32" name="DIVIDE_32" start="0x1F" />
        <Enum description="Divide by 33" name="DIVIDE_33" start="0x20" />
        <Enum description="Divide by 34" name="DIVIDE_34" start="0x21" />
        <Enum description="Divide by 35" name="DIVIDE_35" start="0x22" />
        <Enum description="Divide by 36" name="DIVIDE_36" start="0x23" />
        <Enum description="Divide by 37" name="DIVIDE_37" start="0x24" />
        <Enum description="Divide by 38" name="DIVIDE_38" start="0x25" />
        <Enum description="Divide by 39" name="DIVIDE_39" start="0x26" />
        <Enum description="Divide by 40" name="DIVIDE_40" start="0x27" />
        <Enum description="Divide by 41" name="DIVIDE_41" start="0x28" />
        <Enum description="Divide by 42" name="DIVIDE_42" start="0x29" />
        <Enum description="Divide by 43" name="DIVIDE_43" start="0x2A" />
        <Enum description="Divide by 44" name="DIVIDE_44" start="0x2B" />
        <Enum description="Divide by 45" name="DIVIDE_45" start="0x2C" />
        <Enum description="Divide by 46" name="DIVIDE_46" start="0x2D" />
        <Enum description="Divide by 47" name="DIVIDE_47" start="0x2E" />
        <Enum description="Divide by 48" name="DIVIDE_48" start="0x2F" />
        <Enum description="Divide by 49" name="DIVIDE_49" start="0x30" />
        <Enum description="Divide by 50" name="DIVIDE_50" start="0x31" />
        <Enum description="Divide by 51" name="DIVIDE_51" start="0x32" />
        <Enum description="Divide by 52" name="DIVIDE_52" start="0x33" />
        <Enum description="Divide by 53" name="DIVIDE_53" start="0x34" />
        <Enum description="Divide by 54" name="DIVIDE_54" start="0x35" />
        <Enum description="Divide by 55" name="DIVIDE_55" start="0x36" />
        <Enum description="Divide by 56" name="DIVIDE_56" start="0x37" />
        <Enum description="Divide by 57" name="DIVIDE_57" start="0x38" />
        <Enum description="Divide by 58" name="DIVIDE_58" start="0x39" />
        <Enum description="Divide by 59" name="DIVIDE_59" start="0x3A" />
        <Enum description="Divide by 60" name="DIVIDE_60" start="0x3B" />
        <Enum description="Divide by 61" name="DIVIDE_61" start="0x3C" />
        <Enum description="Divide by 62" name="DIVIDE_62" start="0x3D" />
        <Enum description="Divide by 63" name="DIVIDE_63" start="0x3E" />
        <Enum description="Divide by 64" name="DIVIDE_64" start="0x3F" />
      </BitField>
      <BitField description="Divider for sai1 clock pred." name="SAI1_CLK_PRED" size="3" start="6">
        <Enum description="divide by 1" name="SAI1_CLK_PRED_0" start="0" />
        <Enum description="divide by 2" name="SAI1_CLK_PRED_1" start="0x1" />
        <Enum description="divide by 3" name="SAI1_CLK_PRED_2" start="0x2" />
        <Enum description="divide by 4" name="SAI1_CLK_PRED_3" start="0x3" />
        <Enum description="divide by 5" name="SAI1_CLK_PRED_4" start="0x4" />
        <Enum description="divide by 6" name="SAI1_CLK_PRED_5" start="0x5" />
        <Enum description="divide by 7" name="SAI1_CLK_PRED_6" start="0x6" />
        <Enum description="divide by 8" name="SAI1_CLK_PRED_7" start="0x7" />
      </BitField>
      <BitField description="Divider for flexio1 clock." name="FLEXIO1_CLK_PRED" size="3" start="9">
        <Enum description="divide by 1" name="FLEXIO1_CLK_PRED_0" start="0" />
        <Enum description="divide by 2" name="FLEXIO1_CLK_PRED_1" start="0x1" />
        <Enum description="divide by 3" name="FLEXIO1_CLK_PRED_2" start="0x2" />
        <Enum description="divide by 4" name="FLEXIO1_CLK_PRED_3" start="0x3" />
        <Enum description="divide by 5" name="FLEXIO1_CLK_PRED_4" start="0x4" />
        <Enum description="divide by 6" name="FLEXIO1_CLK_PRED_5" start="0x5" />
        <Enum description="divide by 7" name="FLEXIO1_CLK_PRED_6" start="0x6" />
        <Enum description="divide by 8" name="FLEXIO1_CLK_PRED_7" start="0x7" />
      </BitField>
      <BitField description="Divider for sai3 clock podf. The input clock to this divider should be lower than 300Mhz, the predivider can be used to achieve this." name="SAI3_CLK_PODF" size="6" start="16">
        <Enum description="Divide by 1" name="DIVIDE_1" start="0" />
        <Enum description="Divide by 2" name="DIVIDE_2" start="0x1" />
        <Enum description="Divide by 3" name="DIVIDE_3" start="0x2" />
        <Enum description="Divide by 4" name="DIVIDE_4" start="0x3" />
        <Enum description="Divide by 5" name="DIVIDE_5" start="0x4" />
        <Enum description="Divide by 6" name="DIVIDE_6" start="0x5" />
        <Enum description="Divide by 7" name="DIVIDE_7" start="0x6" />
        <Enum description="Divide by 8" name="DIVIDE_8" start="0x7" />
        <Enum description="Divide by 9" name="DIVIDE_9" start="0x8" />
        <Enum description="Divide by 10" name="DIVIDE_10" start="0x9" />
        <Enum description="Divide by 11" name="DIVIDE_11" start="0xA" />
        <Enum description="Divide by 12" name="DIVIDE_12" start="0xB" />
        <Enum description="Divide by 13" name="DIVIDE_13" start="0xC" />
        <Enum description="Divide by 14" name="DIVIDE_14" start="0xD" />
        <Enum description="Divide by 15" name="DIVIDE_15" start="0xE" />
        <Enum description="Divide by 16" name="DIVIDE_16" start="0xF" />
        <Enum description="Divide by 17" name="DIVIDE_17" start="0x10" />
        <Enum description="Divide by 18" name="DIVIDE_18" start="0x11" />
        <Enum description="Divide by 19" name="DIVIDE_19" start="0x12" />
        <Enum description="Divide by 20" name="DIVIDE_20" start="0x13" />
        <Enum description="Divide by 21" name="DIVIDE_21" start="0x14" />
        <Enum description="Divide by 22" name="DIVIDE_22" start="0x15" />
        <Enum description="Divide by 23" name="DIVIDE_23" start="0x16" />
        <Enum description="Divide by 24" name="DIVIDE_24" start="0x17" />
        <Enum description="Divide by 25" name="DIVIDE_25" start="0x18" />
        <Enum description="Divide by 26" name="DIVIDE_26" start="0x19" />
        <Enum description="Divide by 27" name="DIVIDE_27" start="0x1A" />
        <Enum description="Divide by 28" name="DIVIDE_28" start="0x1B" />
        <Enum description="Divide by 29" name="DIVIDE_29" start="0x1C" />
        <Enum description="Divide by 30" name="DIVIDE_30" start="0x1D" />
        <Enum description="Divide by 31" name="DIVIDE_31" start="0x1E" />
        <Enum description="Divide by 32" name="DIVIDE_32" start="0x1F" />
        <Enum description="Divide by 33" name="DIVIDE_33" start="0x20" />
        <Enum description="Divide by 34" name="DIVIDE_34" start="0x21" />
        <Enum description="Divide by 35" name="DIVIDE_35" start="0x22" />
        <Enum description="Divide by 36" name="DIVIDE_36" start="0x23" />
        <Enum description="Divide by 37" name="DIVIDE_37" start="0x24" />
        <Enum description="Divide by 38" name="DIVIDE_38" start="0x25" />
        <Enum description="Divide by 39" name="DIVIDE_39" start="0x26" />
        <Enum description="Divide by 40" name="DIVIDE_40" start="0x27" />
        <Enum description="Divide by 41" name="DIVIDE_41" start="0x28" />
        <Enum description="Divide by 42" name="DIVIDE_42" start="0x29" />
        <Enum description="Divide by 43" name="DIVIDE_43" start="0x2A" />
        <Enum description="Divide by 44" name="DIVIDE_44" start="0x2B" />
        <Enum description="Divide by 45" name="DIVIDE_45" start="0x2C" />
        <Enum description="Divide by 46" name="DIVIDE_46" start="0x2D" />
        <Enum description="Divide by 47" name="DIVIDE_47" start="0x2E" />
        <Enum description="Divide by 48" name="DIVIDE_48" start="0x2F" />
        <Enum description="Divide by 49" name="DIVIDE_49" start="0x30" />
        <Enum description="Divide by 50" name="DIVIDE_50" start="0x31" />
        <Enum description="Divide by 51" name="DIVIDE_51" start="0x32" />
        <Enum description="Divide by 52" name="DIVIDE_52" start="0x33" />
        <Enum description="Divide by 53" name="DIVIDE_53" start="0x34" />
        <Enum description="Divide by 54" name="DIVIDE_54" start="0x35" />
        <Enum description="Divide by 55" name="DIVIDE_55" start="0x36" />
        <Enum description="Divide by 56" name="DIVIDE_56" start="0x37" />
        <Enum description="Divide by 57" name="DIVIDE_57" start="0x38" />
        <Enum description="Divide by 58" name="DIVIDE_58" start="0x39" />
        <Enum description="Divide by 59" name="DIVIDE_59" start="0x3A" />
        <Enum description="Divide by 60" name="DIVIDE_60" start="0x3B" />
        <Enum description="Divide by 61" name="DIVIDE_61" start="0x3C" />
        <Enum description="Divide by 62" name="DIVIDE_62" start="0x3D" />
        <Enum description="Divide by 63" name="DIVIDE_63" start="0x3E" />
        <Enum description="Divide by 64" name="DIVIDE_64" start="0x3F" />
      </BitField>
      <BitField description="Divider for sai3 clock pred." name="SAI3_CLK_PRED" size="3" start="22">
        <Enum description="divide by 1" name="SAI3_CLK_PRED_0" start="0" />
        <Enum description="divide by 2" name="SAI3_CLK_PRED_1" start="0x1" />
        <Enum description="divide by 3" name="SAI3_CLK_PRED_2" start="0x2" />
        <Enum description="divide by 4" name="SAI3_CLK_PRED_3" start="0x3" />
        <Enum description="divide by 5" name="SAI3_CLK_PRED_4" start="0x4" />
        <Enum description="divide by 6" name="SAI3_CLK_PRED_5" start="0x5" />
        <Enum description="divide by 7" name="SAI3_CLK_PRED_6" start="0x6" />
        <Enum description="divide by 8" name="SAI3_CLK_PRED_7" start="0x7" />
      </BitField>
      <BitField description="Divider for flexio1 clock. Divider should be updated when output clock is gated." name="FLEXIO1_CLK_PODF" size="3" start="25">
        <Enum description="Divide by 1" name="DIVIDE_1" start="0" />
        <Enum description="Divide by 2" name="DIVIDE_2" start="0x1" />
        <Enum description="Divide by 3" name="DIVIDE_3" start="0x2" />
        <Enum description="Divide by 4" name="DIVIDE_4" start="0x3" />
        <Enum description="Divide by 5" name="DIVIDE_5" start="0x4" />
        <Enum description="Divide by 6" name="DIVIDE_6" start="0x5" />
        <Enum description="Divide by 7" name="DIVIDE_7" start="0x6" />
        <Enum description="Divide by 8" name="DIVIDE_8" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Clock Divider Register" name="CCM_CS2CDR" reset_mask="0xFFFFFFFF" reset_value="0x736C1" size="4" start="+0x2C">
      <BitField description="Divider for sai2 clock podf. The input clock to this divider should be lower than 300Mhz, the predivider can be used to achieve this." name="SAI2_CLK_PODF" size="6" start="0">
        <Enum description="Divide by 1" name="DIVIDE_1" start="0" />
        <Enum description="Divide by 2" name="DIVIDE_2" start="0x1" />
        <Enum description="Divide by 3" name="DIVIDE_3" start="0x2" />
        <Enum description="Divide by 4" name="DIVIDE_4" start="0x3" />
        <Enum description="Divide by 5" name="DIVIDE_5" start="0x4" />
        <Enum description="Divide by 6" name="DIVIDE_6" start="0x5" />
        <Enum description="Divide by 7" name="DIVIDE_7" start="0x6" />
        <Enum description="Divide by 8" name="DIVIDE_8" start="0x7" />
        <Enum description="Divide by 9" name="DIVIDE_9" start="0x8" />
        <Enum description="Divide by 10" name="DIVIDE_10" start="0x9" />
        <Enum description="Divide by 11" name="DIVIDE_11" start="0xA" />
        <Enum description="Divide by 12" name="DIVIDE_12" start="0xB" />
        <Enum description="Divide by 13" name="DIVIDE_13" start="0xC" />
        <Enum description="Divide by 14" name="DIVIDE_14" start="0xD" />
        <Enum description="Divide by 15" name="DIVIDE_15" start="0xE" />
        <Enum description="Divide by 16" name="DIVIDE_16" start="0xF" />
        <Enum description="Divide by 17" name="DIVIDE_17" start="0x10" />
        <Enum description="Divide by 18" name="DIVIDE_18" start="0x11" />
        <Enum description="Divide by 19" name="DIVIDE_19" start="0x12" />
        <Enum description="Divide by 20" name="DIVIDE_20" start="0x13" />
        <Enum description="Divide by 21" name="DIVIDE_21" start="0x14" />
        <Enum description="Divide by 22" name="DIVIDE_22" start="0x15" />
        <Enum description="Divide by 23" name="DIVIDE_23" start="0x16" />
        <Enum description="Divide by 24" name="DIVIDE_24" start="0x17" />
        <Enum description="Divide by 25" name="DIVIDE_25" start="0x18" />
        <Enum description="Divide by 26" name="DIVIDE_26" start="0x19" />
        <Enum description="Divide by 27" name="DIVIDE_27" start="0x1A" />
        <Enum description="Divide by 28" name="DIVIDE_28" start="0x1B" />
        <Enum description="Divide by 29" name="DIVIDE_29" start="0x1C" />
        <Enum description="Divide by 30" name="DIVIDE_30" start="0x1D" />
        <Enum description="Divide by 31" name="DIVIDE_31" start="0x1E" />
        <Enum description="Divide by 32" name="DIVIDE_32" start="0x1F" />
        <Enum description="Divide by 33" name="DIVIDE_33" start="0x20" />
        <Enum description="Divide by 34" name="DIVIDE_34" start="0x21" />
        <Enum description="Divide by 35" name="DIVIDE_35" start="0x22" />
        <Enum description="Divide by 36" name="DIVIDE_36" start="0x23" />
        <Enum description="Divide by 37" name="DIVIDE_37" start="0x24" />
        <Enum description="Divide by 38" name="DIVIDE_38" start="0x25" />
        <Enum description="Divide by 39" name="DIVIDE_39" start="0x26" />
        <Enum description="Divide by 40" name="DIVIDE_40" start="0x27" />
        <Enum description="Divide by 41" name="DIVIDE_41" start="0x28" />
        <Enum description="Divide by 42" name="DIVIDE_42" start="0x29" />
        <Enum description="Divide by 43" name="DIVIDE_43" start="0x2A" />
        <Enum description="Divide by 44" name="DIVIDE_44" start="0x2B" />
        <Enum description="Divide by 45" name="DIVIDE_45" start="0x2C" />
        <Enum description="Divide by 46" name="DIVIDE_46" start="0x2D" />
        <Enum description="Divide by 47" name="DIVIDE_47" start="0x2E" />
        <Enum description="Divide by 48" name="DIVIDE_48" start="0x2F" />
        <Enum description="Divide by 49" name="DIVIDE_49" start="0x30" />
        <Enum description="Divide by 50" name="DIVIDE_50" start="0x31" />
        <Enum description="Divide by 51" name="DIVIDE_51" start="0x32" />
        <Enum description="Divide by 52" name="DIVIDE_52" start="0x33" />
        <Enum description="Divide by 53" name="DIVIDE_53" start="0x34" />
        <Enum description="Divide by 54" name="DIVIDE_54" start="0x35" />
        <Enum description="Divide by 55" name="DIVIDE_55" start="0x36" />
        <Enum description="Divide by 56" name="DIVIDE_56" start="0x37" />
        <Enum description="Divide by 57" name="DIVIDE_57" start="0x38" />
        <Enum description="Divide by 58" name="DIVIDE_58" start="0x39" />
        <Enum description="Divide by 59" name="DIVIDE_59" start="0x3A" />
        <Enum description="Divide by 60" name="DIVIDE_60" start="0x3B" />
        <Enum description="Divide by 61" name="DIVIDE_61" start="0x3C" />
        <Enum description="Divide by 62" name="DIVIDE_62" start="0x3D" />
        <Enum description="Divide by 63" name="DIVIDE_63" start="0x3E" />
        <Enum description="Divide by 64" name="DIVIDE_64" start="0x3F" />
      </BitField>
      <BitField description="Divider for sai2 clock pred.Divider should be updated when output clock is gated." name="SAI2_CLK_PRED" size="3" start="6">
        <Enum description="divide by 1" name="SAI2_CLK_PRED_0" start="0" />
        <Enum description="divide by 2" name="SAI2_CLK_PRED_1" start="0x1" />
        <Enum description="divide by 3" name="SAI2_CLK_PRED_2" start="0x2" />
        <Enum description="divide by 4" name="SAI2_CLK_PRED_3" start="0x3" />
        <Enum description="divide by 5" name="SAI2_CLK_PRED_4" start="0x4" />
        <Enum description="divide by 6" name="SAI2_CLK_PRED_5" start="0x5" />
        <Enum description="divide by 7" name="SAI2_CLK_PRED_6" start="0x6" />
        <Enum description="divide by 8" name="SAI2_CLK_PRED_7" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM D1 Clock Divider Register" name="CCM_CDCDR" reset_mask="0xFFFFFFFF" reset_value="0x33F71F92" size="4" start="+0x30">
      <BitField description="Selector for spdif0 clock multiplexer" name="SPDIF0_CLK_SEL" size="2" start="20">
        <Enum description="derive clock from PLL4" name="SPDIF0_CLK_SEL_0" start="0" />
        <Enum description="derive clock from PLL3 PFD2" name="SPDIF0_CLK_SEL_1" start="0x1" />
        <Enum description="derive clock from pll3_sw_clk" name="SPDIF0_CLK_SEL_3" start="0x3" />
      </BitField>
      <BitField description="Divider for spdif0 clock podf. Divider should be updated when output clock is gated." name="SPDIF0_CLK_PODF" size="3" start="22">
        <Enum description="Divide by 1" name="DIVIDE_1" start="0" />
        <Enum description="Divide by 2" name="DIVIDE_2" start="0x1" />
        <Enum description="Divide by 3" name="DIVIDE_3" start="0x2" />
        <Enum description="Divide by 4" name="DIVIDE_4" start="0x3" />
        <Enum description="Divide by 5" name="DIVIDE_5" start="0x4" />
        <Enum description="Divide by 6" name="DIVIDE_6" start="0x5" />
        <Enum description="Divide by 7" name="DIVIDE_7" start="0x6" />
        <Enum description="Divide by 8" name="DIVIDE_8" start="0x7" />
      </BitField>
      <BitField description="Divider for spdif0 clock pred. Divider should be updated when output clock is gated." name="SPDIF0_CLK_PRED" size="3" start="25">
        <Enum description="Divide by 1" name="DIVIDE_1" start="0" />
        <Enum description="Divide by 2" name="DIVIDE_2" start="0x1" />
        <Enum description="Divide by 3" name="DIVIDE_3" start="0x2" />
        <Enum description="Divide by 4" name="DIVIDE_4" start="0x3" />
        <Enum description="Divide by 5" name="DIVIDE_5" start="0x4" />
        <Enum description="Divide by 6" name="DIVIDE_6" start="0x5" />
        <Enum description="Divide by 7" name="DIVIDE_7" start="0x6" />
        <Enum description="Divide by 8" name="DIVIDE_8" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Serial Clock Divider Register 2" name="CCM_CSCDR2" reset_mask="0xFFFFFFFF" reset_value="0x29150" size="4" start="+0x38">
      <BitField description="Selector for the LPI2C clock multiplexor" name="LPI2C_CLK_SEL" size="1" start="18">
        <Enum description="derive clock from pll3_60m" name="LPI2C_CLK_SEL_0" start="0" />
        <Enum description="derive clock from osc_clk" name="LPI2C_CLK_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Divider for lpi2c clock podf. Divider should be updated when output clock is gated. The input clock to this divider should be lower than 300Mhz, the predivider can be used to achieve this." name="LPI2C_CLK_PODF" size="6" start="19">
        <Enum description="Divide by 1" name="DIVIDE_1" start="0" />
        <Enum description="Divide by 2" name="DIVIDE_2" start="0x1" />
        <Enum description="Divide by 3" name="DIVIDE_3" start="0x2" />
        <Enum description="Divide by 4" name="DIVIDE_4" start="0x3" />
        <Enum description="Divide by 5" name="DIVIDE_5" start="0x4" />
        <Enum description="Divide by 6" name="DIVIDE_6" start="0x5" />
        <Enum description="Divide by 7" name="DIVIDE_7" start="0x6" />
        <Enum description="Divide by 8" name="DIVIDE_8" start="0x7" />
        <Enum description="Divide by 9" name="DIVIDE_9" start="0x8" />
        <Enum description="Divide by 10" name="DIVIDE_10" start="0x9" />
        <Enum description="Divide by 11" name="DIVIDE_11" start="0xA" />
        <Enum description="Divide by 12" name="DIVIDE_12" start="0xB" />
        <Enum description="Divide by 13" name="DIVIDE_13" start="0xC" />
        <Enum description="Divide by 14" name="DIVIDE_14" start="0xD" />
        <Enum description="Divide by 15" name="DIVIDE_15" start="0xE" />
        <Enum description="Divide by 16" name="DIVIDE_16" start="0xF" />
        <Enum description="Divide by 17" name="DIVIDE_17" start="0x10" />
        <Enum description="Divide by 18" name="DIVIDE_18" start="0x11" />
        <Enum description="Divide by 19" name="DIVIDE_19" start="0x12" />
        <Enum description="Divide by 20" name="DIVIDE_20" start="0x13" />
        <Enum description="Divide by 21" name="DIVIDE_21" start="0x14" />
        <Enum description="Divide by 22" name="DIVIDE_22" start="0x15" />
        <Enum description="Divide by 23" name="DIVIDE_23" start="0x16" />
        <Enum description="Divide by 24" name="DIVIDE_24" start="0x17" />
        <Enum description="Divide by 25" name="DIVIDE_25" start="0x18" />
        <Enum description="Divide by 26" name="DIVIDE_26" start="0x19" />
        <Enum description="Divide by 27" name="DIVIDE_27" start="0x1A" />
        <Enum description="Divide by 28" name="DIVIDE_28" start="0x1B" />
        <Enum description="Divide by 29" name="DIVIDE_29" start="0x1C" />
        <Enum description="Divide by 30" name="DIVIDE_30" start="0x1D" />
        <Enum description="Divide by 31" name="DIVIDE_31" start="0x1E" />
        <Enum description="Divide by 32" name="DIVIDE_32" start="0x1F" />
        <Enum description="Divide by 33" name="DIVIDE_33" start="0x20" />
        <Enum description="Divide by 34" name="DIVIDE_34" start="0x21" />
        <Enum description="Divide by 35" name="DIVIDE_35" start="0x22" />
        <Enum description="Divide by 36" name="DIVIDE_36" start="0x23" />
        <Enum description="Divide by 37" name="DIVIDE_37" start="0x24" />
        <Enum description="Divide by 38" name="DIVIDE_38" start="0x25" />
        <Enum description="Divide by 39" name="DIVIDE_39" start="0x26" />
        <Enum description="Divide by 40" name="DIVIDE_40" start="0x27" />
        <Enum description="Divide by 41" name="DIVIDE_41" start="0x28" />
        <Enum description="Divide by 42" name="DIVIDE_42" start="0x29" />
        <Enum description="Divide by 43" name="DIVIDE_43" start="0x2A" />
        <Enum description="Divide by 44" name="DIVIDE_44" start="0x2B" />
        <Enum description="Divide by 45" name="DIVIDE_45" start="0x2C" />
        <Enum description="Divide by 46" name="DIVIDE_46" start="0x2D" />
        <Enum description="Divide by 47" name="DIVIDE_47" start="0x2E" />
        <Enum description="Divide by 48" name="DIVIDE_48" start="0x2F" />
        <Enum description="Divide by 49" name="DIVIDE_49" start="0x30" />
        <Enum description="Divide by 50" name="DIVIDE_50" start="0x31" />
        <Enum description="Divide by 51" name="DIVIDE_51" start="0x32" />
        <Enum description="Divide by 52" name="DIVIDE_52" start="0x33" />
        <Enum description="Divide by 53" name="DIVIDE_53" start="0x34" />
        <Enum description="Divide by 54" name="DIVIDE_54" start="0x35" />
        <Enum description="Divide by 55" name="DIVIDE_55" start="0x36" />
        <Enum description="Divide by 56" name="DIVIDE_56" start="0x37" />
        <Enum description="Divide by 57" name="DIVIDE_57" start="0x38" />
        <Enum description="Divide by 58" name="DIVIDE_58" start="0x39" />
        <Enum description="Divide by 59" name="DIVIDE_59" start="0x3A" />
        <Enum description="Divide by 60" name="DIVIDE_60" start="0x3B" />
        <Enum description="Divide by 61" name="DIVIDE_61" start="0x3C" />
        <Enum description="Divide by 62" name="DIVIDE_62" start="0x3D" />
        <Enum description="Divide by 63" name="DIVIDE_63" start="0x3E" />
        <Enum description="Divide by 64" name="DIVIDE_64" start="0x3F" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="CCM Serial Clock Divider Register 3" name="CCM_CSCDR3" reset_mask="0xFFFFFFFF" reset_value="0x30841" size="4" start="+0x3C" />
    <Register access="ReadOnly" description="CCM Divider Handshake In-Process Register" name="CCM_CDHIPR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x48">
      <BitField description="Busy indicator for semc_podf." name="SEMC_PODF_BUSY" size="1" start="0">
        <Enum description="divider is not busy and its value represents the actual division." name="SEMC_PODF_BUSY_0" start="0" />
        <Enum description="divider is busy with handshake process with module. The value read in the divider represents the previous value of the division factor, and after the handshake the written value of the semc_podf will be applied." name="SEMC_PODF_BUSY_1" start="0x1" />
      </BitField>
      <BitField description="Busy indicator for ahb_podf." name="AHB_PODF_BUSY" size="1" start="1">
        <Enum description="divider is not busy and its value represents the actual division." name="AHB_PODF_BUSY_0" start="0" />
        <Enum description="divider is busy with handshake process with module. The value read in the divider represents the previous value of the division factor, and after the handshake the written value of the ahb_podf will be applied." name="AHB_PODF_BUSY_1" start="0x1" />
      </BitField>
      <BitField description="Busy indicator for periph2_clk_sel mux control." name="PERIPH2_CLK_SEL_BUSY" size="1" start="3">
        <Enum description="mux is not busy and its value represents the actual division." name="PERIPH2_CLK_SEL_BUSY_0" start="0" />
        <Enum description="mux is busy with handshake process with module. The value read in the periph2_clk_sel represents the previous value of select, and after the handshake periph2_clk_sel value will be applied." name="PERIPH2_CLK_SEL_BUSY_1" start="0x1" />
      </BitField>
      <BitField description="Busy indicator for periph_clk_sel mux control." name="PERIPH_CLK_SEL_BUSY" size="1" start="5">
        <Enum description="mux is not busy and its value represents the actual division." name="PERIPH_CLK_SEL_BUSY_0" start="0" />
        <Enum description="mux is busy with handshake process with module. The value read in the periph_clk_sel represents the previous value of select, and after the handshake periph_clk_sel value will be applied." name="PERIPH_CLK_SEL_BUSY_1" start="0x1" />
      </BitField>
      <BitField description="Busy indicator for arm_podf." name="ARM_PODF_BUSY" size="1" start="16">
        <Enum description="divider is not busy and its value represents the actual division." name="ARM_PODF_BUSY_0" start="0" />
        <Enum description="divider is busy with handshake process with module. The value read in the divider represents the previous value of the division factor, and after the handshake the written value of the arm_podf will be applied." name="ARM_PODF_BUSY_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Low Power Control Register" name="CCM_CLPCR" reset_mask="0xFFFFFFFF" reset_value="0x79" size="4" start="+0x54">
      <BitField description="Setting the low power mode that system will enter on next assertion of dsm_request signal." name="LPM" size="2" start="0">
        <Enum description="Remain in run mode" name="LPM_0" start="0" />
        <Enum description="Transfer to wait mode" name="LPM_1" start="0x1" />
        <Enum description="Transfer to stop mode" name="LPM_2" start="0x2" />
      </BitField>
      <BitField description="Define if Arm clocks (arm_clk, soc_mxclk, soc_pclk, soc_dbg_pclk, vl_wrck) will be disabled on wait mode" name="ARM_CLK_DIS_ON_LPM" size="1" start="5">
        <Enum description="Arm clock enabled on wait mode." name="ARM_CLK_DIS_ON_LPM_0" start="0" />
        <Enum description="Arm clock disabled on wait mode. ." name="ARM_CLK_DIS_ON_LPM_1" start="0x1" />
      </BitField>
      <BitField description="Standby clock oscillator bit" name="SBYOS" size="1" start="6">
        <Enum description="On-chip oscillator will not be powered down, after next entrance to STOP mode. (CCM_REF_EN_B will remain asserted - '0' and cosc_pwrdown will remain de asserted - '0')" name="SBYOS_0" start="0" />
        <Enum description="On-chip oscillator will be powered down, after next entrance to STOP mode. (CCM_REF_EN_B will be deasserted - '1' and cosc_pwrdown will be asserted - '1'). When returning from STOP mode, external oscillator will be enabled again, on-chip oscillator will return to oscillator mode, and after oscnt count, CCM will continue with the exit from the STOP mode process." name="SBYOS_1" start="0x1" />
      </BitField>
      <BitField description="dis_ref_osc - in run mode, software can manually control closing of external reference oscillator clock, i" name="DIS_REF_OSC" size="1" start="7">
        <Enum description="external high frequency oscillator will be enabled, i.e. CCM_REF_EN_B = '0'." name="DIS_REF_OSC_0" start="0" />
        <Enum description="external high frequency oscillator will be disabled, i.e. CCM_REF_EN_B = '1'" name="DIS_REF_OSC_1" start="0x1" />
      </BitField>
      <BitField description="Voltage standby request bit" name="VSTBY" size="1" start="8">
        <Enum description="Voltage will not be changed to standby voltage after next entrance to STOP mode. ( PMIC_STBY_REQ will remain negated - '0')" name="VSTBY_0" start="0" />
        <Enum description="Voltage will be requested to change to standby voltage after next entrance to stop mode. ( PMIC_STBY_REQ will be asserted - '1')." name="VSTBY_1" start="0x1" />
      </BitField>
      <BitField description="Standby counter definition" name="STBY_COUNT" size="2" start="9">
        <Enum description="CCM will wait (1*pmic_delay_scaler)+1 ckil clock cycles" name="STBY_COUNT_0" start="0" />
        <Enum description="CCM will wait (3*pmic_delay_scaler)+1 ckil clock cycles" name="STBY_COUNT_1" start="0x1" />
        <Enum description="CCM will wait (7*pmic_delay_scaler)+1 ckil clock cycles" name="STBY_COUNT_2" start="0x2" />
        <Enum description="CCM will wait (15*pmic_delay_scaler)+1 ckil clock cycles" name="STBY_COUNT_3" start="0x3" />
      </BitField>
      <BitField description="In run mode, software can manually control powering down of on chip oscillator, i" name="COSC_PWRDOWN" size="1" start="11">
        <Enum description="On chip oscillator will not be powered down, i.e. cosc_pwrdown = '0'." name="COSC_PWRDOWN_0" start="0" />
        <Enum description="On chip oscillator will be powered down, i.e. cosc_pwrdown = '1'." name="COSC_PWRDOWN_1" start="0x1" />
      </BitField>
      <BitField description="Bypass low power mode handshake. This bit should always be set to 1'b1 by software." name="BYPASS_LPM_HS1" size="1" start="19" />
      <BitField description="Bypass low power mode handshake. This bit should always be set to 1'b1 by software." name="BYPASS_LPM_HS0" size="1" start="21" />
      <BitField description="Mask WFI of core0 for entering low power mode Assertion of all bits[27:22] will generate low power mode request" name="MASK_CORE0_WFI" size="1" start="22">
        <Enum description="WFI of core0 is not masked" name="MASK_CORE0_WFI_0" start="0" />
        <Enum description="WFI of core0 is masked" name="MASK_CORE0_WFI_1" start="0x1" />
      </BitField>
      <BitField description="Mask SCU IDLE for entering low power mode Assertion of all bits[27:22] will generate low power mode request" name="MASK_SCU_IDLE" size="1" start="26">
        <Enum description="SCU IDLE is not masked" name="MASK_SCU_IDLE_0" start="0" />
        <Enum description="SCU IDLE is masked" name="MASK_SCU_IDLE_1" start="0x1" />
      </BitField>
      <BitField description="Mask L2CC IDLE for entering low power mode" name="MASK_L2CC_IDLE" size="1" start="27">
        <Enum description="L2CC IDLE is not masked" name="MASK_L2CC_IDLE_0" start="0" />
        <Enum description="L2CC IDLE is masked" name="MASK_L2CC_IDLE_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Interrupt Status Register" name="CCM_CISR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x58">
      <BitField description="CCM interrupt request 2 generated due to lock of all enabled and not bypaseed PLLs" name="LRF_PLL" size="1" start="0">
        <Enum description="interrupt is not generated due to lock ready of all enabled and not bypaseed PLLs" name="LRF_PLL_0" start="0" />
        <Enum description="interrupt generated due to lock ready of all enabled and not bypaseed PLLs" name="LRF_PLL_1" start="0x1" />
      </BitField>
      <BitField description="CCM interrupt request 2 generated due to on board oscillator ready, i" name="COSC_READY" size="1" start="6">
        <Enum description="interrupt is not generated due to on board oscillator ready" name="COSC_READY_0" start="0" />
        <Enum description="interrupt generated due to on board oscillator ready" name="COSC_READY_1" start="0x1" />
      </BitField>
      <BitField description="CCM interrupt request 1 generated due to frequency change of semc_podf" name="SEMC_PODF_LOADED" size="1" start="17">
        <Enum description="interrupt is not generated due to frequency change of semc_podf" name="SEMC_PODF_LOADED_0" start="0" />
        <Enum description="interrupt generated due to frequency change of semc_podf" name="SEMC_PODF_LOADED_1" start="0x1" />
      </BitField>
      <BitField description="CCM interrupt request 1 generated due to frequency change of periph2_clk_sel" name="PERIPH2_CLK_SEL_LOADED" size="1" start="19">
        <Enum description="interrupt is not generated due to frequency change of periph2_clk_sel" name="PERIPH2_CLK_SEL_LOADED_0" start="0" />
        <Enum description="interrupt generated due to frequency change of periph2_clk_sel" name="PERIPH2_CLK_SEL_LOADED_1" start="0x1" />
      </BitField>
      <BitField description="CCM interrupt request 1 generated due to frequency change of ahb_podf" name="AHB_PODF_LOADED" size="1" start="20">
        <Enum description="interrupt is not generated due to frequency change of ahb_podf" name="AHB_PODF_LOADED_0" start="0" />
        <Enum description="interrupt generated due to frequency change of ahb_podf" name="AHB_PODF_LOADED_1" start="0x1" />
      </BitField>
      <BitField description="CCM interrupt request 1 generated due to update of periph_clk_sel." name="PERIPH_CLK_SEL_LOADED" size="1" start="22">
        <Enum description="interrupt is not generated due to update of periph_clk_sel." name="PERIPH_CLK_SEL_LOADED_0" start="0" />
        <Enum description="interrupt generated due to update of periph_clk_sel." name="PERIPH_CLK_SEL_LOADED_1" start="0x1" />
      </BitField>
      <BitField description="CCM interrupt request 1 generated due to frequency change of arm_podf" name="ARM_PODF_LOADED" size="1" start="26">
        <Enum description="interrupt is not generated due to frequency change of arm_podf" name="ARM_PODF_LOADED_0" start="0" />
        <Enum description="interrupt generated due to frequency change of arm_podf" name="ARM_PODF_LOADED_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Interrupt Mask Register" name="CCM_CIMR" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x5C">
      <BitField description="mask interrupt generation due to lrf of PLLs" name="MASK_LRF_PLL" size="1" start="0">
        <Enum description="don't mask interrupt due to lrf of PLLs - interrupt will be created" name="MASK_LRF_PLL_0" start="0" />
        <Enum description="mask interrupt due to lrf of PLLs" name="MASK_LRF_PLL_1" start="0x1" />
      </BitField>
      <BitField description="mask interrupt generation due to on board oscillator ready" name="MASK_COSC_READY" size="1" start="6">
        <Enum description="don't mask interrupt due to on board oscillator ready - interrupt will be created" name="MASK_COSC_READY_0" start="0" />
        <Enum description="mask interrupt due to on board oscillator ready" name="MASK_COSC_READY_1" start="0x1" />
      </BitField>
      <BitField description="mask interrupt generation due to frequency change of semc_podf" name="MASK_SEMC_PODF_LOADED" size="1" start="17">
        <Enum description="don't mask interrupt due to frequency change of semc_podf - interrupt will be created" name="MASK_SEMC_PODF_LOADED_0" start="0" />
        <Enum description="mask interrupt due to frequency change of semc_podf" name="MASK_SEMC_PODF_LOADED_1" start="0x1" />
      </BitField>
      <BitField description="mask interrupt generation due to update of periph2_clk_sel." name="MASK_PERIPH2_CLK_SEL_LOADED" size="1" start="19">
        <Enum description="don't mask interrupt due to update of periph2_clk_sel - interrupt will be created" name="MASK_PERIPH2_CLK_SEL_LOADED_0" start="0" />
        <Enum description="mask interrupt due to update of periph2_clk_sel" name="MASK_PERIPH2_CLK_SEL_LOADED_1" start="0x1" />
      </BitField>
      <BitField description="mask interrupt generation due to frequency change of ahb_podf" name="MASK_AHB_PODF_LOADED" size="1" start="20">
        <Enum description="don't mask interrupt due to frequency change of ahb_podf - interrupt will be created" name="MASK_AHB_PODF_LOADED_0" start="0" />
        <Enum description="mask interrupt due to frequency change of ahb_podf" name="MASK_AHB_PODF_LOADED_1" start="0x1" />
      </BitField>
      <BitField description="mask interrupt generation due to update of periph_clk_sel." name="MASK_PERIPH_CLK_SEL_LOADED" size="1" start="22">
        <Enum description="don't mask interrupt due to update of periph_clk_sel - interrupt will be created" name="MASK_PERIPH_CLK_SEL_LOADED_0" start="0" />
        <Enum description="mask interrupt due to update of periph_clk_sel" name="MASK_PERIPH_CLK_SEL_LOADED_1" start="0x1" />
      </BitField>
      <BitField description="mask interrupt generation due to frequency change of arm_podf" name="ARM_PODF_LOADED" size="1" start="26">
        <Enum description="don't mask interrupt due to frequency change of arm_podf - interrupt will be created" name="ARM_PODF_LOADED_0" start="0" />
        <Enum description="mask interrupt due to frequency change of arm_podf" name="ARM_PODF_LOADED_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Clock Output Source Register" name="CCM_CCOSR" reset_mask="0xFFFFFFFF" reset_value="0xA0001" size="4" start="+0x60">
      <BitField description="Selection of the clock to be generated on CCM_CLKO1" name="CLKO1_SEL" size="4" start="0">
        <Enum description="pll3_sw_clk (divided by 2)" name="CLKO1_SEL_0" start="0" />
        <Enum description="PLL2 (divided by 2)" name="CLKO1_SEL_1" start="0x1" />
        <Enum description="ENET PLL (divided by 2)" name="CLKO1_SEL_2" start="0x2" />
        <Enum description="ahb_clk_root" name="CLKO1_SEL_11" start="0xB" />
        <Enum description="ipg_clk_root" name="CLKO1_SEL_12" start="0xC" />
        <Enum description="perclk_root" name="CLKO1_SEL_13" start="0xD" />
        <Enum description="pll4_main_clk" name="CLKO1_SEL_15" start="0xF" />
      </BitField>
      <BitField description="Setting the divider of CCM_CLKO1" name="CLKO1_DIV" size="3" start="4">
        <Enum description="divide by 1" name="CLKO1_DIV_0" start="0" />
        <Enum description="divide by 2" name="CLKO1_DIV_1" start="0x1" />
        <Enum description="divide by 3" name="CLKO1_DIV_2" start="0x2" />
        <Enum description="divide by 4" name="CLKO1_DIV_3" start="0x3" />
        <Enum description="divide by 5" name="CLKO1_DIV_4" start="0x4" />
        <Enum description="divide by 6" name="CLKO1_DIV_5" start="0x5" />
        <Enum description="divide by 7" name="CLKO1_DIV_6" start="0x6" />
        <Enum description="divide by 8" name="CLKO1_DIV_7" start="0x7" />
      </BitField>
      <BitField description="Enable of CCM_CLKO1 clock" name="CLKO1_EN" size="1" start="7">
        <Enum description="CCM_CLKO1 disabled." name="CLKO1_EN_0" start="0" />
        <Enum description="CCM_CLKO1 enabled." name="CLKO1_EN_1" start="0x1" />
      </BitField>
      <BitField description="CCM_CLKO1 output to reflect CCM_CLKO1 or CCM_CLKO2 clocks" name="CLK_OUT_SEL" size="1" start="8">
        <Enum description="CCM_CLKO1 output drives CCM_CLKO1 clock" name="CLK_OUT_SEL_0" start="0" />
        <Enum description="CCM_CLKO1 output drives CCM_CLKO2 clock" name="CLK_OUT_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Selection of the clock to be generated on CCM_CLKO2" name="CLKO2_SEL" size="5" start="16">
        <Enum description="lpi2c_clk_root" name="CLKO2_SEL_6" start="0x6" />
        <Enum description="osc_clk" name="CLKO2_SEL_14" start="0xE" />
        <Enum description="lpspi_clk_root" name="CLKO2_SEL_16" start="0x10" />
        <Enum description="sai1_clk_root" name="CLKO2_SEL_18" start="0x12" />
        <Enum description="sai2_clk_root" name="CLKO2_SEL_19" start="0x13" />
        <Enum description="sai3_clk_root" name="CLKO2_SEL_20" start="0x14" />
        <Enum description="trace_clk_root" name="CLKO2_SEL_22" start="0x16" />
        <Enum description="flexspi_clk_root" name="CLKO2_SEL_27" start="0x1B" />
        <Enum description="uart_clk_root" name="CLKO2_SEL_28" start="0x1C" />
        <Enum description="spdif0_clk_root" name="CLKO2_SEL_29" start="0x1D" />
      </BitField>
      <BitField description="Setting the divider of CCM_CLKO2" name="CLKO2_DIV" size="3" start="21">
        <Enum description="divide by 1" name="CLKO2_DIV_0" start="0" />
        <Enum description="divide by 2" name="CLKO2_DIV_1" start="0x1" />
        <Enum description="divide by 3" name="CLKO2_DIV_2" start="0x2" />
        <Enum description="divide by 4" name="CLKO2_DIV_3" start="0x3" />
        <Enum description="divide by 5" name="CLKO2_DIV_4" start="0x4" />
        <Enum description="divide by 6" name="CLKO2_DIV_5" start="0x5" />
        <Enum description="divide by 7" name="CLKO2_DIV_6" start="0x6" />
        <Enum description="divide by 8" name="CLKO2_DIV_7" start="0x7" />
      </BitField>
      <BitField description="Enable of CCM_CLKO2 clock" name="CLKO2_EN" size="1" start="24">
        <Enum description="CCM_CLKO2 disabled." name="CLKO2_EN_0" start="0" />
        <Enum description="CCM_CLKO2 enabled." name="CLKO2_EN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM General Purpose Register" name="CCM_CGPR" reset_mask="0xFFFFFFFF" reset_value="0xFE62" size="4" start="+0x64">
      <BitField description="Defines clock dividion of clock for stby_count (pmic delay counter)" name="PMIC_DELAY_SCALER" size="1" start="0">
        <Enum description="clock is not divided" name="PMIC_DELAY_SCALER_0" start="0" />
        <Enum description="clock is divided /8" name="PMIC_DELAY_SCALER_1" start="0x1" />
      </BitField>
      <BitField description="Defines the value of the output signal cgpr_dout[4]. Gate of program supply for efuse programing" name="EFUSE_PROG_SUPPLY_GATE" size="1" start="4">
        <Enum description="fuse programing supply voltage is gated off to the efuse module" name="EFUSE_PROG_SUPPLY_GATE_0" start="0" />
        <Enum description="allow fuse programing." name="EFUSE_PROG_SUPPLY_GATE_1" start="0x1" />
      </BitField>
      <BitField description="System memory DS control" name="SYS_MEM_DS_CTRL" size="2" start="14">
        <Enum description="Disable memory DS mode always" name="SYS_MEM_DS_CTRL_0" start="0" />
        <Enum description="Enable memory (outside Arm platform) DS mode when system STOP and PLL are disabled" name="SYS_MEM_DS_CTRL_1" start="0x1" />
        <Enum description="enable memory (outside Arm platform) DS mode when system is in STOP mode" name="SYS_MEM_DS_CTRL_2" start="0b1x" />
      </BitField>
      <BitField description="Fast PLL enable." name="FPL" size="1" start="16">
        <Enum description="Engage PLL enable default way." name="FPL_0" start="0" />
        <Enum description="Engage PLL enable 3 CKIL clocks earlier at exiting low power mode (STOP). Should be used only if 24MHz OSC was active in low power mode." name="FPL_1" start="0x1" />
      </BitField>
      <BitField description="Control for the Deep Sleep signal to the Arm Platform memories with additional control logic based on the Arm WFI signal" name="INT_MEM_CLK_LPM" size="1" start="17">
        <Enum description="Disable the clock to the Arm platform memories when entering Low Power Mode" name="INT_MEM_CLK_LPM_0" start="0" />
        <Enum description="Keep the clocks to the Arm platform memories enabled only if an interrupt is pending when entering Low Power Modes (WAIT and STOP without power gating)" name="INT_MEM_CLK_LPM_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM Clock Gating Register 0" name="CCM_CCGR0" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x68">
      <BitField description="aips_tz1 clocks (aips_tz1_clk_enable)" name="CG0" size="2" start="0" />
      <BitField description="aips_tz2 clocks (aips_tz2_clk_enable)" name="CG1" size="2" start="2" />
      <BitField description="mqs clock ( mqs_hmclk_clock_enable)" name="CG2" size="2" start="4" />
      <BitField description="Reserved" name="CG3" size="2" start="6" />
      <BitField description="sim_m_clk_r_clk_enable" name="CG4" size="2" start="8" />
      <BitField description="dcp clock (dcp_clk_enable)" name="CG5" size="2" start="10" />
      <BitField description="lpuart3 clock (lpuart3_clk_enable)" name="CG6" size="2" start="12" />
      <BitField description="Reserved" name="CG7" size="2" start="14" />
      <BitField description="Reserved" name="CG8" size="2" start="16" />
      <BitField description="Reserved" name="CG9" size="2" start="18" />
      <BitField description="Reserved" name="CG10" size="2" start="20" />
      <BitField description="trace clock (trace_clk_enable)" name="CG11" size="2" start="22" />
      <BitField description="gpt2 bus clocks (gpt2_bus_clk_enable)" name="CG12" size="2" start="24" />
      <BitField description="gpt2 serial clocks (gpt2_serial_clk_enable)" name="CG13" size="2" start="26" />
      <BitField description="lpuart2 clock (lpuart2_clk_enable)" name="CG14" size="2" start="28" />
      <BitField description="gpio2_clocks (gpio2_clk_enable)" name="CG15" size="2" start="30" />
    </Register>
    <Register access="Read/Write" description="CCM Clock Gating Register 1" name="CCM_CCGR1" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x6C">
      <BitField description="lpspi1 clocks (lpspi1_clk_enable)" name="CG0" size="2" start="0" />
      <BitField description="lpspi2 clocks (lpspi2_clk_enable)" name="CG1" size="2" start="2" />
      <BitField description="Reserved" name="CG2" size="2" start="4" />
      <BitField description="Reserved" name="CG3" size="2" start="6" />
      <BitField description="Reserved" name="CG4" size="2" start="8" />
      <BitField description="Reserved" name="CG5" size="2" start="10" />
      <BitField description="pit clocks (pit_clk_enable)" name="CG6" size="2" start="12" />
      <BitField description="Reserved" name="CG7" size="2" start="14" />
      <BitField description="adc1 clock (adc1_clk_enable)" name="CG8" size="2" start="16" />
      <BitField description="Reserved" name="CG9" size="2" start="18" />
      <BitField description="gpt1 bus clock (gpt_clk_enable)" name="CG10" size="2" start="20" />
      <BitField description="gpt1 serial clock (gpt_serial_clk_enable)" name="CG11" size="2" start="22" />
      <BitField description="lpuart4 clock (lpuart4_clk_enable)" name="CG12" size="2" start="24" />
      <BitField description="gpio1 clock (gpio1_clk_enable)" name="CG13" size="2" start="26" />
      <BitField description="csu clock (csu_clk_enable)" name="CG14" size="2" start="28" />
      <BitField description="gpio5 clock (gpio5_clk_enable)" name="CG15" size="2" start="30" />
    </Register>
    <Register access="Read/Write" description="CCM Clock Gating Register 2" name="CCM_CCGR2" reset_mask="0xFFFFFFFF" reset_value="0xFC3FFFFF" size="4" start="+0x70">
      <BitField description="ocram_exsc clock (ocram_exsc_clk_enable)" name="CG0" size="2" start="0" />
      <BitField description="Reserved" name="CG1" size="2" start="2" />
      <BitField description="iomuxc_snvs clock (iomuxc_snvs_clk_enable)" name="CG2" size="2" start="4" />
      <BitField description="lpi2c1 clock (lpi2c1_clk_enable)" name="CG3" size="2" start="6" />
      <BitField description="lpi2c2 clock (lpi2c2_clk_enable)" name="CG4" size="2" start="8" />
      <BitField description="Reserved" name="CG5" size="2" start="10" />
      <BitField description="OCOTP_CTRL clock (ocotp_clk_enable)" name="CG6" size="2" start="12" />
      <BitField description="Reserved" name="CG7" size="2" start="14" />
      <BitField description="Reserved" name="CG8" size="2" start="16" />
      <BitField description="Reserved" name="CG9" size="2" start="18" />
      <BitField description="Reserved" name="CG10" size="2" start="20" />
      <BitField description="xbar1 clock (xbar1_clk_enable)" name="CG11" size="2" start="22" />
      <BitField description="xbar2 clock (xbar2_clk_enable)" name="CG12" size="2" start="24" />
      <BitField description="gpio3 clock (gpio3_clk_enable)" name="CG13" size="2" start="26" />
      <BitField description="Reserved" name="CG14" size="2" start="28" />
      <BitField description="Reserved" name="CG15" size="2" start="30" />
    </Register>
    <Register access="Read/Write" description="CCM Clock Gating Register 3" name="CCM_CCGR3" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFCF" size="4" start="+0x74">
      <BitField description="Reserved" name="CG0" size="2" start="0" />
      <BitField description="Reserved" name="CG1" size="2" start="2" />
      <BitField description="Reserved" name="CG2" size="2" start="4" />
      <BitField description="Reserved" name="CG3" size="2" start="6" />
      <BitField description="aoi1 clock (aoi1_clk_enable)" name="CG4" size="2" start="8" />
      <BitField description="Reserved" name="CG5" size="2" start="10" />
      <BitField description="Reserved" name="CG6" size="2" start="12" />
      <BitField description="ewm clocks (ewm_clk_enable)" name="CG7" size="2" start="14" />
      <BitField description="wdog1 clock (wdog1_clk_enable)" name="CG8" size="2" start="16" />
      <BitField description="flexram clock (flexram_clk_enable)" name="CG9" size="2" start="18" />
      <BitField description="Reserved" name="CG10" size="2" start="20" />
      <BitField description="Reserved" name="CG11" size="2" start="22" />
      <BitField description="Reserved" name="CG12" size="2" start="24" />
      <BitField description="Reserved" name="CG13" size="2" start="26" />
      <BitField description="The OCRAM clock cannot be turned off when the CM cache is running on this device." name="CG14" size="2" start="28" />
      <BitField description="iomuxc_snvs_gpr clock (iomuxc_snvs_gpr_clk_enable)" name="CG15" size="2" start="30" />
    </Register>
    <Register access="Read/Write" description="CCM Clock Gating Register 4" name="CCM_CCGR4" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x78">
      <BitField description="sim_m7_clk_r_enable" name="CG0" size="2" start="0" />
      <BitField description="iomuxc clock (iomuxc_clk_enable)" name="CG1" size="2" start="2" />
      <BitField description="iomuxc gpr clock (iomuxc_gpr_clk_enable)" name="CG2" size="2" start="4" />
      <BitField description="bee clock(bee_clk_enable)" name="CG3" size="2" start="6" />
      <BitField description="sim_m7 clock (sim_m7_clk_enable)" name="CG4" size="2" start="8" />
      <BitField description="Reserved" name="CG5" size="2" start="10" />
      <BitField description="sim_m clocks (sim_m_clk_enable)" name="CG6" size="2" start="12" />
      <BitField description="sim_ems clocks (sim_ems_clk_enable)" name="CG7" size="2" start="14" />
      <BitField description="pwm1 clocks (pwm1_clk_enable)" name="CG8" size="2" start="16" />
      <BitField description="Reserved" name="CG9" size="2" start="18" />
      <BitField description="Reserved" name="CG10" size="2" start="20" />
      <BitField description="Reserved" name="CG11" size="2" start="22" />
      <BitField description="enc1 clocks (enc1_clk_enable)" name="CG12" size="2" start="24" />
      <BitField description="Reserved" name="CG13" size="2" start="26" />
      <BitField description="Reserved" name="CG14" size="2" start="28" />
      <BitField description="Reserved" name="CG15" size="2" start="30" />
    </Register>
    <Register access="Read/Write" description="CCM Clock Gating Register 5" name="CCM_CCGR5" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x7C">
      <BitField description="rom clock (rom_clk_enable)" name="CG0" size="2" start="0" />
      <BitField description="flexio1 clock (flexio1_clk_enable)" name="CG1" size="2" start="2" />
      <BitField description="wdog3 clock (wdog3_clk_enable)" name="CG2" size="2" start="4" />
      <BitField description="dma clock (dma_clk_enable)" name="CG3" size="2" start="6" />
      <BitField description="kpp clock (kpp_clk_enable)" name="CG4" size="2" start="8" />
      <BitField description="wdog2 clock (wdog2_clk_enable)" name="CG5" size="2" start="10" />
      <BitField description="aipstz4 clocks (aips_tz4_clk_enable)" name="CG6" size="2" start="12" />
      <BitField description="spdif clock (spdif_clk_enable)" name="CG7" size="2" start="14" />
      <BitField description="Reserved" name="CG8" size="2" start="16" />
      <BitField description="sai1 clock (sai1_clk_enable)" name="CG9" size="2" start="18" />
      <BitField description="sai2 clock (sai2_clk_enable)" name="CG10" size="2" start="20" />
      <BitField description="sai3 clock (sai3_clk_enable)" name="CG11" size="2" start="22" />
      <BitField description="lpuart1 clock (lpuart1_clk_enable)" name="CG12" size="2" start="24" />
      <BitField description="Reserved" name="CG13" size="2" start="26" />
      <BitField description="snvs_hp clock (snvs_hp_clk_enable)" name="CG14" size="2" start="28" />
      <BitField description="snvs_lp clock (snvs_lp_clk_enable)" name="CG15" size="2" start="30" />
    </Register>
    <Register access="Read/Write" description="CCM Clock Gating Register 6" name="CCM_CCGR6" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x80">
      <BitField description="usboh3 clock (usboh3_clk_enable)" name="CG0" size="2" start="0" />
      <BitField description="Reserved" name="CG1" size="2" start="2" />
      <BitField description="Reserved" name="CG2" size="2" start="4" />
      <BitField description="dcdc clocks (dcdc_clk_enable)" name="CG3" size="2" start="6" />
      <BitField description="Reserved" name="CG4" size="2" start="8" />
      <BitField description="flexspi clocks (flexspi_clk_enable) sim_ems_clk_enable must also be cleared, when flexspi_clk_enable is cleared" name="CG5" size="2" start="10" />
      <BitField description="trng clock (trng_clk_enable)" name="CG6" size="2" start="12" />
      <BitField description="Reserved" name="CG7" size="2" start="14" />
      <BitField description="Reserved" name="CG8" size="2" start="16" />
      <BitField description="aips_tz3 clock (aips_tz3_clk_enable)" name="CG9" size="2" start="18" />
      <BitField description="sim_per clock (sim_per_clk_enable)" name="CG10" size="2" start="20" />
      <BitField description="anadig clocks (anadig_clk_enable)" name="CG11" size="2" start="22" />
      <BitField description="Reserved" name="CG12" size="2" start="24" />
      <BitField description="timer1 clocks (timer1_clk_enable)" name="CG13" size="2" start="26" />
      <BitField description="Reserved" name="CG14" size="2" start="28" />
      <BitField description="Reserved" name="CG15" size="2" start="30" />
    </Register>
    <Register access="Read/Write" description="CCM Module Enable Overide Register" name="CCM_CMEOR" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x88">
      <BitField description="Overide clock enable signal from GPT - clock will not be gated based on GPT's signal 'ipg_enable_clk'" name="MOD_EN_OV_GPT" size="1" start="5">
        <Enum description="don't override module enable signal" name="MOD_EN_OV_GPT_0" start="0" />
        <Enum description="override module enable signal" name="MOD_EN_OV_GPT_1" start="0x1" />
      </BitField>
      <BitField description="Overide clock enable signal from PIT - clock will not be gated based on PIT's signal 'ipg_enable_clk'" name="MOD_EN_OV_PIT" size="1" start="6">
        <Enum description="don't override module enable signal" name="MOD_EN_OV_PIT_0" start="0" />
        <Enum description="override module enable signal" name="MOD_EN_OV_PIT_1" start="0x1" />
      </BitField>
      <BitField description="Overide clock enable signal from TRNG" name="MOD_EN_OV_TRNG" size="1" start="9">
        <Enum description="don't override module enable signal" name="MOD_EN_OV_TRNG_0" start="0" />
        <Enum description="override module enable signal" name="MOD_EN_OV_TRNG_1" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="LPUART" name="LPUART1" start="0x40184000">
    <Register access="ReadOnly" description="Version ID Register" name="VERID" reset_mask="0xFFFFFFFF" reset_value="0x4010003" size="4" start="+0x0">
      <BitField description="Feature Identification Number" name="FEATURE" size="16" start="0">
        <Enum description="Standard feature set." name="STANDARD" start="0x1" />
        <Enum description="Standard feature set with MODEM/IrDA support." name="MODEM" start="0x3" />
      </BitField>
      <BitField description="Minor Version Number" name="MINOR" size="8" start="16" />
      <BitField description="Major Version Number" name="MAJOR" size="8" start="24" />
    </Register>
    <Register access="ReadOnly" description="Parameter Register" name="PARAM" reset_mask="0xFFFFFFFF" reset_value="0x202" size="4" start="+0x4">
      <BitField description="Transmit FIFO Size" name="TXFIFO" size="8" start="0" />
      <BitField description="Receive FIFO Size" name="RXFIFO" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="LPUART Global Register" name="GLOBAL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="Software Reset" name="RST" size="1" start="1">
        <Enum description="Module is not reset." name="NO_EFFECT" start="0" />
        <Enum description="Module is reset." name="RESET" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Pin Configuration Register" name="PINCFG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Trigger Select" name="TRGSEL" size="2" start="0">
        <Enum description="Input trigger is disabled." name="DISABLED" start="0" />
        <Enum description="Input trigger is used instead of RXD pin input." name="TRG_RXD" start="0x1" />
        <Enum description="Input trigger is used instead of CTS_B pin input." name="TRG_CTS" start="0x2" />
        <Enum description="Input trigger is used to modulate the TXD pin output. The TXD pin output (after TXINV configuration) is internally ANDed with the input trigger." name="TRG_TXD" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Baud Rate Register" name="BAUD" reset_mask="0xFFFFFFFF" reset_value="0xF000004" size="4" start="+0x10">
      <BitField description="Baud Rate Modulo Divisor." name="SBR" size="13" start="0" />
      <BitField description="Stop Bit Number Select" name="SBNS" size="1" start="13">
        <Enum description="One stop bit." name="ONE" start="0" />
        <Enum description="Two stop bits." name="TWO" start="0x1" />
      </BitField>
      <BitField description="RX Input Active Edge Interrupt Enable" name="RXEDGIE" size="1" start="14">
        <Enum description="Hardware interrupts from STAT[RXEDGIF] are disabled." name="DISABLE" start="0" />
        <Enum description="Hardware interrupt is requested when STAT[RXEDGIF] flag is 1." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="LIN Break Detect Interrupt Enable" name="LBKDIE" size="1" start="15">
        <Enum description="Hardware interrupts from STAT[LBKDIF] flag are disabled (use polling)." name="DISABLE" start="0" />
        <Enum description="Hardware interrupt is requested when STAT[LBKDIF] flag is 1." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Resynchronization Disable" name="RESYNCDIS" size="1" start="16">
        <Enum description="Resynchronization during received data word is supported." name="RESYNC" start="0" />
        <Enum description="Resynchronization during received data word is disabled." name="NO_RESYNC" start="0x1" />
      </BitField>
      <BitField description="Both Edge Sampling" name="BOTHEDGE" size="1" start="17">
        <Enum description="Receiver samples input data using the rising edge of the baud rate clock." name="DISABLED" start="0" />
        <Enum description="Receiver samples input data using the rising and falling edge of the baud rate clock." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match Configuration" name="MATCFG" size="2" start="18">
        <Enum description="Address Match Wakeup" name="ADDR_MATCH" start="0" />
        <Enum description="Idle Match Wakeup" name="IDLE_MATCH" start="0x1" />
        <Enum description="Match On and Match Off" name="ONOFF_MATCH" start="0x2" />
        <Enum description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" name="RWU_MATCH" start="0x3" />
      </BitField>
      <BitField description="Receiver Full DMA Enable" name="RDMAE" size="1" start="21">
        <Enum description="DMA request disabled." name="DISABLED" start="0" />
        <Enum description="DMA request enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter DMA Enable" name="TDMAE" size="1" start="23">
        <Enum description="DMA request disabled." name="DISABLED" start="0" />
        <Enum description="DMA request enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Oversampling Ratio" name="OSR" size="5" start="24">
        <Enum description="Writing 0 to this field results in an oversampling ratio of 16" name="DEFAULT" start="0" />
        <Enum description="Oversampling ratio of 4, requires BOTHEDGE to be set." name="OSR_4" start="0x3" />
        <Enum description="Oversampling ratio of 5, requires BOTHEDGE to be set." name="OSR_5" start="0x4" />
        <Enum description="Oversampling ratio of 6, requires BOTHEDGE to be set." name="OSR_6" start="0x5" />
        <Enum description="Oversampling ratio of 7, requires BOTHEDGE to be set." name="OSR_7" start="0x6" />
        <Enum description="Oversampling ratio of 8." name="OSR_8" start="0x7" />
        <Enum description="Oversampling ratio of 9." name="OSR_9" start="0x8" />
        <Enum description="Oversampling ratio of 10." name="OSR_10" start="0x9" />
        <Enum description="Oversampling ratio of 11." name="OSR_11" start="0xA" />
        <Enum description="Oversampling ratio of 12." name="OSR_12" start="0xB" />
        <Enum description="Oversampling ratio of 13." name="OSR_13" start="0xC" />
        <Enum description="Oversampling ratio of 14." name="OSR_14" start="0xD" />
        <Enum description="Oversampling ratio of 15." name="OSR_15" start="0xE" />
        <Enum description="Oversampling ratio of 16." name="OSR_16" start="0xF" />
        <Enum description="Oversampling ratio of 17." name="OSR_17" start="0x10" />
        <Enum description="Oversampling ratio of 18." name="OSR_18" start="0x11" />
        <Enum description="Oversampling ratio of 19." name="OSR_19" start="0x12" />
        <Enum description="Oversampling ratio of 20." name="OSR_20" start="0x13" />
        <Enum description="Oversampling ratio of 21." name="OSR_21" start="0x14" />
        <Enum description="Oversampling ratio of 22." name="OSR_22" start="0x15" />
        <Enum description="Oversampling ratio of 23." name="OSR_23" start="0x16" />
        <Enum description="Oversampling ratio of 24." name="OSR_24" start="0x17" />
        <Enum description="Oversampling ratio of 25." name="OSR_25" start="0x18" />
        <Enum description="Oversampling ratio of 26." name="OSR_26" start="0x19" />
        <Enum description="Oversampling ratio of 27." name="OSR_27" start="0x1A" />
        <Enum description="Oversampling ratio of 28." name="OSR_28" start="0x1B" />
        <Enum description="Oversampling ratio of 29." name="OSR_29" start="0x1C" />
        <Enum description="Oversampling ratio of 30." name="OSR_30" start="0x1D" />
        <Enum description="Oversampling ratio of 31." name="OSR_31" start="0x1E" />
        <Enum description="Oversampling ratio of 32." name="OSR_32" start="0x1F" />
      </BitField>
      <BitField description="10-bit Mode select" name="M10" size="1" start="29">
        <Enum description="Receiver and transmitter use 7-bit to 9-bit data characters." name="DISABLED" start="0" />
        <Enum description="Receiver and transmitter use 10-bit data characters." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match Address Mode Enable 2" name="MAEN2" size="1" start="30">
        <Enum description="Normal operation." name="DISABLED" start="0" />
        <Enum description="Enables automatic address matching or data matching mode for MATCH[MA2]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match Address Mode Enable 1" name="MAEN1" size="1" start="31">
        <Enum description="Normal operation." name="DISABLED" start="0" />
        <Enum description="Enables automatic address matching or data matching mode for MATCH[MA1]." name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Status Register" name="STAT" reset_mask="0xFFFFFFFF" reset_value="0xC00000" size="4" start="+0x14">
      <BitField description="Match 2 Flag" name="MA2F" size="1" start="14">
        <Enum description="Received data is not equal to MA2" name="NOMATCH" start="0" />
        <Enum description="Received data is equal to MA2" name="MATCH" start="0x1" />
      </BitField>
      <BitField description="Match 1 Flag" name="MA1F" size="1" start="15">
        <Enum description="Received data is not equal to MA1" name="NOMATCH" start="0" />
        <Enum description="Received data is equal to MA1" name="MATCH" start="0x1" />
      </BitField>
      <BitField description="Parity Error Flag" name="PF" size="1" start="16">
        <Enum description="No parity error." name="NOPARITY" start="0" />
        <Enum description="Parity error." name="PARITY" start="0x1" />
      </BitField>
      <BitField description="Framing Error Flag" name="FE" size="1" start="17">
        <Enum description="No framing error detected. This does not guarantee the framing is correct." name="NOERROR" start="0" />
        <Enum description="Framing error." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Noise Flag" name="NF" size="1" start="18">
        <Enum description="No noise detected." name="NONOISE" start="0" />
        <Enum description="Noise detected in the received character in the DATA register." name="NOISE" start="0x1" />
      </BitField>
      <BitField description="Receiver Overrun Flag" name="OR" size="1" start="19">
        <Enum description="No overrun." name="NO_OVERRUN" start="0" />
        <Enum description="Receive overrun (new LPUART data lost)." name="OVERRUN" start="0x1" />
      </BitField>
      <BitField description="Idle Line Flag" name="IDLE" size="1" start="20">
        <Enum description="No idle line detected." name="NOIDLE" start="0" />
        <Enum description="Idle line is detected." name="IDLE" start="0x1" />
      </BitField>
      <BitField description="Receive Data Register Full Flag" name="RDRF" size="1" start="21">
        <Enum description="Receive FIFO level is less than watermark." name="NO_RXDATA" start="0" />
        <Enum description="Receive FIFO level is equal or greater than watermark." name="RXDATA" start="0x1" />
      </BitField>
      <BitField description="Transmission Complete Flag" name="TC" size="1" start="22">
        <Enum description="Transmitter active (sending data, a preamble, or a break)." name="ACTIVE" start="0" />
        <Enum description="Transmitter idle (transmission activity complete)." name="COMPLETE" start="0x1" />
      </BitField>
      <BitField description="Transmit Data Register Empty Flag" name="TDRE" size="1" start="23">
        <Enum description="Transmit FIFO level is greater than watermark." name="TXDATA" start="0" />
        <Enum description="Transmit FIFO level is equal or less than watermark." name="NO_TXDATA" start="0x1" />
      </BitField>
      <BitField description="Receiver Active Flag" name="RAF" size="1" start="24">
        <Enum description="LPUART receiver idle waiting for a start bit." name="IDLE" start="0" />
        <Enum description="LPUART receiver active (RXD input not idle)." name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="LIN Break Detection Enable" name="LBKDE" size="1" start="25">
        <Enum description="LIN break detect is disabled, normal break character can be detected." name="DISABLED" start="0" />
        <Enum description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Break Character Generation Length" name="BRK13" size="1" start="26">
        <Enum description="Break character is transmitted with length of 9 to 13 bit times." name="SHORT" start="0" />
        <Enum description="Break character is transmitted with length of 12 to 15 bit times." name="LONG" start="0x1" />
      </BitField>
      <BitField description="Receive Wake Up Idle Detect" name="RWUID" size="1" start="27">
        <Enum description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not set when an address does not match." name="IDLE_NOTSET" start="0" />
        <Enum description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does set when an address does not match." name="IDLE_SET" start="0x1" />
      </BitField>
      <BitField description="Receive Data Inversion" name="RXINV" size="1" start="28">
        <Enum description="Receive data not inverted." name="NOT_INVERTED" start="0" />
        <Enum description="Receive data inverted." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="MSB First" name="MSBF" size="1" start="29">
        <Enum description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." name="LSB_FIRST" start="0" />
        <Enum description="MSB (identified as bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. ." name="MSB_FIRST" start="0x1" />
      </BitField>
      <BitField description="RXD Pin Active Edge Interrupt Flag" name="RXEDGIF" size="1" start="30">
        <Enum description="No active edge on the receive pin has occurred." name="NO_EDGE" start="0" />
        <Enum description="An active edge on the receive pin has occurred." name="EDGE" start="0x1" />
      </BitField>
      <BitField description="LIN Break Detect Interrupt Flag" name="LBKDIF" size="1" start="31">
        <Enum description="No LIN break character has been detected." name="NOT_DETECTED" start="0" />
        <Enum description="LIN break character has been detected." name="DETECTED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Control Register" name="CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Parity Type" name="PT" size="1" start="0">
        <Enum description="Even parity." name="EVEN" start="0" />
        <Enum description="Odd parity." name="ODD" start="0x1" />
      </BitField>
      <BitField description="Parity Enable" name="PE" size="1" start="1">
        <Enum description="No hardware parity generation or checking." name="DISABLED" start="0" />
        <Enum description="Parity enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Idle Line Type Select" name="ILT" size="1" start="2">
        <Enum description="Idle character bit count starts after start bit." name="FROM_START" start="0" />
        <Enum description="Idle character bit count starts after stop bit." name="FROM_STOP" start="0x1" />
      </BitField>
      <BitField description="Receiver Wakeup Method Select" name="WAKE" size="1" start="3">
        <Enum description="Configures RWU for idle-line wakeup." name="IDLE" start="0" />
        <Enum description="Configures RWU with address-mark wakeup." name="MARK" start="0x1" />
      </BitField>
      <BitField description="9-Bit or 8-Bit Mode Select" name="M" size="1" start="4">
        <Enum description="Receiver and transmitter use 8-bit data characters." name="DATA8" start="0" />
        <Enum description="Receiver and transmitter use 9-bit data characters." name="DATA9" start="0x1" />
      </BitField>
      <BitField description="Receiver Source Select" name="RSRC" size="1" start="5">
        <Enum description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." name="NO_EFFECT" start="0" />
        <Enum description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." name="ONEWIRE" start="0x1" />
      </BitField>
      <BitField description="Doze Enable" name="DOZEEN" size="1" start="6">
        <Enum description="LPUART is enabled in Doze mode." name="ENABLED" start="0" />
        <Enum description="LPUART is disabled in Doze mode ." name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Loop Mode Select" name="LOOPS" size="1" start="7">
        <Enum description="Normal operation - RXD and TXD use separate pins." name="NOFFECT" start="0" />
        <Enum description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." name="LOOPBACK" start="0x1" />
      </BitField>
      <BitField description="Idle Configuration" name="IDLECFG" size="3" start="8">
        <Enum description="1 idle character" name="IDLE_1" start="0" />
        <Enum description="2 idle characters" name="IDLE_2" start="0x1" />
        <Enum description="4 idle characters" name="IDLE_4" start="0x2" />
        <Enum description="8 idle characters" name="IDLE_8" start="0x3" />
        <Enum description="16 idle characters" name="IDLE_16" start="0x4" />
        <Enum description="32 idle characters" name="IDLE_32" start="0x5" />
        <Enum description="64 idle characters" name="IDLE_64" start="0x6" />
        <Enum description="128 idle characters" name="IDLE_128" start="0x7" />
      </BitField>
      <BitField description="7-Bit Mode Select" name="M7" size="1" start="11">
        <Enum description="Receiver and transmitter use 8-bit to 10-bit data characters." name="NO_EFFECT" start="0" />
        <Enum description="Receiver and transmitter use 7-bit data characters." name="DATA7" start="0x1" />
      </BitField>
      <BitField description="Match 2 Interrupt Enable" name="MA2IE" size="1" start="14">
        <Enum description="MA2F interrupt disabled" name="DISABLED" start="0" />
        <Enum description="MA2F interrupt enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match 1 Interrupt Enable" name="MA1IE" size="1" start="15">
        <Enum description="MA1F interrupt disabled" name="DISABLED" start="0" />
        <Enum description="MA1F interrupt enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Send Break" name="SBK" size="1" start="16">
        <Enum description="Normal transmitter operation." name="NO_EFFECT" start="0" />
        <Enum description="Queue break character(s) to be sent." name="TX_BREAK" start="0x1" />
      </BitField>
      <BitField description="Receiver Wakeup Control" name="RWU" size="1" start="17">
        <Enum description="Normal receiver operation." name="NO_EFFECT" start="0" />
        <Enum description="LPUART receiver in standby waiting for wakeup condition." name="RX_WAKEUP" start="0x1" />
      </BitField>
      <BitField description="Receiver Enable" name="RE" size="1" start="18">
        <Enum description="Receiver disabled." name="DISABLED" start="0" />
        <Enum description="Receiver enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter Enable" name="TE" size="1" start="19">
        <Enum description="Transmitter disabled." name="DISABLED" start="0" />
        <Enum description="Transmitter enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Idle Line Interrupt Enable" name="ILIE" size="1" start="20">
        <Enum description="Hardware interrupts from IDLE disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when IDLE flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receiver Interrupt Enable" name="RIE" size="1" start="21">
        <Enum description="Hardware interrupts from RDRF disabled." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when RDRF flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmission Complete Interrupt Enable for" name="TCIE" size="1" start="22">
        <Enum description="Hardware interrupts from TC disabled." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when TC flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit Interrupt Enable" name="TIE" size="1" start="23">
        <Enum description="Hardware interrupts from TDRE disabled." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when TDRE flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Parity Error Interrupt Enable" name="PEIE" size="1" start="24">
        <Enum description="PF interrupts disabled; use polling)." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when PF is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Framing Error Interrupt Enable" name="FEIE" size="1" start="25">
        <Enum description="FE interrupts disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when FE is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Noise Error Interrupt Enable" name="NEIE" size="1" start="26">
        <Enum description="NF interrupts disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when NF is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Overrun Interrupt Enable" name="ORIE" size="1" start="27">
        <Enum description="OR interrupts disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when OR is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit Data Inversion" name="TXINV" size="1" start="28">
        <Enum description="Transmit data not inverted." name="NOT_INVERTED" start="0" />
        <Enum description="Transmit data inverted." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="TXD Pin Direction in Single-Wire Mode" name="TXDIR" size="1" start="29">
        <Enum description="TXD pin is an input in single-wire mode." name="TX_INPUT" start="0" />
        <Enum description="TXD pin is an output in single-wire mode." name="TX_OUTPUT" start="0x1" />
      </BitField>
      <BitField description="Receive Bit 9 / Transmit Bit 8" name="R9T8" size="1" start="30" />
      <BitField description="Receive Bit 8 / Transmit Bit 9" name="R8T9" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="LPUART Data Register" name="DATA" reset_mask="0xFFFFFFFF" reset_value="0x1000" size="4" start="+0x1C">
      <BitField description="R0T0" name="R0T0" size="1" start="0" />
      <BitField description="R1T1" name="R1T1" size="1" start="1" />
      <BitField description="R2T2" name="R2T2" size="1" start="2" />
      <BitField description="R3T3" name="R3T3" size="1" start="3" />
      <BitField description="R4T4" name="R4T4" size="1" start="4" />
      <BitField description="R5T5" name="R5T5" size="1" start="5" />
      <BitField description="R6T6" name="R6T6" size="1" start="6" />
      <BitField description="R7T7" name="R7T7" size="1" start="7" />
      <BitField description="R8T8" name="R8T8" size="1" start="8" />
      <BitField description="R9T9" name="R9T9" size="1" start="9" />
      <BitField description="Idle Line" name="IDLINE" size="1" start="11">
        <Enum description="Receiver was not idle before receiving this character." name="NO_IDLE" start="0" />
        <Enum description="Receiver was idle before receiving this character." name="IDLE" start="0x1" />
      </BitField>
      <BitField description="Receive Buffer Empty" name="RXEMPT" size="1" start="12">
        <Enum description="Receive buffer contains valid data." name="NOT_EMPTY" start="0" />
        <Enum description="Receive buffer is empty, data returned on read is not valid." name="EMPTY" start="0x1" />
      </BitField>
      <BitField description="Frame Error / Transmit Special Character" name="FRETSC" size="1" start="13">
        <Enum description="The dataword is received without a frame error on read, or transmit a normal character on write." name="NO_ERROR" start="0" />
        <Enum description="The dataword is received with a frame error, or transmit an idle or break character on transmit." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Parity Error" name="PARITYE" size="1" start="14">
        <Enum description="The dataword is received without a parity error." name="NO_PARITY" start="0" />
        <Enum description="The dataword is received with a parity error." name="PARITY" start="0x1" />
      </BitField>
      <BitField description="Noisy Data Received" name="NOISY" size="1" start="15">
        <Enum description="The dataword is received without noise." name="NO_NOISE" start="0" />
        <Enum description="The data is received with noise." name="NOISE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Match Address Register" name="MATCH" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Match Address 1" name="MA1" size="10" start="0" />
      <BitField description="Match Address 2" name="MA2" size="10" start="16" />
    </Register>
    <Register access="Read/Write" description="LPUART Modem IrDA Register" name="MODIR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Transmitter clear-to-send enable" name="TXCTSE" size="1" start="0">
        <Enum description="CTS has no effect on the transmitter." name="DISABLED" start="0" />
        <Enum description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter request-to-send enable" name="TXRTSE" size="1" start="1">
        <Enum description="The transmitter has no effect on RTS." name="DISABLED" start="0" />
        <Enum description="When a character is placed into an empty transmit shift register, RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter FIFO and shift register are completely sent, including the last stop bit." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter request-to-send polarity" name="TXRTSPOL" size="1" start="2">
        <Enum description="Transmitter RTS is active low." name="LOW" start="0" />
        <Enum description="Transmitter RTS is active high." name="HIGH" start="0x1" />
      </BitField>
      <BitField description="Receiver request-to-send enable" name="RXRTSE" size="1" start="3">
        <Enum description="The receiver has no effect on RTS." name="DISABLED" start="0" />
        <Enum description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit CTS Configuration" name="TXCTSC" size="1" start="4">
        <Enum description="CTS input is sampled at the start of each character." name="START" start="0" />
        <Enum description="CTS input is sampled when the transmitter is idle." name="IDLE" start="0x1" />
      </BitField>
      <BitField description="Transmit CTS Source" name="TXCTSSRC" size="1" start="5">
        <Enum description="CTS input is the CTS_B pin." name="CTS" start="0" />
        <Enum description="CTS input is an internal connection to the receiver address match result." name="MATCH" start="0x1" />
      </BitField>
      <BitField description="Receive RTS Configuration" name="RTSWATER" size="2" start="8" />
      <BitField description="Transmitter narrow pulse" name="TNP" size="2" start="16">
        <Enum description="1/OSR." name="ONE_SAMPLE" start="0" />
        <Enum description="2/OSR." name="TWO_SAMPLE" start="0x1" />
        <Enum description="3/OSR." name="THREE_SAMPLE" start="0x2" />
        <Enum description="4/OSR." name="FOUR_SAMPLE" start="0x3" />
      </BitField>
      <BitField description="Infrared enable" name="IREN" size="1" start="18">
        <Enum description="IR disabled." name="DISABLED" start="0" />
        <Enum description="IR enabled." name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART FIFO Register" name="FIFO" reset_mask="0xFFFFFFFF" reset_value="0xC00011" size="4" start="+0x28">
      <BitField description="Receive FIFO Buffer Depth" name="RXFIFOSIZE" size="3" start="0">
        <Enum description="Receive FIFO/Buffer depth = 1 dataword." name="FIFO_1" start="0" />
        <Enum description="Receive FIFO/Buffer depth = 4 datawords." name="FIFO_4" start="0x1" />
        <Enum description="Receive FIFO/Buffer depth = 8 datawords." name="FIFO_8" start="0x2" />
        <Enum description="Receive FIFO/Buffer depth = 16 datawords." name="FIFO_16" start="0x3" />
        <Enum description="Receive FIFO/Buffer depth = 32 datawords." name="FIFO_32" start="0x4" />
        <Enum description="Receive FIFO/Buffer depth = 64 datawords." name="FIFO_64" start="0x5" />
        <Enum description="Receive FIFO/Buffer depth = 128 datawords." name="FIFO_128" start="0x6" />
        <Enum description="Receive FIFO/Buffer depth = 256 datawords." name="FIFO_256" start="0x7" />
      </BitField>
      <BitField description="Receive FIFO Enable" name="RXFE" size="1" start="3">
        <Enum description="Receive FIFO is not enabled. Buffer depth is 1." name="DISABLED" start="0" />
        <Enum description="Receive FIFO is enabled. Buffer depth is indicted by RXFIFOSIZE." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO Buffer Depth" name="TXFIFOSIZE" size="3" start="4">
        <Enum description="Transmit FIFO/Buffer depth = 1 dataword." name="FIFO_1" start="0" />
        <Enum description="Transmit FIFO/Buffer depth = 4 datawords." name="FIFO_4" start="0x1" />
        <Enum description="Transmit FIFO/Buffer depth = 8 datawords." name="FIFO_8" start="0x2" />
        <Enum description="Transmit FIFO/Buffer depth = 16 datawords." name="FIFO_16" start="0x3" />
        <Enum description="Transmit FIFO/Buffer depth = 32 datawords." name="FIFO_32" start="0x4" />
        <Enum description="Transmit FIFO/Buffer depth = 64 datawords." name="FIFO_64" start="0x5" />
        <Enum description="Transmit FIFO/Buffer depth = 128 datawords." name="FIFO_128" start="0x6" />
        <Enum description="Transmit FIFO/Buffer depth = 256 datawords" name="FIFO_256" start="0x7" />
      </BitField>
      <BitField description="Transmit FIFO Enable" name="TXFE" size="1" start="7">
        <Enum description="Transmit FIFO is not enabled. Buffer depth is 1." name="DISABLED" start="0" />
        <Enum description="Transmit FIFO is enabled. Buffer depth is indicated by TXFIFOSIZE." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive FIFO Underflow Interrupt Enable" name="RXUFE" size="1" start="8">
        <Enum description="RXUF flag does not generate an interrupt to the host." name="DISABLED" start="0" />
        <Enum description="RXUF flag generates an interrupt to the host." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO Overflow Interrupt Enable" name="TXOFE" size="1" start="9">
        <Enum description="TXOF flag does not generate an interrupt to the host." name="DISABLED" start="0" />
        <Enum description="TXOF flag generates an interrupt to the host." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receiver Idle Empty Enable" name="RXIDEN" size="3" start="10">
        <Enum description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." name="DISABLED" start="0" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." name="IDLE_1" start="0x1" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." name="IDLE_2" start="0x2" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." name="IDLE_4" start="0x3" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." name="IDLE_8" start="0x4" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." name="IDLE_16" start="0x5" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." name="IDLE_32" start="0x6" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." name="IDLE_64" start="0x7" />
      </BitField>
      <BitField description="Receive FIFO Flush" name="RXFLUSH" size="1" start="14">
        <Enum description="No flush operation occurs." name="NO_EFFECT" start="0" />
        <Enum description="All data in the receive FIFO/buffer is cleared out." name="RXFIFO_RST" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO Flush" name="TXFLUSH" size="1" start="15">
        <Enum description="No flush operation occurs." name="NO_EFFECT" start="0" />
        <Enum description="All data in the transmit FIFO is cleared out." name="TXFIFO_RST" start="0x1" />
      </BitField>
      <BitField description="Receiver FIFO Underflow Flag" name="RXUF" size="1" start="16">
        <Enum description="No receive FIFO underflow has occurred since the last time the flag was cleared." name="NO_UNDERFLOW" start="0" />
        <Enum description="At least one receive FIFO underflow has occurred since the last time the flag was cleared." name="UNDERFLOW" start="0x1" />
      </BitField>
      <BitField description="Transmitter FIFO Overflow Flag" name="TXOF" size="1" start="17">
        <Enum description="No transmit FIFO overflow has occurred since the last time the flag was cleared." name="NO_OVERFLOW" start="0" />
        <Enum description="At least one transmit FIFO overflow has occurred since the last time the flag was cleared." name="OVERFLOW" start="0x1" />
      </BitField>
      <BitField description="Receive FIFO/Buffer Empty" name="RXEMPT" size="1" start="22">
        <Enum description="Receive buffer is not empty." name="NOT_EMPTY" start="0" />
        <Enum description="Receive buffer is empty." name="EMPTY" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO/Buffer Empty" name="TXEMPT" size="1" start="23">
        <Enum description="Transmit buffer is not empty." name="NOT_EMPTY" start="0" />
        <Enum description="Transmit buffer is empty." name="EMPTY" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Watermark Register" name="WATER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="Transmit Watermark" name="TXWATER" size="2" start="0" />
      <BitField description="Transmit Counter" name="TXCOUNT" size="3" start="8" />
      <BitField description="Receive Watermark" name="RXWATER" size="2" start="16" />
      <BitField description="Receive Counter" name="RXCOUNT" size="3" start="24" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="LPUART" name="LPUART2" start="0x40188000">
    <Register access="ReadOnly" description="Version ID Register" name="VERID" reset_mask="0xFFFFFFFF" reset_value="0x4010003" size="4" start="+0x0">
      <BitField description="Feature Identification Number" name="FEATURE" size="16" start="0">
        <Enum description="Standard feature set." name="STANDARD" start="0x1" />
        <Enum description="Standard feature set with MODEM/IrDA support." name="MODEM" start="0x3" />
      </BitField>
      <BitField description="Minor Version Number" name="MINOR" size="8" start="16" />
      <BitField description="Major Version Number" name="MAJOR" size="8" start="24" />
    </Register>
    <Register access="ReadOnly" description="Parameter Register" name="PARAM" reset_mask="0xFFFFFFFF" reset_value="0x202" size="4" start="+0x4">
      <BitField description="Transmit FIFO Size" name="TXFIFO" size="8" start="0" />
      <BitField description="Receive FIFO Size" name="RXFIFO" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="LPUART Global Register" name="GLOBAL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="Software Reset" name="RST" size="1" start="1">
        <Enum description="Module is not reset." name="NO_EFFECT" start="0" />
        <Enum description="Module is reset." name="RESET" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Pin Configuration Register" name="PINCFG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Trigger Select" name="TRGSEL" size="2" start="0">
        <Enum description="Input trigger is disabled." name="DISABLED" start="0" />
        <Enum description="Input trigger is used instead of RXD pin input." name="TRG_RXD" start="0x1" />
        <Enum description="Input trigger is used instead of CTS_B pin input." name="TRG_CTS" start="0x2" />
        <Enum description="Input trigger is used to modulate the TXD pin output. The TXD pin output (after TXINV configuration) is internally ANDed with the input trigger." name="TRG_TXD" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Baud Rate Register" name="BAUD" reset_mask="0xFFFFFFFF" reset_value="0xF000004" size="4" start="+0x10">
      <BitField description="Baud Rate Modulo Divisor." name="SBR" size="13" start="0" />
      <BitField description="Stop Bit Number Select" name="SBNS" size="1" start="13">
        <Enum description="One stop bit." name="ONE" start="0" />
        <Enum description="Two stop bits." name="TWO" start="0x1" />
      </BitField>
      <BitField description="RX Input Active Edge Interrupt Enable" name="RXEDGIE" size="1" start="14">
        <Enum description="Hardware interrupts from STAT[RXEDGIF] are disabled." name="DISABLE" start="0" />
        <Enum description="Hardware interrupt is requested when STAT[RXEDGIF] flag is 1." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="LIN Break Detect Interrupt Enable" name="LBKDIE" size="1" start="15">
        <Enum description="Hardware interrupts from STAT[LBKDIF] flag are disabled (use polling)." name="DISABLE" start="0" />
        <Enum description="Hardware interrupt is requested when STAT[LBKDIF] flag is 1." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Resynchronization Disable" name="RESYNCDIS" size="1" start="16">
        <Enum description="Resynchronization during received data word is supported." name="RESYNC" start="0" />
        <Enum description="Resynchronization during received data word is disabled." name="NO_RESYNC" start="0x1" />
      </BitField>
      <BitField description="Both Edge Sampling" name="BOTHEDGE" size="1" start="17">
        <Enum description="Receiver samples input data using the rising edge of the baud rate clock." name="DISABLED" start="0" />
        <Enum description="Receiver samples input data using the rising and falling edge of the baud rate clock." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match Configuration" name="MATCFG" size="2" start="18">
        <Enum description="Address Match Wakeup" name="ADDR_MATCH" start="0" />
        <Enum description="Idle Match Wakeup" name="IDLE_MATCH" start="0x1" />
        <Enum description="Match On and Match Off" name="ONOFF_MATCH" start="0x2" />
        <Enum description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" name="RWU_MATCH" start="0x3" />
      </BitField>
      <BitField description="Receiver Full DMA Enable" name="RDMAE" size="1" start="21">
        <Enum description="DMA request disabled." name="DISABLED" start="0" />
        <Enum description="DMA request enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter DMA Enable" name="TDMAE" size="1" start="23">
        <Enum description="DMA request disabled." name="DISABLED" start="0" />
        <Enum description="DMA request enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Oversampling Ratio" name="OSR" size="5" start="24">
        <Enum description="Writing 0 to this field results in an oversampling ratio of 16" name="DEFAULT" start="0" />
        <Enum description="Oversampling ratio of 4, requires BOTHEDGE to be set." name="OSR_4" start="0x3" />
        <Enum description="Oversampling ratio of 5, requires BOTHEDGE to be set." name="OSR_5" start="0x4" />
        <Enum description="Oversampling ratio of 6, requires BOTHEDGE to be set." name="OSR_6" start="0x5" />
        <Enum description="Oversampling ratio of 7, requires BOTHEDGE to be set." name="OSR_7" start="0x6" />
        <Enum description="Oversampling ratio of 8." name="OSR_8" start="0x7" />
        <Enum description="Oversampling ratio of 9." name="OSR_9" start="0x8" />
        <Enum description="Oversampling ratio of 10." name="OSR_10" start="0x9" />
        <Enum description="Oversampling ratio of 11." name="OSR_11" start="0xA" />
        <Enum description="Oversampling ratio of 12." name="OSR_12" start="0xB" />
        <Enum description="Oversampling ratio of 13." name="OSR_13" start="0xC" />
        <Enum description="Oversampling ratio of 14." name="OSR_14" start="0xD" />
        <Enum description="Oversampling ratio of 15." name="OSR_15" start="0xE" />
        <Enum description="Oversampling ratio of 16." name="OSR_16" start="0xF" />
        <Enum description="Oversampling ratio of 17." name="OSR_17" start="0x10" />
        <Enum description="Oversampling ratio of 18." name="OSR_18" start="0x11" />
        <Enum description="Oversampling ratio of 19." name="OSR_19" start="0x12" />
        <Enum description="Oversampling ratio of 20." name="OSR_20" start="0x13" />
        <Enum description="Oversampling ratio of 21." name="OSR_21" start="0x14" />
        <Enum description="Oversampling ratio of 22." name="OSR_22" start="0x15" />
        <Enum description="Oversampling ratio of 23." name="OSR_23" start="0x16" />
        <Enum description="Oversampling ratio of 24." name="OSR_24" start="0x17" />
        <Enum description="Oversampling ratio of 25." name="OSR_25" start="0x18" />
        <Enum description="Oversampling ratio of 26." name="OSR_26" start="0x19" />
        <Enum description="Oversampling ratio of 27." name="OSR_27" start="0x1A" />
        <Enum description="Oversampling ratio of 28." name="OSR_28" start="0x1B" />
        <Enum description="Oversampling ratio of 29." name="OSR_29" start="0x1C" />
        <Enum description="Oversampling ratio of 30." name="OSR_30" start="0x1D" />
        <Enum description="Oversampling ratio of 31." name="OSR_31" start="0x1E" />
        <Enum description="Oversampling ratio of 32." name="OSR_32" start="0x1F" />
      </BitField>
      <BitField description="10-bit Mode select" name="M10" size="1" start="29">
        <Enum description="Receiver and transmitter use 7-bit to 9-bit data characters." name="DISABLED" start="0" />
        <Enum description="Receiver and transmitter use 10-bit data characters." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match Address Mode Enable 2" name="MAEN2" size="1" start="30">
        <Enum description="Normal operation." name="DISABLED" start="0" />
        <Enum description="Enables automatic address matching or data matching mode for MATCH[MA2]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match Address Mode Enable 1" name="MAEN1" size="1" start="31">
        <Enum description="Normal operation." name="DISABLED" start="0" />
        <Enum description="Enables automatic address matching or data matching mode for MATCH[MA1]." name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Status Register" name="STAT" reset_mask="0xFFFFFFFF" reset_value="0xC00000" size="4" start="+0x14">
      <BitField description="Match 2 Flag" name="MA2F" size="1" start="14">
        <Enum description="Received data is not equal to MA2" name="NOMATCH" start="0" />
        <Enum description="Received data is equal to MA2" name="MATCH" start="0x1" />
      </BitField>
      <BitField description="Match 1 Flag" name="MA1F" size="1" start="15">
        <Enum description="Received data is not equal to MA1" name="NOMATCH" start="0" />
        <Enum description="Received data is equal to MA1" name="MATCH" start="0x1" />
      </BitField>
      <BitField description="Parity Error Flag" name="PF" size="1" start="16">
        <Enum description="No parity error." name="NOPARITY" start="0" />
        <Enum description="Parity error." name="PARITY" start="0x1" />
      </BitField>
      <BitField description="Framing Error Flag" name="FE" size="1" start="17">
        <Enum description="No framing error detected. This does not guarantee the framing is correct." name="NOERROR" start="0" />
        <Enum description="Framing error." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Noise Flag" name="NF" size="1" start="18">
        <Enum description="No noise detected." name="NONOISE" start="0" />
        <Enum description="Noise detected in the received character in the DATA register." name="NOISE" start="0x1" />
      </BitField>
      <BitField description="Receiver Overrun Flag" name="OR" size="1" start="19">
        <Enum description="No overrun." name="NO_OVERRUN" start="0" />
        <Enum description="Receive overrun (new LPUART data lost)." name="OVERRUN" start="0x1" />
      </BitField>
      <BitField description="Idle Line Flag" name="IDLE" size="1" start="20">
        <Enum description="No idle line detected." name="NOIDLE" start="0" />
        <Enum description="Idle line is detected." name="IDLE" start="0x1" />
      </BitField>
      <BitField description="Receive Data Register Full Flag" name="RDRF" size="1" start="21">
        <Enum description="Receive FIFO level is less than watermark." name="NO_RXDATA" start="0" />
        <Enum description="Receive FIFO level is equal or greater than watermark." name="RXDATA" start="0x1" />
      </BitField>
      <BitField description="Transmission Complete Flag" name="TC" size="1" start="22">
        <Enum description="Transmitter active (sending data, a preamble, or a break)." name="ACTIVE" start="0" />
        <Enum description="Transmitter idle (transmission activity complete)." name="COMPLETE" start="0x1" />
      </BitField>
      <BitField description="Transmit Data Register Empty Flag" name="TDRE" size="1" start="23">
        <Enum description="Transmit FIFO level is greater than watermark." name="TXDATA" start="0" />
        <Enum description="Transmit FIFO level is equal or less than watermark." name="NO_TXDATA" start="0x1" />
      </BitField>
      <BitField description="Receiver Active Flag" name="RAF" size="1" start="24">
        <Enum description="LPUART receiver idle waiting for a start bit." name="IDLE" start="0" />
        <Enum description="LPUART receiver active (RXD input not idle)." name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="LIN Break Detection Enable" name="LBKDE" size="1" start="25">
        <Enum description="LIN break detect is disabled, normal break character can be detected." name="DISABLED" start="0" />
        <Enum description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Break Character Generation Length" name="BRK13" size="1" start="26">
        <Enum description="Break character is transmitted with length of 9 to 13 bit times." name="SHORT" start="0" />
        <Enum description="Break character is transmitted with length of 12 to 15 bit times." name="LONG" start="0x1" />
      </BitField>
      <BitField description="Receive Wake Up Idle Detect" name="RWUID" size="1" start="27">
        <Enum description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not set when an address does not match." name="IDLE_NOTSET" start="0" />
        <Enum description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does set when an address does not match." name="IDLE_SET" start="0x1" />
      </BitField>
      <BitField description="Receive Data Inversion" name="RXINV" size="1" start="28">
        <Enum description="Receive data not inverted." name="NOT_INVERTED" start="0" />
        <Enum description="Receive data inverted." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="MSB First" name="MSBF" size="1" start="29">
        <Enum description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." name="LSB_FIRST" start="0" />
        <Enum description="MSB (identified as bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. ." name="MSB_FIRST" start="0x1" />
      </BitField>
      <BitField description="RXD Pin Active Edge Interrupt Flag" name="RXEDGIF" size="1" start="30">
        <Enum description="No active edge on the receive pin has occurred." name="NO_EDGE" start="0" />
        <Enum description="An active edge on the receive pin has occurred." name="EDGE" start="0x1" />
      </BitField>
      <BitField description="LIN Break Detect Interrupt Flag" name="LBKDIF" size="1" start="31">
        <Enum description="No LIN break character has been detected." name="NOT_DETECTED" start="0" />
        <Enum description="LIN break character has been detected." name="DETECTED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Control Register" name="CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Parity Type" name="PT" size="1" start="0">
        <Enum description="Even parity." name="EVEN" start="0" />
        <Enum description="Odd parity." name="ODD" start="0x1" />
      </BitField>
      <BitField description="Parity Enable" name="PE" size="1" start="1">
        <Enum description="No hardware parity generation or checking." name="DISABLED" start="0" />
        <Enum description="Parity enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Idle Line Type Select" name="ILT" size="1" start="2">
        <Enum description="Idle character bit count starts after start bit." name="FROM_START" start="0" />
        <Enum description="Idle character bit count starts after stop bit." name="FROM_STOP" start="0x1" />
      </BitField>
      <BitField description="Receiver Wakeup Method Select" name="WAKE" size="1" start="3">
        <Enum description="Configures RWU for idle-line wakeup." name="IDLE" start="0" />
        <Enum description="Configures RWU with address-mark wakeup." name="MARK" start="0x1" />
      </BitField>
      <BitField description="9-Bit or 8-Bit Mode Select" name="M" size="1" start="4">
        <Enum description="Receiver and transmitter use 8-bit data characters." name="DATA8" start="0" />
        <Enum description="Receiver and transmitter use 9-bit data characters." name="DATA9" start="0x1" />
      </BitField>
      <BitField description="Receiver Source Select" name="RSRC" size="1" start="5">
        <Enum description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." name="NO_EFFECT" start="0" />
        <Enum description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." name="ONEWIRE" start="0x1" />
      </BitField>
      <BitField description="Doze Enable" name="DOZEEN" size="1" start="6">
        <Enum description="LPUART is enabled in Doze mode." name="ENABLED" start="0" />
        <Enum description="LPUART is disabled in Doze mode ." name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Loop Mode Select" name="LOOPS" size="1" start="7">
        <Enum description="Normal operation - RXD and TXD use separate pins." name="NOFFECT" start="0" />
        <Enum description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." name="LOOPBACK" start="0x1" />
      </BitField>
      <BitField description="Idle Configuration" name="IDLECFG" size="3" start="8">
        <Enum description="1 idle character" name="IDLE_1" start="0" />
        <Enum description="2 idle characters" name="IDLE_2" start="0x1" />
        <Enum description="4 idle characters" name="IDLE_4" start="0x2" />
        <Enum description="8 idle characters" name="IDLE_8" start="0x3" />
        <Enum description="16 idle characters" name="IDLE_16" start="0x4" />
        <Enum description="32 idle characters" name="IDLE_32" start="0x5" />
        <Enum description="64 idle characters" name="IDLE_64" start="0x6" />
        <Enum description="128 idle characters" name="IDLE_128" start="0x7" />
      </BitField>
      <BitField description="7-Bit Mode Select" name="M7" size="1" start="11">
        <Enum description="Receiver and transmitter use 8-bit to 10-bit data characters." name="NO_EFFECT" start="0" />
        <Enum description="Receiver and transmitter use 7-bit data characters." name="DATA7" start="0x1" />
      </BitField>
      <BitField description="Match 2 Interrupt Enable" name="MA2IE" size="1" start="14">
        <Enum description="MA2F interrupt disabled" name="DISABLED" start="0" />
        <Enum description="MA2F interrupt enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match 1 Interrupt Enable" name="MA1IE" size="1" start="15">
        <Enum description="MA1F interrupt disabled" name="DISABLED" start="0" />
        <Enum description="MA1F interrupt enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Send Break" name="SBK" size="1" start="16">
        <Enum description="Normal transmitter operation." name="NO_EFFECT" start="0" />
        <Enum description="Queue break character(s) to be sent." name="TX_BREAK" start="0x1" />
      </BitField>
      <BitField description="Receiver Wakeup Control" name="RWU" size="1" start="17">
        <Enum description="Normal receiver operation." name="NO_EFFECT" start="0" />
        <Enum description="LPUART receiver in standby waiting for wakeup condition." name="RX_WAKEUP" start="0x1" />
      </BitField>
      <BitField description="Receiver Enable" name="RE" size="1" start="18">
        <Enum description="Receiver disabled." name="DISABLED" start="0" />
        <Enum description="Receiver enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter Enable" name="TE" size="1" start="19">
        <Enum description="Transmitter disabled." name="DISABLED" start="0" />
        <Enum description="Transmitter enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Idle Line Interrupt Enable" name="ILIE" size="1" start="20">
        <Enum description="Hardware interrupts from IDLE disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when IDLE flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receiver Interrupt Enable" name="RIE" size="1" start="21">
        <Enum description="Hardware interrupts from RDRF disabled." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when RDRF flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmission Complete Interrupt Enable for" name="TCIE" size="1" start="22">
        <Enum description="Hardware interrupts from TC disabled." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when TC flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit Interrupt Enable" name="TIE" size="1" start="23">
        <Enum description="Hardware interrupts from TDRE disabled." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when TDRE flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Parity Error Interrupt Enable" name="PEIE" size="1" start="24">
        <Enum description="PF interrupts disabled; use polling)." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when PF is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Framing Error Interrupt Enable" name="FEIE" size="1" start="25">
        <Enum description="FE interrupts disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when FE is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Noise Error Interrupt Enable" name="NEIE" size="1" start="26">
        <Enum description="NF interrupts disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when NF is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Overrun Interrupt Enable" name="ORIE" size="1" start="27">
        <Enum description="OR interrupts disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when OR is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit Data Inversion" name="TXINV" size="1" start="28">
        <Enum description="Transmit data not inverted." name="NOT_INVERTED" start="0" />
        <Enum description="Transmit data inverted." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="TXD Pin Direction in Single-Wire Mode" name="TXDIR" size="1" start="29">
        <Enum description="TXD pin is an input in single-wire mode." name="TX_INPUT" start="0" />
        <Enum description="TXD pin is an output in single-wire mode." name="TX_OUTPUT" start="0x1" />
      </BitField>
      <BitField description="Receive Bit 9 / Transmit Bit 8" name="R9T8" size="1" start="30" />
      <BitField description="Receive Bit 8 / Transmit Bit 9" name="R8T9" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="LPUART Data Register" name="DATA" reset_mask="0xFFFFFFFF" reset_value="0x1000" size="4" start="+0x1C">
      <BitField description="R0T0" name="R0T0" size="1" start="0" />
      <BitField description="R1T1" name="R1T1" size="1" start="1" />
      <BitField description="R2T2" name="R2T2" size="1" start="2" />
      <BitField description="R3T3" name="R3T3" size="1" start="3" />
      <BitField description="R4T4" name="R4T4" size="1" start="4" />
      <BitField description="R5T5" name="R5T5" size="1" start="5" />
      <BitField description="R6T6" name="R6T6" size="1" start="6" />
      <BitField description="R7T7" name="R7T7" size="1" start="7" />
      <BitField description="R8T8" name="R8T8" size="1" start="8" />
      <BitField description="R9T9" name="R9T9" size="1" start="9" />
      <BitField description="Idle Line" name="IDLINE" size="1" start="11">
        <Enum description="Receiver was not idle before receiving this character." name="NO_IDLE" start="0" />
        <Enum description="Receiver was idle before receiving this character." name="IDLE" start="0x1" />
      </BitField>
      <BitField description="Receive Buffer Empty" name="RXEMPT" size="1" start="12">
        <Enum description="Receive buffer contains valid data." name="NOT_EMPTY" start="0" />
        <Enum description="Receive buffer is empty, data returned on read is not valid." name="EMPTY" start="0x1" />
      </BitField>
      <BitField description="Frame Error / Transmit Special Character" name="FRETSC" size="1" start="13">
        <Enum description="The dataword is received without a frame error on read, or transmit a normal character on write." name="NO_ERROR" start="0" />
        <Enum description="The dataword is received with a frame error, or transmit an idle or break character on transmit." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Parity Error" name="PARITYE" size="1" start="14">
        <Enum description="The dataword is received without a parity error." name="NO_PARITY" start="0" />
        <Enum description="The dataword is received with a parity error." name="PARITY" start="0x1" />
      </BitField>
      <BitField description="Noisy Data Received" name="NOISY" size="1" start="15">
        <Enum description="The dataword is received without noise." name="NO_NOISE" start="0" />
        <Enum description="The data is received with noise." name="NOISE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Match Address Register" name="MATCH" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Match Address 1" name="MA1" size="10" start="0" />
      <BitField description="Match Address 2" name="MA2" size="10" start="16" />
    </Register>
    <Register access="Read/Write" description="LPUART Modem IrDA Register" name="MODIR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Transmitter clear-to-send enable" name="TXCTSE" size="1" start="0">
        <Enum description="CTS has no effect on the transmitter." name="DISABLED" start="0" />
        <Enum description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter request-to-send enable" name="TXRTSE" size="1" start="1">
        <Enum description="The transmitter has no effect on RTS." name="DISABLED" start="0" />
        <Enum description="When a character is placed into an empty transmit shift register, RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter FIFO and shift register are completely sent, including the last stop bit." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter request-to-send polarity" name="TXRTSPOL" size="1" start="2">
        <Enum description="Transmitter RTS is active low." name="LOW" start="0" />
        <Enum description="Transmitter RTS is active high." name="HIGH" start="0x1" />
      </BitField>
      <BitField description="Receiver request-to-send enable" name="RXRTSE" size="1" start="3">
        <Enum description="The receiver has no effect on RTS." name="DISABLED" start="0" />
        <Enum description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit CTS Configuration" name="TXCTSC" size="1" start="4">
        <Enum description="CTS input is sampled at the start of each character." name="START" start="0" />
        <Enum description="CTS input is sampled when the transmitter is idle." name="IDLE" start="0x1" />
      </BitField>
      <BitField description="Transmit CTS Source" name="TXCTSSRC" size="1" start="5">
        <Enum description="CTS input is the CTS_B pin." name="CTS" start="0" />
        <Enum description="CTS input is an internal connection to the receiver address match result." name="MATCH" start="0x1" />
      </BitField>
      <BitField description="Receive RTS Configuration" name="RTSWATER" size="2" start="8" />
      <BitField description="Transmitter narrow pulse" name="TNP" size="2" start="16">
        <Enum description="1/OSR." name="ONE_SAMPLE" start="0" />
        <Enum description="2/OSR." name="TWO_SAMPLE" start="0x1" />
        <Enum description="3/OSR." name="THREE_SAMPLE" start="0x2" />
        <Enum description="4/OSR." name="FOUR_SAMPLE" start="0x3" />
      </BitField>
      <BitField description="Infrared enable" name="IREN" size="1" start="18">
        <Enum description="IR disabled." name="DISABLED" start="0" />
        <Enum description="IR enabled." name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART FIFO Register" name="FIFO" reset_mask="0xFFFFFFFF" reset_value="0xC00011" size="4" start="+0x28">
      <BitField description="Receive FIFO Buffer Depth" name="RXFIFOSIZE" size="3" start="0">
        <Enum description="Receive FIFO/Buffer depth = 1 dataword." name="FIFO_1" start="0" />
        <Enum description="Receive FIFO/Buffer depth = 4 datawords." name="FIFO_4" start="0x1" />
        <Enum description="Receive FIFO/Buffer depth = 8 datawords." name="FIFO_8" start="0x2" />
        <Enum description="Receive FIFO/Buffer depth = 16 datawords." name="FIFO_16" start="0x3" />
        <Enum description="Receive FIFO/Buffer depth = 32 datawords." name="FIFO_32" start="0x4" />
        <Enum description="Receive FIFO/Buffer depth = 64 datawords." name="FIFO_64" start="0x5" />
        <Enum description="Receive FIFO/Buffer depth = 128 datawords." name="FIFO_128" start="0x6" />
        <Enum description="Receive FIFO/Buffer depth = 256 datawords." name="FIFO_256" start="0x7" />
      </BitField>
      <BitField description="Receive FIFO Enable" name="RXFE" size="1" start="3">
        <Enum description="Receive FIFO is not enabled. Buffer depth is 1." name="DISABLED" start="0" />
        <Enum description="Receive FIFO is enabled. Buffer depth is indicted by RXFIFOSIZE." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO Buffer Depth" name="TXFIFOSIZE" size="3" start="4">
        <Enum description="Transmit FIFO/Buffer depth = 1 dataword." name="FIFO_1" start="0" />
        <Enum description="Transmit FIFO/Buffer depth = 4 datawords." name="FIFO_4" start="0x1" />
        <Enum description="Transmit FIFO/Buffer depth = 8 datawords." name="FIFO_8" start="0x2" />
        <Enum description="Transmit FIFO/Buffer depth = 16 datawords." name="FIFO_16" start="0x3" />
        <Enum description="Transmit FIFO/Buffer depth = 32 datawords." name="FIFO_32" start="0x4" />
        <Enum description="Transmit FIFO/Buffer depth = 64 datawords." name="FIFO_64" start="0x5" />
        <Enum description="Transmit FIFO/Buffer depth = 128 datawords." name="FIFO_128" start="0x6" />
        <Enum description="Transmit FIFO/Buffer depth = 256 datawords" name="FIFO_256" start="0x7" />
      </BitField>
      <BitField description="Transmit FIFO Enable" name="TXFE" size="1" start="7">
        <Enum description="Transmit FIFO is not enabled. Buffer depth is 1." name="DISABLED" start="0" />
        <Enum description="Transmit FIFO is enabled. Buffer depth is indicated by TXFIFOSIZE." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive FIFO Underflow Interrupt Enable" name="RXUFE" size="1" start="8">
        <Enum description="RXUF flag does not generate an interrupt to the host." name="DISABLED" start="0" />
        <Enum description="RXUF flag generates an interrupt to the host." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO Overflow Interrupt Enable" name="TXOFE" size="1" start="9">
        <Enum description="TXOF flag does not generate an interrupt to the host." name="DISABLED" start="0" />
        <Enum description="TXOF flag generates an interrupt to the host." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receiver Idle Empty Enable" name="RXIDEN" size="3" start="10">
        <Enum description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." name="DISABLED" start="0" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." name="IDLE_1" start="0x1" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." name="IDLE_2" start="0x2" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." name="IDLE_4" start="0x3" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." name="IDLE_8" start="0x4" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." name="IDLE_16" start="0x5" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." name="IDLE_32" start="0x6" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." name="IDLE_64" start="0x7" />
      </BitField>
      <BitField description="Receive FIFO Flush" name="RXFLUSH" size="1" start="14">
        <Enum description="No flush operation occurs." name="NO_EFFECT" start="0" />
        <Enum description="All data in the receive FIFO/buffer is cleared out." name="RXFIFO_RST" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO Flush" name="TXFLUSH" size="1" start="15">
        <Enum description="No flush operation occurs." name="NO_EFFECT" start="0" />
        <Enum description="All data in the transmit FIFO is cleared out." name="TXFIFO_RST" start="0x1" />
      </BitField>
      <BitField description="Receiver FIFO Underflow Flag" name="RXUF" size="1" start="16">
        <Enum description="No receive FIFO underflow has occurred since the last time the flag was cleared." name="NO_UNDERFLOW" start="0" />
        <Enum description="At least one receive FIFO underflow has occurred since the last time the flag was cleared." name="UNDERFLOW" start="0x1" />
      </BitField>
      <BitField description="Transmitter FIFO Overflow Flag" name="TXOF" size="1" start="17">
        <Enum description="No transmit FIFO overflow has occurred since the last time the flag was cleared." name="NO_OVERFLOW" start="0" />
        <Enum description="At least one transmit FIFO overflow has occurred since the last time the flag was cleared." name="OVERFLOW" start="0x1" />
      </BitField>
      <BitField description="Receive FIFO/Buffer Empty" name="RXEMPT" size="1" start="22">
        <Enum description="Receive buffer is not empty." name="NOT_EMPTY" start="0" />
        <Enum description="Receive buffer is empty." name="EMPTY" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO/Buffer Empty" name="TXEMPT" size="1" start="23">
        <Enum description="Transmit buffer is not empty." name="NOT_EMPTY" start="0" />
        <Enum description="Transmit buffer is empty." name="EMPTY" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Watermark Register" name="WATER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="Transmit Watermark" name="TXWATER" size="2" start="0" />
      <BitField description="Transmit Counter" name="TXCOUNT" size="3" start="8" />
      <BitField description="Receive Watermark" name="RXWATER" size="2" start="16" />
      <BitField description="Receive Counter" name="RXCOUNT" size="3" start="24" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="LPUART" name="LPUART3" start="0x4018C000">
    <Register access="ReadOnly" description="Version ID Register" name="VERID" reset_mask="0xFFFFFFFF" reset_value="0x4010003" size="4" start="+0x0">
      <BitField description="Feature Identification Number" name="FEATURE" size="16" start="0">
        <Enum description="Standard feature set." name="STANDARD" start="0x1" />
        <Enum description="Standard feature set with MODEM/IrDA support." name="MODEM" start="0x3" />
      </BitField>
      <BitField description="Minor Version Number" name="MINOR" size="8" start="16" />
      <BitField description="Major Version Number" name="MAJOR" size="8" start="24" />
    </Register>
    <Register access="ReadOnly" description="Parameter Register" name="PARAM" reset_mask="0xFFFFFFFF" reset_value="0x202" size="4" start="+0x4">
      <BitField description="Transmit FIFO Size" name="TXFIFO" size="8" start="0" />
      <BitField description="Receive FIFO Size" name="RXFIFO" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="LPUART Global Register" name="GLOBAL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="Software Reset" name="RST" size="1" start="1">
        <Enum description="Module is not reset." name="NO_EFFECT" start="0" />
        <Enum description="Module is reset." name="RESET" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Pin Configuration Register" name="PINCFG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Trigger Select" name="TRGSEL" size="2" start="0">
        <Enum description="Input trigger is disabled." name="DISABLED" start="0" />
        <Enum description="Input trigger is used instead of RXD pin input." name="TRG_RXD" start="0x1" />
        <Enum description="Input trigger is used instead of CTS_B pin input." name="TRG_CTS" start="0x2" />
        <Enum description="Input trigger is used to modulate the TXD pin output. The TXD pin output (after TXINV configuration) is internally ANDed with the input trigger." name="TRG_TXD" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Baud Rate Register" name="BAUD" reset_mask="0xFFFFFFFF" reset_value="0xF000004" size="4" start="+0x10">
      <BitField description="Baud Rate Modulo Divisor." name="SBR" size="13" start="0" />
      <BitField description="Stop Bit Number Select" name="SBNS" size="1" start="13">
        <Enum description="One stop bit." name="ONE" start="0" />
        <Enum description="Two stop bits." name="TWO" start="0x1" />
      </BitField>
      <BitField description="RX Input Active Edge Interrupt Enable" name="RXEDGIE" size="1" start="14">
        <Enum description="Hardware interrupts from STAT[RXEDGIF] are disabled." name="DISABLE" start="0" />
        <Enum description="Hardware interrupt is requested when STAT[RXEDGIF] flag is 1." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="LIN Break Detect Interrupt Enable" name="LBKDIE" size="1" start="15">
        <Enum description="Hardware interrupts from STAT[LBKDIF] flag are disabled (use polling)." name="DISABLE" start="0" />
        <Enum description="Hardware interrupt is requested when STAT[LBKDIF] flag is 1." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Resynchronization Disable" name="RESYNCDIS" size="1" start="16">
        <Enum description="Resynchronization during received data word is supported." name="RESYNC" start="0" />
        <Enum description="Resynchronization during received data word is disabled." name="NO_RESYNC" start="0x1" />
      </BitField>
      <BitField description="Both Edge Sampling" name="BOTHEDGE" size="1" start="17">
        <Enum description="Receiver samples input data using the rising edge of the baud rate clock." name="DISABLED" start="0" />
        <Enum description="Receiver samples input data using the rising and falling edge of the baud rate clock." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match Configuration" name="MATCFG" size="2" start="18">
        <Enum description="Address Match Wakeup" name="ADDR_MATCH" start="0" />
        <Enum description="Idle Match Wakeup" name="IDLE_MATCH" start="0x1" />
        <Enum description="Match On and Match Off" name="ONOFF_MATCH" start="0x2" />
        <Enum description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" name="RWU_MATCH" start="0x3" />
      </BitField>
      <BitField description="Receiver Full DMA Enable" name="RDMAE" size="1" start="21">
        <Enum description="DMA request disabled." name="DISABLED" start="0" />
        <Enum description="DMA request enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter DMA Enable" name="TDMAE" size="1" start="23">
        <Enum description="DMA request disabled." name="DISABLED" start="0" />
        <Enum description="DMA request enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Oversampling Ratio" name="OSR" size="5" start="24">
        <Enum description="Writing 0 to this field results in an oversampling ratio of 16" name="DEFAULT" start="0" />
        <Enum description="Oversampling ratio of 4, requires BOTHEDGE to be set." name="OSR_4" start="0x3" />
        <Enum description="Oversampling ratio of 5, requires BOTHEDGE to be set." name="OSR_5" start="0x4" />
        <Enum description="Oversampling ratio of 6, requires BOTHEDGE to be set." name="OSR_6" start="0x5" />
        <Enum description="Oversampling ratio of 7, requires BOTHEDGE to be set." name="OSR_7" start="0x6" />
        <Enum description="Oversampling ratio of 8." name="OSR_8" start="0x7" />
        <Enum description="Oversampling ratio of 9." name="OSR_9" start="0x8" />
        <Enum description="Oversampling ratio of 10." name="OSR_10" start="0x9" />
        <Enum description="Oversampling ratio of 11." name="OSR_11" start="0xA" />
        <Enum description="Oversampling ratio of 12." name="OSR_12" start="0xB" />
        <Enum description="Oversampling ratio of 13." name="OSR_13" start="0xC" />
        <Enum description="Oversampling ratio of 14." name="OSR_14" start="0xD" />
        <Enum description="Oversampling ratio of 15." name="OSR_15" start="0xE" />
        <Enum description="Oversampling ratio of 16." name="OSR_16" start="0xF" />
        <Enum description="Oversampling ratio of 17." name="OSR_17" start="0x10" />
        <Enum description="Oversampling ratio of 18." name="OSR_18" start="0x11" />
        <Enum description="Oversampling ratio of 19." name="OSR_19" start="0x12" />
        <Enum description="Oversampling ratio of 20." name="OSR_20" start="0x13" />
        <Enum description="Oversampling ratio of 21." name="OSR_21" start="0x14" />
        <Enum description="Oversampling ratio of 22." name="OSR_22" start="0x15" />
        <Enum description="Oversampling ratio of 23." name="OSR_23" start="0x16" />
        <Enum description="Oversampling ratio of 24." name="OSR_24" start="0x17" />
        <Enum description="Oversampling ratio of 25." name="OSR_25" start="0x18" />
        <Enum description="Oversampling ratio of 26." name="OSR_26" start="0x19" />
        <Enum description="Oversampling ratio of 27." name="OSR_27" start="0x1A" />
        <Enum description="Oversampling ratio of 28." name="OSR_28" start="0x1B" />
        <Enum description="Oversampling ratio of 29." name="OSR_29" start="0x1C" />
        <Enum description="Oversampling ratio of 30." name="OSR_30" start="0x1D" />
        <Enum description="Oversampling ratio of 31." name="OSR_31" start="0x1E" />
        <Enum description="Oversampling ratio of 32." name="OSR_32" start="0x1F" />
      </BitField>
      <BitField description="10-bit Mode select" name="M10" size="1" start="29">
        <Enum description="Receiver and transmitter use 7-bit to 9-bit data characters." name="DISABLED" start="0" />
        <Enum description="Receiver and transmitter use 10-bit data characters." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match Address Mode Enable 2" name="MAEN2" size="1" start="30">
        <Enum description="Normal operation." name="DISABLED" start="0" />
        <Enum description="Enables automatic address matching or data matching mode for MATCH[MA2]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match Address Mode Enable 1" name="MAEN1" size="1" start="31">
        <Enum description="Normal operation." name="DISABLED" start="0" />
        <Enum description="Enables automatic address matching or data matching mode for MATCH[MA1]." name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Status Register" name="STAT" reset_mask="0xFFFFFFFF" reset_value="0xC00000" size="4" start="+0x14">
      <BitField description="Match 2 Flag" name="MA2F" size="1" start="14">
        <Enum description="Received data is not equal to MA2" name="NOMATCH" start="0" />
        <Enum description="Received data is equal to MA2" name="MATCH" start="0x1" />
      </BitField>
      <BitField description="Match 1 Flag" name="MA1F" size="1" start="15">
        <Enum description="Received data is not equal to MA1" name="NOMATCH" start="0" />
        <Enum description="Received data is equal to MA1" name="MATCH" start="0x1" />
      </BitField>
      <BitField description="Parity Error Flag" name="PF" size="1" start="16">
        <Enum description="No parity error." name="NOPARITY" start="0" />
        <Enum description="Parity error." name="PARITY" start="0x1" />
      </BitField>
      <BitField description="Framing Error Flag" name="FE" size="1" start="17">
        <Enum description="No framing error detected. This does not guarantee the framing is correct." name="NOERROR" start="0" />
        <Enum description="Framing error." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Noise Flag" name="NF" size="1" start="18">
        <Enum description="No noise detected." name="NONOISE" start="0" />
        <Enum description="Noise detected in the received character in the DATA register." name="NOISE" start="0x1" />
      </BitField>
      <BitField description="Receiver Overrun Flag" name="OR" size="1" start="19">
        <Enum description="No overrun." name="NO_OVERRUN" start="0" />
        <Enum description="Receive overrun (new LPUART data lost)." name="OVERRUN" start="0x1" />
      </BitField>
      <BitField description="Idle Line Flag" name="IDLE" size="1" start="20">
        <Enum description="No idle line detected." name="NOIDLE" start="0" />
        <Enum description="Idle line is detected." name="IDLE" start="0x1" />
      </BitField>
      <BitField description="Receive Data Register Full Flag" name="RDRF" size="1" start="21">
        <Enum description="Receive FIFO level is less than watermark." name="NO_RXDATA" start="0" />
        <Enum description="Receive FIFO level is equal or greater than watermark." name="RXDATA" start="0x1" />
      </BitField>
      <BitField description="Transmission Complete Flag" name="TC" size="1" start="22">
        <Enum description="Transmitter active (sending data, a preamble, or a break)." name="ACTIVE" start="0" />
        <Enum description="Transmitter idle (transmission activity complete)." name="COMPLETE" start="0x1" />
      </BitField>
      <BitField description="Transmit Data Register Empty Flag" name="TDRE" size="1" start="23">
        <Enum description="Transmit FIFO level is greater than watermark." name="TXDATA" start="0" />
        <Enum description="Transmit FIFO level is equal or less than watermark." name="NO_TXDATA" start="0x1" />
      </BitField>
      <BitField description="Receiver Active Flag" name="RAF" size="1" start="24">
        <Enum description="LPUART receiver idle waiting for a start bit." name="IDLE" start="0" />
        <Enum description="LPUART receiver active (RXD input not idle)." name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="LIN Break Detection Enable" name="LBKDE" size="1" start="25">
        <Enum description="LIN break detect is disabled, normal break character can be detected." name="DISABLED" start="0" />
        <Enum description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Break Character Generation Length" name="BRK13" size="1" start="26">
        <Enum description="Break character is transmitted with length of 9 to 13 bit times." name="SHORT" start="0" />
        <Enum description="Break character is transmitted with length of 12 to 15 bit times." name="LONG" start="0x1" />
      </BitField>
      <BitField description="Receive Wake Up Idle Detect" name="RWUID" size="1" start="27">
        <Enum description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not set when an address does not match." name="IDLE_NOTSET" start="0" />
        <Enum description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does set when an address does not match." name="IDLE_SET" start="0x1" />
      </BitField>
      <BitField description="Receive Data Inversion" name="RXINV" size="1" start="28">
        <Enum description="Receive data not inverted." name="NOT_INVERTED" start="0" />
        <Enum description="Receive data inverted." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="MSB First" name="MSBF" size="1" start="29">
        <Enum description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." name="LSB_FIRST" start="0" />
        <Enum description="MSB (identified as bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. ." name="MSB_FIRST" start="0x1" />
      </BitField>
      <BitField description="RXD Pin Active Edge Interrupt Flag" name="RXEDGIF" size="1" start="30">
        <Enum description="No active edge on the receive pin has occurred." name="NO_EDGE" start="0" />
        <Enum description="An active edge on the receive pin has occurred." name="EDGE" start="0x1" />
      </BitField>
      <BitField description="LIN Break Detect Interrupt Flag" name="LBKDIF" size="1" start="31">
        <Enum description="No LIN break character has been detected." name="NOT_DETECTED" start="0" />
        <Enum description="LIN break character has been detected." name="DETECTED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Control Register" name="CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Parity Type" name="PT" size="1" start="0">
        <Enum description="Even parity." name="EVEN" start="0" />
        <Enum description="Odd parity." name="ODD" start="0x1" />
      </BitField>
      <BitField description="Parity Enable" name="PE" size="1" start="1">
        <Enum description="No hardware parity generation or checking." name="DISABLED" start="0" />
        <Enum description="Parity enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Idle Line Type Select" name="ILT" size="1" start="2">
        <Enum description="Idle character bit count starts after start bit." name="FROM_START" start="0" />
        <Enum description="Idle character bit count starts after stop bit." name="FROM_STOP" start="0x1" />
      </BitField>
      <BitField description="Receiver Wakeup Method Select" name="WAKE" size="1" start="3">
        <Enum description="Configures RWU for idle-line wakeup." name="IDLE" start="0" />
        <Enum description="Configures RWU with address-mark wakeup." name="MARK" start="0x1" />
      </BitField>
      <BitField description="9-Bit or 8-Bit Mode Select" name="M" size="1" start="4">
        <Enum description="Receiver and transmitter use 8-bit data characters." name="DATA8" start="0" />
        <Enum description="Receiver and transmitter use 9-bit data characters." name="DATA9" start="0x1" />
      </BitField>
      <BitField description="Receiver Source Select" name="RSRC" size="1" start="5">
        <Enum description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." name="NO_EFFECT" start="0" />
        <Enum description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." name="ONEWIRE" start="0x1" />
      </BitField>
      <BitField description="Doze Enable" name="DOZEEN" size="1" start="6">
        <Enum description="LPUART is enabled in Doze mode." name="ENABLED" start="0" />
        <Enum description="LPUART is disabled in Doze mode ." name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Loop Mode Select" name="LOOPS" size="1" start="7">
        <Enum description="Normal operation - RXD and TXD use separate pins." name="NOFFECT" start="0" />
        <Enum description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." name="LOOPBACK" start="0x1" />
      </BitField>
      <BitField description="Idle Configuration" name="IDLECFG" size="3" start="8">
        <Enum description="1 idle character" name="IDLE_1" start="0" />
        <Enum description="2 idle characters" name="IDLE_2" start="0x1" />
        <Enum description="4 idle characters" name="IDLE_4" start="0x2" />
        <Enum description="8 idle characters" name="IDLE_8" start="0x3" />
        <Enum description="16 idle characters" name="IDLE_16" start="0x4" />
        <Enum description="32 idle characters" name="IDLE_32" start="0x5" />
        <Enum description="64 idle characters" name="IDLE_64" start="0x6" />
        <Enum description="128 idle characters" name="IDLE_128" start="0x7" />
      </BitField>
      <BitField description="7-Bit Mode Select" name="M7" size="1" start="11">
        <Enum description="Receiver and transmitter use 8-bit to 10-bit data characters." name="NO_EFFECT" start="0" />
        <Enum description="Receiver and transmitter use 7-bit data characters." name="DATA7" start="0x1" />
      </BitField>
      <BitField description="Match 2 Interrupt Enable" name="MA2IE" size="1" start="14">
        <Enum description="MA2F interrupt disabled" name="DISABLED" start="0" />
        <Enum description="MA2F interrupt enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match 1 Interrupt Enable" name="MA1IE" size="1" start="15">
        <Enum description="MA1F interrupt disabled" name="DISABLED" start="0" />
        <Enum description="MA1F interrupt enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Send Break" name="SBK" size="1" start="16">
        <Enum description="Normal transmitter operation." name="NO_EFFECT" start="0" />
        <Enum description="Queue break character(s) to be sent." name="TX_BREAK" start="0x1" />
      </BitField>
      <BitField description="Receiver Wakeup Control" name="RWU" size="1" start="17">
        <Enum description="Normal receiver operation." name="NO_EFFECT" start="0" />
        <Enum description="LPUART receiver in standby waiting for wakeup condition." name="RX_WAKEUP" start="0x1" />
      </BitField>
      <BitField description="Receiver Enable" name="RE" size="1" start="18">
        <Enum description="Receiver disabled." name="DISABLED" start="0" />
        <Enum description="Receiver enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter Enable" name="TE" size="1" start="19">
        <Enum description="Transmitter disabled." name="DISABLED" start="0" />
        <Enum description="Transmitter enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Idle Line Interrupt Enable" name="ILIE" size="1" start="20">
        <Enum description="Hardware interrupts from IDLE disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when IDLE flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receiver Interrupt Enable" name="RIE" size="1" start="21">
        <Enum description="Hardware interrupts from RDRF disabled." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when RDRF flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmission Complete Interrupt Enable for" name="TCIE" size="1" start="22">
        <Enum description="Hardware interrupts from TC disabled." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when TC flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit Interrupt Enable" name="TIE" size="1" start="23">
        <Enum description="Hardware interrupts from TDRE disabled." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when TDRE flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Parity Error Interrupt Enable" name="PEIE" size="1" start="24">
        <Enum description="PF interrupts disabled; use polling)." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when PF is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Framing Error Interrupt Enable" name="FEIE" size="1" start="25">
        <Enum description="FE interrupts disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when FE is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Noise Error Interrupt Enable" name="NEIE" size="1" start="26">
        <Enum description="NF interrupts disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when NF is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Overrun Interrupt Enable" name="ORIE" size="1" start="27">
        <Enum description="OR interrupts disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when OR is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit Data Inversion" name="TXINV" size="1" start="28">
        <Enum description="Transmit data not inverted." name="NOT_INVERTED" start="0" />
        <Enum description="Transmit data inverted." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="TXD Pin Direction in Single-Wire Mode" name="TXDIR" size="1" start="29">
        <Enum description="TXD pin is an input in single-wire mode." name="TX_INPUT" start="0" />
        <Enum description="TXD pin is an output in single-wire mode." name="TX_OUTPUT" start="0x1" />
      </BitField>
      <BitField description="Receive Bit 9 / Transmit Bit 8" name="R9T8" size="1" start="30" />
      <BitField description="Receive Bit 8 / Transmit Bit 9" name="R8T9" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="LPUART Data Register" name="DATA" reset_mask="0xFFFFFFFF" reset_value="0x1000" size="4" start="+0x1C">
      <BitField description="R0T0" name="R0T0" size="1" start="0" />
      <BitField description="R1T1" name="R1T1" size="1" start="1" />
      <BitField description="R2T2" name="R2T2" size="1" start="2" />
      <BitField description="R3T3" name="R3T3" size="1" start="3" />
      <BitField description="R4T4" name="R4T4" size="1" start="4" />
      <BitField description="R5T5" name="R5T5" size="1" start="5" />
      <BitField description="R6T6" name="R6T6" size="1" start="6" />
      <BitField description="R7T7" name="R7T7" size="1" start="7" />
      <BitField description="R8T8" name="R8T8" size="1" start="8" />
      <BitField description="R9T9" name="R9T9" size="1" start="9" />
      <BitField description="Idle Line" name="IDLINE" size="1" start="11">
        <Enum description="Receiver was not idle before receiving this character." name="NO_IDLE" start="0" />
        <Enum description="Receiver was idle before receiving this character." name="IDLE" start="0x1" />
      </BitField>
      <BitField description="Receive Buffer Empty" name="RXEMPT" size="1" start="12">
        <Enum description="Receive buffer contains valid data." name="NOT_EMPTY" start="0" />
        <Enum description="Receive buffer is empty, data returned on read is not valid." name="EMPTY" start="0x1" />
      </BitField>
      <BitField description="Frame Error / Transmit Special Character" name="FRETSC" size="1" start="13">
        <Enum description="The dataword is received without a frame error on read, or transmit a normal character on write." name="NO_ERROR" start="0" />
        <Enum description="The dataword is received with a frame error, or transmit an idle or break character on transmit." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Parity Error" name="PARITYE" size="1" start="14">
        <Enum description="The dataword is received without a parity error." name="NO_PARITY" start="0" />
        <Enum description="The dataword is received with a parity error." name="PARITY" start="0x1" />
      </BitField>
      <BitField description="Noisy Data Received" name="NOISY" size="1" start="15">
        <Enum description="The dataword is received without noise." name="NO_NOISE" start="0" />
        <Enum description="The data is received with noise." name="NOISE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Match Address Register" name="MATCH" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Match Address 1" name="MA1" size="10" start="0" />
      <BitField description="Match Address 2" name="MA2" size="10" start="16" />
    </Register>
    <Register access="Read/Write" description="LPUART Modem IrDA Register" name="MODIR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Transmitter clear-to-send enable" name="TXCTSE" size="1" start="0">
        <Enum description="CTS has no effect on the transmitter." name="DISABLED" start="0" />
        <Enum description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter request-to-send enable" name="TXRTSE" size="1" start="1">
        <Enum description="The transmitter has no effect on RTS." name="DISABLED" start="0" />
        <Enum description="When a character is placed into an empty transmit shift register, RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter FIFO and shift register are completely sent, including the last stop bit." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter request-to-send polarity" name="TXRTSPOL" size="1" start="2">
        <Enum description="Transmitter RTS is active low." name="LOW" start="0" />
        <Enum description="Transmitter RTS is active high." name="HIGH" start="0x1" />
      </BitField>
      <BitField description="Receiver request-to-send enable" name="RXRTSE" size="1" start="3">
        <Enum description="The receiver has no effect on RTS." name="DISABLED" start="0" />
        <Enum description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit CTS Configuration" name="TXCTSC" size="1" start="4">
        <Enum description="CTS input is sampled at the start of each character." name="START" start="0" />
        <Enum description="CTS input is sampled when the transmitter is idle." name="IDLE" start="0x1" />
      </BitField>
      <BitField description="Transmit CTS Source" name="TXCTSSRC" size="1" start="5">
        <Enum description="CTS input is the CTS_B pin." name="CTS" start="0" />
        <Enum description="CTS input is an internal connection to the receiver address match result." name="MATCH" start="0x1" />
      </BitField>
      <BitField description="Receive RTS Configuration" name="RTSWATER" size="2" start="8" />
      <BitField description="Transmitter narrow pulse" name="TNP" size="2" start="16">
        <Enum description="1/OSR." name="ONE_SAMPLE" start="0" />
        <Enum description="2/OSR." name="TWO_SAMPLE" start="0x1" />
        <Enum description="3/OSR." name="THREE_SAMPLE" start="0x2" />
        <Enum description="4/OSR." name="FOUR_SAMPLE" start="0x3" />
      </BitField>
      <BitField description="Infrared enable" name="IREN" size="1" start="18">
        <Enum description="IR disabled." name="DISABLED" start="0" />
        <Enum description="IR enabled." name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART FIFO Register" name="FIFO" reset_mask="0xFFFFFFFF" reset_value="0xC00011" size="4" start="+0x28">
      <BitField description="Receive FIFO Buffer Depth" name="RXFIFOSIZE" size="3" start="0">
        <Enum description="Receive FIFO/Buffer depth = 1 dataword." name="FIFO_1" start="0" />
        <Enum description="Receive FIFO/Buffer depth = 4 datawords." name="FIFO_4" start="0x1" />
        <Enum description="Receive FIFO/Buffer depth = 8 datawords." name="FIFO_8" start="0x2" />
        <Enum description="Receive FIFO/Buffer depth = 16 datawords." name="FIFO_16" start="0x3" />
        <Enum description="Receive FIFO/Buffer depth = 32 datawords." name="FIFO_32" start="0x4" />
        <Enum description="Receive FIFO/Buffer depth = 64 datawords." name="FIFO_64" start="0x5" />
        <Enum description="Receive FIFO/Buffer depth = 128 datawords." name="FIFO_128" start="0x6" />
        <Enum description="Receive FIFO/Buffer depth = 256 datawords." name="FIFO_256" start="0x7" />
      </BitField>
      <BitField description="Receive FIFO Enable" name="RXFE" size="1" start="3">
        <Enum description="Receive FIFO is not enabled. Buffer depth is 1." name="DISABLED" start="0" />
        <Enum description="Receive FIFO is enabled. Buffer depth is indicted by RXFIFOSIZE." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO Buffer Depth" name="TXFIFOSIZE" size="3" start="4">
        <Enum description="Transmit FIFO/Buffer depth = 1 dataword." name="FIFO_1" start="0" />
        <Enum description="Transmit FIFO/Buffer depth = 4 datawords." name="FIFO_4" start="0x1" />
        <Enum description="Transmit FIFO/Buffer depth = 8 datawords." name="FIFO_8" start="0x2" />
        <Enum description="Transmit FIFO/Buffer depth = 16 datawords." name="FIFO_16" start="0x3" />
        <Enum description="Transmit FIFO/Buffer depth = 32 datawords." name="FIFO_32" start="0x4" />
        <Enum description="Transmit FIFO/Buffer depth = 64 datawords." name="FIFO_64" start="0x5" />
        <Enum description="Transmit FIFO/Buffer depth = 128 datawords." name="FIFO_128" start="0x6" />
        <Enum description="Transmit FIFO/Buffer depth = 256 datawords" name="FIFO_256" start="0x7" />
      </BitField>
      <BitField description="Transmit FIFO Enable" name="TXFE" size="1" start="7">
        <Enum description="Transmit FIFO is not enabled. Buffer depth is 1." name="DISABLED" start="0" />
        <Enum description="Transmit FIFO is enabled. Buffer depth is indicated by TXFIFOSIZE." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive FIFO Underflow Interrupt Enable" name="RXUFE" size="1" start="8">
        <Enum description="RXUF flag does not generate an interrupt to the host." name="DISABLED" start="0" />
        <Enum description="RXUF flag generates an interrupt to the host." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO Overflow Interrupt Enable" name="TXOFE" size="1" start="9">
        <Enum description="TXOF flag does not generate an interrupt to the host." name="DISABLED" start="0" />
        <Enum description="TXOF flag generates an interrupt to the host." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receiver Idle Empty Enable" name="RXIDEN" size="3" start="10">
        <Enum description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." name="DISABLED" start="0" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." name="IDLE_1" start="0x1" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." name="IDLE_2" start="0x2" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." name="IDLE_4" start="0x3" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." name="IDLE_8" start="0x4" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." name="IDLE_16" start="0x5" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." name="IDLE_32" start="0x6" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." name="IDLE_64" start="0x7" />
      </BitField>
      <BitField description="Receive FIFO Flush" name="RXFLUSH" size="1" start="14">
        <Enum description="No flush operation occurs." name="NO_EFFECT" start="0" />
        <Enum description="All data in the receive FIFO/buffer is cleared out." name="RXFIFO_RST" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO Flush" name="TXFLUSH" size="1" start="15">
        <Enum description="No flush operation occurs." name="NO_EFFECT" start="0" />
        <Enum description="All data in the transmit FIFO is cleared out." name="TXFIFO_RST" start="0x1" />
      </BitField>
      <BitField description="Receiver FIFO Underflow Flag" name="RXUF" size="1" start="16">
        <Enum description="No receive FIFO underflow has occurred since the last time the flag was cleared." name="NO_UNDERFLOW" start="0" />
        <Enum description="At least one receive FIFO underflow has occurred since the last time the flag was cleared." name="UNDERFLOW" start="0x1" />
      </BitField>
      <BitField description="Transmitter FIFO Overflow Flag" name="TXOF" size="1" start="17">
        <Enum description="No transmit FIFO overflow has occurred since the last time the flag was cleared." name="NO_OVERFLOW" start="0" />
        <Enum description="At least one transmit FIFO overflow has occurred since the last time the flag was cleared." name="OVERFLOW" start="0x1" />
      </BitField>
      <BitField description="Receive FIFO/Buffer Empty" name="RXEMPT" size="1" start="22">
        <Enum description="Receive buffer is not empty." name="NOT_EMPTY" start="0" />
        <Enum description="Receive buffer is empty." name="EMPTY" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO/Buffer Empty" name="TXEMPT" size="1" start="23">
        <Enum description="Transmit buffer is not empty." name="NOT_EMPTY" start="0" />
        <Enum description="Transmit buffer is empty." name="EMPTY" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Watermark Register" name="WATER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="Transmit Watermark" name="TXWATER" size="2" start="0" />
      <BitField description="Transmit Counter" name="TXCOUNT" size="3" start="8" />
      <BitField description="Receive Watermark" name="RXWATER" size="2" start="16" />
      <BitField description="Receive Counter" name="RXCOUNT" size="3" start="24" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="LPUART" name="LPUART4" start="0x40190000">
    <Register access="ReadOnly" description="Version ID Register" name="VERID" reset_mask="0xFFFFFFFF" reset_value="0x4010003" size="4" start="+0x0">
      <BitField description="Feature Identification Number" name="FEATURE" size="16" start="0">
        <Enum description="Standard feature set." name="STANDARD" start="0x1" />
        <Enum description="Standard feature set with MODEM/IrDA support." name="MODEM" start="0x3" />
      </BitField>
      <BitField description="Minor Version Number" name="MINOR" size="8" start="16" />
      <BitField description="Major Version Number" name="MAJOR" size="8" start="24" />
    </Register>
    <Register access="ReadOnly" description="Parameter Register" name="PARAM" reset_mask="0xFFFFFFFF" reset_value="0x202" size="4" start="+0x4">
      <BitField description="Transmit FIFO Size" name="TXFIFO" size="8" start="0" />
      <BitField description="Receive FIFO Size" name="RXFIFO" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="LPUART Global Register" name="GLOBAL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="Software Reset" name="RST" size="1" start="1">
        <Enum description="Module is not reset." name="NO_EFFECT" start="0" />
        <Enum description="Module is reset." name="RESET" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Pin Configuration Register" name="PINCFG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Trigger Select" name="TRGSEL" size="2" start="0">
        <Enum description="Input trigger is disabled." name="DISABLED" start="0" />
        <Enum description="Input trigger is used instead of RXD pin input." name="TRG_RXD" start="0x1" />
        <Enum description="Input trigger is used instead of CTS_B pin input." name="TRG_CTS" start="0x2" />
        <Enum description="Input trigger is used to modulate the TXD pin output. The TXD pin output (after TXINV configuration) is internally ANDed with the input trigger." name="TRG_TXD" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Baud Rate Register" name="BAUD" reset_mask="0xFFFFFFFF" reset_value="0xF000004" size="4" start="+0x10">
      <BitField description="Baud Rate Modulo Divisor." name="SBR" size="13" start="0" />
      <BitField description="Stop Bit Number Select" name="SBNS" size="1" start="13">
        <Enum description="One stop bit." name="ONE" start="0" />
        <Enum description="Two stop bits." name="TWO" start="0x1" />
      </BitField>
      <BitField description="RX Input Active Edge Interrupt Enable" name="RXEDGIE" size="1" start="14">
        <Enum description="Hardware interrupts from STAT[RXEDGIF] are disabled." name="DISABLE" start="0" />
        <Enum description="Hardware interrupt is requested when STAT[RXEDGIF] flag is 1." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="LIN Break Detect Interrupt Enable" name="LBKDIE" size="1" start="15">
        <Enum description="Hardware interrupts from STAT[LBKDIF] flag are disabled (use polling)." name="DISABLE" start="0" />
        <Enum description="Hardware interrupt is requested when STAT[LBKDIF] flag is 1." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Resynchronization Disable" name="RESYNCDIS" size="1" start="16">
        <Enum description="Resynchronization during received data word is supported." name="RESYNC" start="0" />
        <Enum description="Resynchronization during received data word is disabled." name="NO_RESYNC" start="0x1" />
      </BitField>
      <BitField description="Both Edge Sampling" name="BOTHEDGE" size="1" start="17">
        <Enum description="Receiver samples input data using the rising edge of the baud rate clock." name="DISABLED" start="0" />
        <Enum description="Receiver samples input data using the rising and falling edge of the baud rate clock." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match Configuration" name="MATCFG" size="2" start="18">
        <Enum description="Address Match Wakeup" name="ADDR_MATCH" start="0" />
        <Enum description="Idle Match Wakeup" name="IDLE_MATCH" start="0x1" />
        <Enum description="Match On and Match Off" name="ONOFF_MATCH" start="0x2" />
        <Enum description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" name="RWU_MATCH" start="0x3" />
      </BitField>
      <BitField description="Receiver Full DMA Enable" name="RDMAE" size="1" start="21">
        <Enum description="DMA request disabled." name="DISABLED" start="0" />
        <Enum description="DMA request enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter DMA Enable" name="TDMAE" size="1" start="23">
        <Enum description="DMA request disabled." name="DISABLED" start="0" />
        <Enum description="DMA request enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Oversampling Ratio" name="OSR" size="5" start="24">
        <Enum description="Writing 0 to this field results in an oversampling ratio of 16" name="DEFAULT" start="0" />
        <Enum description="Oversampling ratio of 4, requires BOTHEDGE to be set." name="OSR_4" start="0x3" />
        <Enum description="Oversampling ratio of 5, requires BOTHEDGE to be set." name="OSR_5" start="0x4" />
        <Enum description="Oversampling ratio of 6, requires BOTHEDGE to be set." name="OSR_6" start="0x5" />
        <Enum description="Oversampling ratio of 7, requires BOTHEDGE to be set." name="OSR_7" start="0x6" />
        <Enum description="Oversampling ratio of 8." name="OSR_8" start="0x7" />
        <Enum description="Oversampling ratio of 9." name="OSR_9" start="0x8" />
        <Enum description="Oversampling ratio of 10." name="OSR_10" start="0x9" />
        <Enum description="Oversampling ratio of 11." name="OSR_11" start="0xA" />
        <Enum description="Oversampling ratio of 12." name="OSR_12" start="0xB" />
        <Enum description="Oversampling ratio of 13." name="OSR_13" start="0xC" />
        <Enum description="Oversampling ratio of 14." name="OSR_14" start="0xD" />
        <Enum description="Oversampling ratio of 15." name="OSR_15" start="0xE" />
        <Enum description="Oversampling ratio of 16." name="OSR_16" start="0xF" />
        <Enum description="Oversampling ratio of 17." name="OSR_17" start="0x10" />
        <Enum description="Oversampling ratio of 18." name="OSR_18" start="0x11" />
        <Enum description="Oversampling ratio of 19." name="OSR_19" start="0x12" />
        <Enum description="Oversampling ratio of 20." name="OSR_20" start="0x13" />
        <Enum description="Oversampling ratio of 21." name="OSR_21" start="0x14" />
        <Enum description="Oversampling ratio of 22." name="OSR_22" start="0x15" />
        <Enum description="Oversampling ratio of 23." name="OSR_23" start="0x16" />
        <Enum description="Oversampling ratio of 24." name="OSR_24" start="0x17" />
        <Enum description="Oversampling ratio of 25." name="OSR_25" start="0x18" />
        <Enum description="Oversampling ratio of 26." name="OSR_26" start="0x19" />
        <Enum description="Oversampling ratio of 27." name="OSR_27" start="0x1A" />
        <Enum description="Oversampling ratio of 28." name="OSR_28" start="0x1B" />
        <Enum description="Oversampling ratio of 29." name="OSR_29" start="0x1C" />
        <Enum description="Oversampling ratio of 30." name="OSR_30" start="0x1D" />
        <Enum description="Oversampling ratio of 31." name="OSR_31" start="0x1E" />
        <Enum description="Oversampling ratio of 32." name="OSR_32" start="0x1F" />
      </BitField>
      <BitField description="10-bit Mode select" name="M10" size="1" start="29">
        <Enum description="Receiver and transmitter use 7-bit to 9-bit data characters." name="DISABLED" start="0" />
        <Enum description="Receiver and transmitter use 10-bit data characters." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match Address Mode Enable 2" name="MAEN2" size="1" start="30">
        <Enum description="Normal operation." name="DISABLED" start="0" />
        <Enum description="Enables automatic address matching or data matching mode for MATCH[MA2]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match Address Mode Enable 1" name="MAEN1" size="1" start="31">
        <Enum description="Normal operation." name="DISABLED" start="0" />
        <Enum description="Enables automatic address matching or data matching mode for MATCH[MA1]." name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Status Register" name="STAT" reset_mask="0xFFFFFFFF" reset_value="0xC00000" size="4" start="+0x14">
      <BitField description="Match 2 Flag" name="MA2F" size="1" start="14">
        <Enum description="Received data is not equal to MA2" name="NOMATCH" start="0" />
        <Enum description="Received data is equal to MA2" name="MATCH" start="0x1" />
      </BitField>
      <BitField description="Match 1 Flag" name="MA1F" size="1" start="15">
        <Enum description="Received data is not equal to MA1" name="NOMATCH" start="0" />
        <Enum description="Received data is equal to MA1" name="MATCH" start="0x1" />
      </BitField>
      <BitField description="Parity Error Flag" name="PF" size="1" start="16">
        <Enum description="No parity error." name="NOPARITY" start="0" />
        <Enum description="Parity error." name="PARITY" start="0x1" />
      </BitField>
      <BitField description="Framing Error Flag" name="FE" size="1" start="17">
        <Enum description="No framing error detected. This does not guarantee the framing is correct." name="NOERROR" start="0" />
        <Enum description="Framing error." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Noise Flag" name="NF" size="1" start="18">
        <Enum description="No noise detected." name="NONOISE" start="0" />
        <Enum description="Noise detected in the received character in the DATA register." name="NOISE" start="0x1" />
      </BitField>
      <BitField description="Receiver Overrun Flag" name="OR" size="1" start="19">
        <Enum description="No overrun." name="NO_OVERRUN" start="0" />
        <Enum description="Receive overrun (new LPUART data lost)." name="OVERRUN" start="0x1" />
      </BitField>
      <BitField description="Idle Line Flag" name="IDLE" size="1" start="20">
        <Enum description="No idle line detected." name="NOIDLE" start="0" />
        <Enum description="Idle line is detected." name="IDLE" start="0x1" />
      </BitField>
      <BitField description="Receive Data Register Full Flag" name="RDRF" size="1" start="21">
        <Enum description="Receive FIFO level is less than watermark." name="NO_RXDATA" start="0" />
        <Enum description="Receive FIFO level is equal or greater than watermark." name="RXDATA" start="0x1" />
      </BitField>
      <BitField description="Transmission Complete Flag" name="TC" size="1" start="22">
        <Enum description="Transmitter active (sending data, a preamble, or a break)." name="ACTIVE" start="0" />
        <Enum description="Transmitter idle (transmission activity complete)." name="COMPLETE" start="0x1" />
      </BitField>
      <BitField description="Transmit Data Register Empty Flag" name="TDRE" size="1" start="23">
        <Enum description="Transmit FIFO level is greater than watermark." name="TXDATA" start="0" />
        <Enum description="Transmit FIFO level is equal or less than watermark." name="NO_TXDATA" start="0x1" />
      </BitField>
      <BitField description="Receiver Active Flag" name="RAF" size="1" start="24">
        <Enum description="LPUART receiver idle waiting for a start bit." name="IDLE" start="0" />
        <Enum description="LPUART receiver active (RXD input not idle)." name="ACTIVE" start="0x1" />
      </BitField>
      <BitField description="LIN Break Detection Enable" name="LBKDE" size="1" start="25">
        <Enum description="LIN break detect is disabled, normal break character can be detected." name="DISABLED" start="0" />
        <Enum description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Break Character Generation Length" name="BRK13" size="1" start="26">
        <Enum description="Break character is transmitted with length of 9 to 13 bit times." name="SHORT" start="0" />
        <Enum description="Break character is transmitted with length of 12 to 15 bit times." name="LONG" start="0x1" />
      </BitField>
      <BitField description="Receive Wake Up Idle Detect" name="RWUID" size="1" start="27">
        <Enum description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not set when an address does not match." name="IDLE_NOTSET" start="0" />
        <Enum description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does set when an address does not match." name="IDLE_SET" start="0x1" />
      </BitField>
      <BitField description="Receive Data Inversion" name="RXINV" size="1" start="28">
        <Enum description="Receive data not inverted." name="NOT_INVERTED" start="0" />
        <Enum description="Receive data inverted." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="MSB First" name="MSBF" size="1" start="29">
        <Enum description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." name="LSB_FIRST" start="0" />
        <Enum description="MSB (identified as bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. ." name="MSB_FIRST" start="0x1" />
      </BitField>
      <BitField description="RXD Pin Active Edge Interrupt Flag" name="RXEDGIF" size="1" start="30">
        <Enum description="No active edge on the receive pin has occurred." name="NO_EDGE" start="0" />
        <Enum description="An active edge on the receive pin has occurred." name="EDGE" start="0x1" />
      </BitField>
      <BitField description="LIN Break Detect Interrupt Flag" name="LBKDIF" size="1" start="31">
        <Enum description="No LIN break character has been detected." name="NOT_DETECTED" start="0" />
        <Enum description="LIN break character has been detected." name="DETECTED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Control Register" name="CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Parity Type" name="PT" size="1" start="0">
        <Enum description="Even parity." name="EVEN" start="0" />
        <Enum description="Odd parity." name="ODD" start="0x1" />
      </BitField>
      <BitField description="Parity Enable" name="PE" size="1" start="1">
        <Enum description="No hardware parity generation or checking." name="DISABLED" start="0" />
        <Enum description="Parity enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Idle Line Type Select" name="ILT" size="1" start="2">
        <Enum description="Idle character bit count starts after start bit." name="FROM_START" start="0" />
        <Enum description="Idle character bit count starts after stop bit." name="FROM_STOP" start="0x1" />
      </BitField>
      <BitField description="Receiver Wakeup Method Select" name="WAKE" size="1" start="3">
        <Enum description="Configures RWU for idle-line wakeup." name="IDLE" start="0" />
        <Enum description="Configures RWU with address-mark wakeup." name="MARK" start="0x1" />
      </BitField>
      <BitField description="9-Bit or 8-Bit Mode Select" name="M" size="1" start="4">
        <Enum description="Receiver and transmitter use 8-bit data characters." name="DATA8" start="0" />
        <Enum description="Receiver and transmitter use 9-bit data characters." name="DATA9" start="0x1" />
      </BitField>
      <BitField description="Receiver Source Select" name="RSRC" size="1" start="5">
        <Enum description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." name="NO_EFFECT" start="0" />
        <Enum description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." name="ONEWIRE" start="0x1" />
      </BitField>
      <BitField description="Doze Enable" name="DOZEEN" size="1" start="6">
        <Enum description="LPUART is enabled in Doze mode." name="ENABLED" start="0" />
        <Enum description="LPUART is disabled in Doze mode ." name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Loop Mode Select" name="LOOPS" size="1" start="7">
        <Enum description="Normal operation - RXD and TXD use separate pins." name="NOFFECT" start="0" />
        <Enum description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." name="LOOPBACK" start="0x1" />
      </BitField>
      <BitField description="Idle Configuration" name="IDLECFG" size="3" start="8">
        <Enum description="1 idle character" name="IDLE_1" start="0" />
        <Enum description="2 idle characters" name="IDLE_2" start="0x1" />
        <Enum description="4 idle characters" name="IDLE_4" start="0x2" />
        <Enum description="8 idle characters" name="IDLE_8" start="0x3" />
        <Enum description="16 idle characters" name="IDLE_16" start="0x4" />
        <Enum description="32 idle characters" name="IDLE_32" start="0x5" />
        <Enum description="64 idle characters" name="IDLE_64" start="0x6" />
        <Enum description="128 idle characters" name="IDLE_128" start="0x7" />
      </BitField>
      <BitField description="7-Bit Mode Select" name="M7" size="1" start="11">
        <Enum description="Receiver and transmitter use 8-bit to 10-bit data characters." name="NO_EFFECT" start="0" />
        <Enum description="Receiver and transmitter use 7-bit data characters." name="DATA7" start="0x1" />
      </BitField>
      <BitField description="Match 2 Interrupt Enable" name="MA2IE" size="1" start="14">
        <Enum description="MA2F interrupt disabled" name="DISABLED" start="0" />
        <Enum description="MA2F interrupt enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Match 1 Interrupt Enable" name="MA1IE" size="1" start="15">
        <Enum description="MA1F interrupt disabled" name="DISABLED" start="0" />
        <Enum description="MA1F interrupt enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Send Break" name="SBK" size="1" start="16">
        <Enum description="Normal transmitter operation." name="NO_EFFECT" start="0" />
        <Enum description="Queue break character(s) to be sent." name="TX_BREAK" start="0x1" />
      </BitField>
      <BitField description="Receiver Wakeup Control" name="RWU" size="1" start="17">
        <Enum description="Normal receiver operation." name="NO_EFFECT" start="0" />
        <Enum description="LPUART receiver in standby waiting for wakeup condition." name="RX_WAKEUP" start="0x1" />
      </BitField>
      <BitField description="Receiver Enable" name="RE" size="1" start="18">
        <Enum description="Receiver disabled." name="DISABLED" start="0" />
        <Enum description="Receiver enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter Enable" name="TE" size="1" start="19">
        <Enum description="Transmitter disabled." name="DISABLED" start="0" />
        <Enum description="Transmitter enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Idle Line Interrupt Enable" name="ILIE" size="1" start="20">
        <Enum description="Hardware interrupts from IDLE disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when IDLE flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receiver Interrupt Enable" name="RIE" size="1" start="21">
        <Enum description="Hardware interrupts from RDRF disabled." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when RDRF flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmission Complete Interrupt Enable for" name="TCIE" size="1" start="22">
        <Enum description="Hardware interrupts from TC disabled." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when TC flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit Interrupt Enable" name="TIE" size="1" start="23">
        <Enum description="Hardware interrupts from TDRE disabled." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when TDRE flag is 1." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Parity Error Interrupt Enable" name="PEIE" size="1" start="24">
        <Enum description="PF interrupts disabled; use polling)." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when PF is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Framing Error Interrupt Enable" name="FEIE" size="1" start="25">
        <Enum description="FE interrupts disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when FE is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Noise Error Interrupt Enable" name="NEIE" size="1" start="26">
        <Enum description="NF interrupts disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when NF is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Overrun Interrupt Enable" name="ORIE" size="1" start="27">
        <Enum description="OR interrupts disabled; use polling." name="DISABLED" start="0" />
        <Enum description="Hardware interrupt is requested when OR is set." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit Data Inversion" name="TXINV" size="1" start="28">
        <Enum description="Transmit data not inverted." name="NOT_INVERTED" start="0" />
        <Enum description="Transmit data inverted." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="TXD Pin Direction in Single-Wire Mode" name="TXDIR" size="1" start="29">
        <Enum description="TXD pin is an input in single-wire mode." name="TX_INPUT" start="0" />
        <Enum description="TXD pin is an output in single-wire mode." name="TX_OUTPUT" start="0x1" />
      </BitField>
      <BitField description="Receive Bit 9 / Transmit Bit 8" name="R9T8" size="1" start="30" />
      <BitField description="Receive Bit 8 / Transmit Bit 9" name="R8T9" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="LPUART Data Register" name="DATA" reset_mask="0xFFFFFFFF" reset_value="0x1000" size="4" start="+0x1C">
      <BitField description="R0T0" name="R0T0" size="1" start="0" />
      <BitField description="R1T1" name="R1T1" size="1" start="1" />
      <BitField description="R2T2" name="R2T2" size="1" start="2" />
      <BitField description="R3T3" name="R3T3" size="1" start="3" />
      <BitField description="R4T4" name="R4T4" size="1" start="4" />
      <BitField description="R5T5" name="R5T5" size="1" start="5" />
      <BitField description="R6T6" name="R6T6" size="1" start="6" />
      <BitField description="R7T7" name="R7T7" size="1" start="7" />
      <BitField description="R8T8" name="R8T8" size="1" start="8" />
      <BitField description="R9T9" name="R9T9" size="1" start="9" />
      <BitField description="Idle Line" name="IDLINE" size="1" start="11">
        <Enum description="Receiver was not idle before receiving this character." name="NO_IDLE" start="0" />
        <Enum description="Receiver was idle before receiving this character." name="IDLE" start="0x1" />
      </BitField>
      <BitField description="Receive Buffer Empty" name="RXEMPT" size="1" start="12">
        <Enum description="Receive buffer contains valid data." name="NOT_EMPTY" start="0" />
        <Enum description="Receive buffer is empty, data returned on read is not valid." name="EMPTY" start="0x1" />
      </BitField>
      <BitField description="Frame Error / Transmit Special Character" name="FRETSC" size="1" start="13">
        <Enum description="The dataword is received without a frame error on read, or transmit a normal character on write." name="NO_ERROR" start="0" />
        <Enum description="The dataword is received with a frame error, or transmit an idle or break character on transmit." name="ERROR" start="0x1" />
      </BitField>
      <BitField description="Parity Error" name="PARITYE" size="1" start="14">
        <Enum description="The dataword is received without a parity error." name="NO_PARITY" start="0" />
        <Enum description="The dataword is received with a parity error." name="PARITY" start="0x1" />
      </BitField>
      <BitField description="Noisy Data Received" name="NOISY" size="1" start="15">
        <Enum description="The dataword is received without noise." name="NO_NOISE" start="0" />
        <Enum description="The data is received with noise." name="NOISE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Match Address Register" name="MATCH" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Match Address 1" name="MA1" size="10" start="0" />
      <BitField description="Match Address 2" name="MA2" size="10" start="16" />
    </Register>
    <Register access="Read/Write" description="LPUART Modem IrDA Register" name="MODIR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Transmitter clear-to-send enable" name="TXCTSE" size="1" start="0">
        <Enum description="CTS has no effect on the transmitter." name="DISABLED" start="0" />
        <Enum description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter request-to-send enable" name="TXRTSE" size="1" start="1">
        <Enum description="The transmitter has no effect on RTS." name="DISABLED" start="0" />
        <Enum description="When a character is placed into an empty transmit shift register, RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter FIFO and shift register are completely sent, including the last stop bit." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmitter request-to-send polarity" name="TXRTSPOL" size="1" start="2">
        <Enum description="Transmitter RTS is active low." name="LOW" start="0" />
        <Enum description="Transmitter RTS is active high." name="HIGH" start="0x1" />
      </BitField>
      <BitField description="Receiver request-to-send enable" name="RXRTSE" size="1" start="3">
        <Enum description="The receiver has no effect on RTS." name="DISABLED" start="0" />
        <Enum description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit CTS Configuration" name="TXCTSC" size="1" start="4">
        <Enum description="CTS input is sampled at the start of each character." name="START" start="0" />
        <Enum description="CTS input is sampled when the transmitter is idle." name="IDLE" start="0x1" />
      </BitField>
      <BitField description="Transmit CTS Source" name="TXCTSSRC" size="1" start="5">
        <Enum description="CTS input is the CTS_B pin." name="CTS" start="0" />
        <Enum description="CTS input is an internal connection to the receiver address match result." name="MATCH" start="0x1" />
      </BitField>
      <BitField description="Receive RTS Configuration" name="RTSWATER" size="2" start="8" />
      <BitField description="Transmitter narrow pulse" name="TNP" size="2" start="16">
        <Enum description="1/OSR." name="ONE_SAMPLE" start="0" />
        <Enum description="2/OSR." name="TWO_SAMPLE" start="0x1" />
        <Enum description="3/OSR." name="THREE_SAMPLE" start="0x2" />
        <Enum description="4/OSR." name="FOUR_SAMPLE" start="0x3" />
      </BitField>
      <BitField description="Infrared enable" name="IREN" size="1" start="18">
        <Enum description="IR disabled." name="DISABLED" start="0" />
        <Enum description="IR enabled." name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART FIFO Register" name="FIFO" reset_mask="0xFFFFFFFF" reset_value="0xC00011" size="4" start="+0x28">
      <BitField description="Receive FIFO Buffer Depth" name="RXFIFOSIZE" size="3" start="0">
        <Enum description="Receive FIFO/Buffer depth = 1 dataword." name="FIFO_1" start="0" />
        <Enum description="Receive FIFO/Buffer depth = 4 datawords." name="FIFO_4" start="0x1" />
        <Enum description="Receive FIFO/Buffer depth = 8 datawords." name="FIFO_8" start="0x2" />
        <Enum description="Receive FIFO/Buffer depth = 16 datawords." name="FIFO_16" start="0x3" />
        <Enum description="Receive FIFO/Buffer depth = 32 datawords." name="FIFO_32" start="0x4" />
        <Enum description="Receive FIFO/Buffer depth = 64 datawords." name="FIFO_64" start="0x5" />
        <Enum description="Receive FIFO/Buffer depth = 128 datawords." name="FIFO_128" start="0x6" />
        <Enum description="Receive FIFO/Buffer depth = 256 datawords." name="FIFO_256" start="0x7" />
      </BitField>
      <BitField description="Receive FIFO Enable" name="RXFE" size="1" start="3">
        <Enum description="Receive FIFO is not enabled. Buffer depth is 1." name="DISABLED" start="0" />
        <Enum description="Receive FIFO is enabled. Buffer depth is indicted by RXFIFOSIZE." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO Buffer Depth" name="TXFIFOSIZE" size="3" start="4">
        <Enum description="Transmit FIFO/Buffer depth = 1 dataword." name="FIFO_1" start="0" />
        <Enum description="Transmit FIFO/Buffer depth = 4 datawords." name="FIFO_4" start="0x1" />
        <Enum description="Transmit FIFO/Buffer depth = 8 datawords." name="FIFO_8" start="0x2" />
        <Enum description="Transmit FIFO/Buffer depth = 16 datawords." name="FIFO_16" start="0x3" />
        <Enum description="Transmit FIFO/Buffer depth = 32 datawords." name="FIFO_32" start="0x4" />
        <Enum description="Transmit FIFO/Buffer depth = 64 datawords." name="FIFO_64" start="0x5" />
        <Enum description="Transmit FIFO/Buffer depth = 128 datawords." name="FIFO_128" start="0x6" />
        <Enum description="Transmit FIFO/Buffer depth = 256 datawords" name="FIFO_256" start="0x7" />
      </BitField>
      <BitField description="Transmit FIFO Enable" name="TXFE" size="1" start="7">
        <Enum description="Transmit FIFO is not enabled. Buffer depth is 1." name="DISABLED" start="0" />
        <Enum description="Transmit FIFO is enabled. Buffer depth is indicated by TXFIFOSIZE." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive FIFO Underflow Interrupt Enable" name="RXUFE" size="1" start="8">
        <Enum description="RXUF flag does not generate an interrupt to the host." name="DISABLED" start="0" />
        <Enum description="RXUF flag generates an interrupt to the host." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO Overflow Interrupt Enable" name="TXOFE" size="1" start="9">
        <Enum description="TXOF flag does not generate an interrupt to the host." name="DISABLED" start="0" />
        <Enum description="TXOF flag generates an interrupt to the host." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receiver Idle Empty Enable" name="RXIDEN" size="3" start="10">
        <Enum description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." name="DISABLED" start="0" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." name="IDLE_1" start="0x1" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." name="IDLE_2" start="0x2" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." name="IDLE_4" start="0x3" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." name="IDLE_8" start="0x4" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." name="IDLE_16" start="0x5" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." name="IDLE_32" start="0x6" />
        <Enum description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." name="IDLE_64" start="0x7" />
      </BitField>
      <BitField description="Receive FIFO Flush" name="RXFLUSH" size="1" start="14">
        <Enum description="No flush operation occurs." name="NO_EFFECT" start="0" />
        <Enum description="All data in the receive FIFO/buffer is cleared out." name="RXFIFO_RST" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO Flush" name="TXFLUSH" size="1" start="15">
        <Enum description="No flush operation occurs." name="NO_EFFECT" start="0" />
        <Enum description="All data in the transmit FIFO is cleared out." name="TXFIFO_RST" start="0x1" />
      </BitField>
      <BitField description="Receiver FIFO Underflow Flag" name="RXUF" size="1" start="16">
        <Enum description="No receive FIFO underflow has occurred since the last time the flag was cleared." name="NO_UNDERFLOW" start="0" />
        <Enum description="At least one receive FIFO underflow has occurred since the last time the flag was cleared." name="UNDERFLOW" start="0x1" />
      </BitField>
      <BitField description="Transmitter FIFO Overflow Flag" name="TXOF" size="1" start="17">
        <Enum description="No transmit FIFO overflow has occurred since the last time the flag was cleared." name="NO_OVERFLOW" start="0" />
        <Enum description="At least one transmit FIFO overflow has occurred since the last time the flag was cleared." name="OVERFLOW" start="0x1" />
      </BitField>
      <BitField description="Receive FIFO/Buffer Empty" name="RXEMPT" size="1" start="22">
        <Enum description="Receive buffer is not empty." name="NOT_EMPTY" start="0" />
        <Enum description="Receive buffer is empty." name="EMPTY" start="0x1" />
      </BitField>
      <BitField description="Transmit FIFO/Buffer Empty" name="TXEMPT" size="1" start="23">
        <Enum description="Transmit buffer is not empty." name="NOT_EMPTY" start="0" />
        <Enum description="Transmit buffer is empty." name="EMPTY" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART Watermark Register" name="WATER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="Transmit Watermark" name="TXWATER" size="2" start="0" />
      <BitField description="Transmit Counter" name="TXCOUNT" size="3" start="8" />
      <BitField description="Receive Watermark" name="RXWATER" size="2" start="16" />
      <BitField description="Receive Counter" name="RXCOUNT" size="3" start="24" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="FLEXIO" name="FLEXIO1" start="0x401AC000">
    <Register access="ReadOnly" description="Version ID Register" name="VERID" reset_mask="0xFFFFFFFF" reset_value="0x1010001" size="4" start="+0x0">
      <BitField description="Feature Specification Number" name="FEATURE" size="16" start="0">
        <Enum description="Standard features implemented." name="standard" start="0" />
        <Enum description="Supports state, logic and parallel modes." name="state_logic_parallel" start="0x1" />
      </BitField>
      <BitField description="Minor Version Number" name="MINOR" size="8" start="16" />
      <BitField description="Major Version Number" name="MAJOR" size="8" start="24" />
    </Register>
    <Register access="ReadOnly" description="Parameter Register" name="PARAM" reset_mask="0xFFFFFFFF" reset_value="0x2200808" size="4" start="+0x4">
      <BitField description="Shifter Number" name="SHIFTER" size="8" start="0" />
      <BitField description="Timer Number" name="TIMER" size="8" start="8" />
      <BitField description="Pin Number" name="PIN" size="8" start="16" />
      <BitField description="Trigger Number" name="TRIGGER" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="FlexIO Control Register" name="CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="FlexIO Enable" name="FLEXEN" size="1" start="0">
        <Enum description="FlexIO module is disabled." name="disable" start="0" />
        <Enum description="FlexIO module is enabled." name="enable" start="0x1" />
      </BitField>
      <BitField description="Software Reset" name="SWRST" size="1" start="1">
        <Enum description="Software reset is disabled" name="disable" start="0" />
        <Enum description="Software reset is enabled, all FlexIO registers except the Control Register are reset." name="enable" start="0x1" />
      </BitField>
      <BitField description="Fast Access" name="FASTACC" size="1" start="2">
        <Enum description="Configures for normal register accesses to FlexIO" name="normal" start="0" />
        <Enum description="Configures for fast register accesses to FlexIO" name="fast" start="0x1" />
      </BitField>
      <BitField description="Debug Enable" name="DBGE" size="1" start="30">
        <Enum description="FlexIO is disabled in debug modes." name="disable" start="0" />
        <Enum description="FlexIO is enabled in debug modes" name="emable" start="0x1" />
      </BitField>
      <BitField description="Doze Enable" name="DOZEN" size="1" start="31">
        <Enum description="FlexIO enabled in Doze modes." name="enable" start="0" />
        <Enum description="FlexIO disabled in Doze modes." name="disable" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Pin State Register" name="PIN" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Pin Data Input" name="PDI" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Status Register" name="SHIFTSTAT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Shifter Status Flag" name="SSF" size="8" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Error Register" name="SHIFTERR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="Shifter Error Flags" name="SEF" size="8" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Status Register" name="TIMSTAT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Timer Status Flags" name="TSF" size="8" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Status Interrupt Enable" name="SHIFTSIEN" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Shifter Status Interrupt Enable" name="SSIE" size="8" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Error Interrupt Enable" name="SHIFTEIEN" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Shifter Error Interrupt Enable" name="SEIE" size="8" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Interrupt Enable Register" name="TIMIEN" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28">
      <BitField description="Timer Status Interrupt Enable" name="TEIE" size="8" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Status DMA Enable" name="SHIFTSDEN" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x30">
      <BitField description="Shifter Status DMA Enable" name="SSDE" size="8" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter State Register" name="SHIFTSTATE" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="Current State Pointer" name="STATE" size="3" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Control N Register" name="SHIFTCTL[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x80">
      <BitField description="Shifter Mode" name="SMOD" size="3" start="0">
        <Enum description="Disabled." name="disable" start="0" />
        <Enum description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." name="receive" start="0x1" />
        <Enum description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." name="transmit" start="0x2" />
        <Enum description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." name="matchstore" start="0x4" />
        <Enum description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." name="matchcont" start="0x5" />
        <Enum description="State mode. SHIFTBUF contents are used for storing programmable state attributes." name="state" start="0x6" />
        <Enum description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." name="logic" start="0x7" />
      </BitField>
      <BitField description="Shifter Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Shifter Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Shifter Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Shifter pin output disabled" name="disable" start="0" />
        <Enum description="Shifter pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Shifter pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Shifter pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Timer Polarity" name="TIMPOL" size="1" start="23">
        <Enum description="Shift on posedge of Shift clock" name="posedge" start="0" />
        <Enum description="Shift on negedge of Shift clock" name="negedge" start="0x1" />
      </BitField>
      <BitField description="Timer Select" name="TIMSEL" size="3" start="24" />
    </Register>
    <Register access="Read/Write" description="Shifter Control N Register" name="SHIFTCTL[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x84">
      <BitField description="Shifter Mode" name="SMOD" size="3" start="0">
        <Enum description="Disabled." name="disable" start="0" />
        <Enum description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." name="receive" start="0x1" />
        <Enum description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." name="transmit" start="0x2" />
        <Enum description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." name="matchstore" start="0x4" />
        <Enum description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." name="matchcont" start="0x5" />
        <Enum description="State mode. SHIFTBUF contents are used for storing programmable state attributes." name="state" start="0x6" />
        <Enum description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." name="logic" start="0x7" />
      </BitField>
      <BitField description="Shifter Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Shifter Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Shifter Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Shifter pin output disabled" name="disable" start="0" />
        <Enum description="Shifter pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Shifter pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Shifter pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Timer Polarity" name="TIMPOL" size="1" start="23">
        <Enum description="Shift on posedge of Shift clock" name="posedge" start="0" />
        <Enum description="Shift on negedge of Shift clock" name="negedge" start="0x1" />
      </BitField>
      <BitField description="Timer Select" name="TIMSEL" size="3" start="24" />
    </Register>
    <Register access="Read/Write" description="Shifter Control N Register" name="SHIFTCTL[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x88">
      <BitField description="Shifter Mode" name="SMOD" size="3" start="0">
        <Enum description="Disabled." name="disable" start="0" />
        <Enum description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." name="receive" start="0x1" />
        <Enum description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." name="transmit" start="0x2" />
        <Enum description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." name="matchstore" start="0x4" />
        <Enum description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." name="matchcont" start="0x5" />
        <Enum description="State mode. SHIFTBUF contents are used for storing programmable state attributes." name="state" start="0x6" />
        <Enum description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." name="logic" start="0x7" />
      </BitField>
      <BitField description="Shifter Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Shifter Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Shifter Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Shifter pin output disabled" name="disable" start="0" />
        <Enum description="Shifter pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Shifter pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Shifter pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Timer Polarity" name="TIMPOL" size="1" start="23">
        <Enum description="Shift on posedge of Shift clock" name="posedge" start="0" />
        <Enum description="Shift on negedge of Shift clock" name="negedge" start="0x1" />
      </BitField>
      <BitField description="Timer Select" name="TIMSEL" size="3" start="24" />
    </Register>
    <Register access="Read/Write" description="Shifter Control N Register" name="SHIFTCTL[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8C">
      <BitField description="Shifter Mode" name="SMOD" size="3" start="0">
        <Enum description="Disabled." name="disable" start="0" />
        <Enum description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." name="receive" start="0x1" />
        <Enum description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." name="transmit" start="0x2" />
        <Enum description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." name="matchstore" start="0x4" />
        <Enum description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." name="matchcont" start="0x5" />
        <Enum description="State mode. SHIFTBUF contents are used for storing programmable state attributes." name="state" start="0x6" />
        <Enum description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." name="logic" start="0x7" />
      </BitField>
      <BitField description="Shifter Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Shifter Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Shifter Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Shifter pin output disabled" name="disable" start="0" />
        <Enum description="Shifter pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Shifter pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Shifter pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Timer Polarity" name="TIMPOL" size="1" start="23">
        <Enum description="Shift on posedge of Shift clock" name="posedge" start="0" />
        <Enum description="Shift on negedge of Shift clock" name="negedge" start="0x1" />
      </BitField>
      <BitField description="Timer Select" name="TIMSEL" size="3" start="24" />
    </Register>
    <Register access="Read/Write" description="Shifter Control N Register" name="SHIFTCTL[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x90">
      <BitField description="Shifter Mode" name="SMOD" size="3" start="0">
        <Enum description="Disabled." name="disable" start="0" />
        <Enum description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." name="receive" start="0x1" />
        <Enum description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." name="transmit" start="0x2" />
        <Enum description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." name="matchstore" start="0x4" />
        <Enum description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." name="matchcont" start="0x5" />
        <Enum description="State mode. SHIFTBUF contents are used for storing programmable state attributes." name="state" start="0x6" />
        <Enum description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." name="logic" start="0x7" />
      </BitField>
      <BitField description="Shifter Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Shifter Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Shifter Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Shifter pin output disabled" name="disable" start="0" />
        <Enum description="Shifter pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Shifter pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Shifter pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Timer Polarity" name="TIMPOL" size="1" start="23">
        <Enum description="Shift on posedge of Shift clock" name="posedge" start="0" />
        <Enum description="Shift on negedge of Shift clock" name="negedge" start="0x1" />
      </BitField>
      <BitField description="Timer Select" name="TIMSEL" size="3" start="24" />
    </Register>
    <Register access="Read/Write" description="Shifter Control N Register" name="SHIFTCTL[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x94">
      <BitField description="Shifter Mode" name="SMOD" size="3" start="0">
        <Enum description="Disabled." name="disable" start="0" />
        <Enum description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." name="receive" start="0x1" />
        <Enum description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." name="transmit" start="0x2" />
        <Enum description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." name="matchstore" start="0x4" />
        <Enum description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." name="matchcont" start="0x5" />
        <Enum description="State mode. SHIFTBUF contents are used for storing programmable state attributes." name="state" start="0x6" />
        <Enum description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." name="logic" start="0x7" />
      </BitField>
      <BitField description="Shifter Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Shifter Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Shifter Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Shifter pin output disabled" name="disable" start="0" />
        <Enum description="Shifter pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Shifter pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Shifter pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Timer Polarity" name="TIMPOL" size="1" start="23">
        <Enum description="Shift on posedge of Shift clock" name="posedge" start="0" />
        <Enum description="Shift on negedge of Shift clock" name="negedge" start="0x1" />
      </BitField>
      <BitField description="Timer Select" name="TIMSEL" size="3" start="24" />
    </Register>
    <Register access="Read/Write" description="Shifter Control N Register" name="SHIFTCTL[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x98">
      <BitField description="Shifter Mode" name="SMOD" size="3" start="0">
        <Enum description="Disabled." name="disable" start="0" />
        <Enum description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." name="receive" start="0x1" />
        <Enum description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." name="transmit" start="0x2" />
        <Enum description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." name="matchstore" start="0x4" />
        <Enum description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." name="matchcont" start="0x5" />
        <Enum description="State mode. SHIFTBUF contents are used for storing programmable state attributes." name="state" start="0x6" />
        <Enum description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." name="logic" start="0x7" />
      </BitField>
      <BitField description="Shifter Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Shifter Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Shifter Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Shifter pin output disabled" name="disable" start="0" />
        <Enum description="Shifter pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Shifter pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Shifter pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Timer Polarity" name="TIMPOL" size="1" start="23">
        <Enum description="Shift on posedge of Shift clock" name="posedge" start="0" />
        <Enum description="Shift on negedge of Shift clock" name="negedge" start="0x1" />
      </BitField>
      <BitField description="Timer Select" name="TIMSEL" size="3" start="24" />
    </Register>
    <Register access="Read/Write" description="Shifter Control N Register" name="SHIFTCTL[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x9C">
      <BitField description="Shifter Mode" name="SMOD" size="3" start="0">
        <Enum description="Disabled." name="disable" start="0" />
        <Enum description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." name="receive" start="0x1" />
        <Enum description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." name="transmit" start="0x2" />
        <Enum description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." name="matchstore" start="0x4" />
        <Enum description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." name="matchcont" start="0x5" />
        <Enum description="State mode. SHIFTBUF contents are used for storing programmable state attributes." name="state" start="0x6" />
        <Enum description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." name="logic" start="0x7" />
      </BitField>
      <BitField description="Shifter Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Shifter Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Shifter Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Shifter pin output disabled" name="disable" start="0" />
        <Enum description="Shifter pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Shifter pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Shifter pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Timer Polarity" name="TIMPOL" size="1" start="23">
        <Enum description="Shift on posedge of Shift clock" name="posedge" start="0" />
        <Enum description="Shift on negedge of Shift clock" name="negedge" start="0x1" />
      </BitField>
      <BitField description="Timer Select" name="TIMSEL" size="3" start="24" />
    </Register>
    <Register access="Read/Write" description="Shifter Configuration N Register" name="SHIFTCFG[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x100">
      <BitField description="Shifter Start bit" name="SSTART" size="2" start="0">
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" name="value00" start="0" />
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" name="value01" start="0x1" />
        <Enum description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Shifter Stop bit" name="SSTOP" size="2" start="4">
        <Enum description="Stop bit disabled for transmitter/receiver/match store" name="value00" start="0" />
        <Enum description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Input Source" name="INSRC" size="1" start="8">
        <Enum description="Pin" name="pin" start="0" />
        <Enum description="Shifter N+1 Output" name="shifter_nplus1" start="0x1" />
      </BitField>
      <BitField description="Parallel Width" name="PWIDTH" size="5" start="16" />
    </Register>
    <Register access="Read/Write" description="Shifter Configuration N Register" name="SHIFTCFG[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x104">
      <BitField description="Shifter Start bit" name="SSTART" size="2" start="0">
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" name="value00" start="0" />
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" name="value01" start="0x1" />
        <Enum description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Shifter Stop bit" name="SSTOP" size="2" start="4">
        <Enum description="Stop bit disabled for transmitter/receiver/match store" name="value00" start="0" />
        <Enum description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Input Source" name="INSRC" size="1" start="8">
        <Enum description="Pin" name="pin" start="0" />
        <Enum description="Shifter N+1 Output" name="shifter_nplus1" start="0x1" />
      </BitField>
      <BitField description="Parallel Width" name="PWIDTH" size="5" start="16" />
    </Register>
    <Register access="Read/Write" description="Shifter Configuration N Register" name="SHIFTCFG[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x108">
      <BitField description="Shifter Start bit" name="SSTART" size="2" start="0">
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" name="value00" start="0" />
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" name="value01" start="0x1" />
        <Enum description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Shifter Stop bit" name="SSTOP" size="2" start="4">
        <Enum description="Stop bit disabled for transmitter/receiver/match store" name="value00" start="0" />
        <Enum description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Input Source" name="INSRC" size="1" start="8">
        <Enum description="Pin" name="pin" start="0" />
        <Enum description="Shifter N+1 Output" name="shifter_nplus1" start="0x1" />
      </BitField>
      <BitField description="Parallel Width" name="PWIDTH" size="5" start="16" />
    </Register>
    <Register access="Read/Write" description="Shifter Configuration N Register" name="SHIFTCFG[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10C">
      <BitField description="Shifter Start bit" name="SSTART" size="2" start="0">
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" name="value00" start="0" />
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" name="value01" start="0x1" />
        <Enum description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Shifter Stop bit" name="SSTOP" size="2" start="4">
        <Enum description="Stop bit disabled for transmitter/receiver/match store" name="value00" start="0" />
        <Enum description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Input Source" name="INSRC" size="1" start="8">
        <Enum description="Pin" name="pin" start="0" />
        <Enum description="Shifter N+1 Output" name="shifter_nplus1" start="0x1" />
      </BitField>
      <BitField description="Parallel Width" name="PWIDTH" size="5" start="16" />
    </Register>
    <Register access="Read/Write" description="Shifter Configuration N Register" name="SHIFTCFG[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x110">
      <BitField description="Shifter Start bit" name="SSTART" size="2" start="0">
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" name="value00" start="0" />
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" name="value01" start="0x1" />
        <Enum description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Shifter Stop bit" name="SSTOP" size="2" start="4">
        <Enum description="Stop bit disabled for transmitter/receiver/match store" name="value00" start="0" />
        <Enum description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Input Source" name="INSRC" size="1" start="8">
        <Enum description="Pin" name="pin" start="0" />
        <Enum description="Shifter N+1 Output" name="shifter_nplus1" start="0x1" />
      </BitField>
      <BitField description="Parallel Width" name="PWIDTH" size="5" start="16" />
    </Register>
    <Register access="Read/Write" description="Shifter Configuration N Register" name="SHIFTCFG[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x114">
      <BitField description="Shifter Start bit" name="SSTART" size="2" start="0">
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" name="value00" start="0" />
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" name="value01" start="0x1" />
        <Enum description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Shifter Stop bit" name="SSTOP" size="2" start="4">
        <Enum description="Stop bit disabled for transmitter/receiver/match store" name="value00" start="0" />
        <Enum description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Input Source" name="INSRC" size="1" start="8">
        <Enum description="Pin" name="pin" start="0" />
        <Enum description="Shifter N+1 Output" name="shifter_nplus1" start="0x1" />
      </BitField>
      <BitField description="Parallel Width" name="PWIDTH" size="5" start="16" />
    </Register>
    <Register access="Read/Write" description="Shifter Configuration N Register" name="SHIFTCFG[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x118">
      <BitField description="Shifter Start bit" name="SSTART" size="2" start="0">
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" name="value00" start="0" />
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" name="value01" start="0x1" />
        <Enum description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Shifter Stop bit" name="SSTOP" size="2" start="4">
        <Enum description="Stop bit disabled for transmitter/receiver/match store" name="value00" start="0" />
        <Enum description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Input Source" name="INSRC" size="1" start="8">
        <Enum description="Pin" name="pin" start="0" />
        <Enum description="Shifter N+1 Output" name="shifter_nplus1" start="0x1" />
      </BitField>
      <BitField description="Parallel Width" name="PWIDTH" size="5" start="16" />
    </Register>
    <Register access="Read/Write" description="Shifter Configuration N Register" name="SHIFTCFG[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x11C">
      <BitField description="Shifter Start bit" name="SSTART" size="2" start="0">
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" name="value00" start="0" />
        <Enum description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" name="value01" start="0x1" />
        <Enum description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Shifter Stop bit" name="SSTOP" size="2" start="4">
        <Enum description="Stop bit disabled for transmitter/receiver/match store" name="value00" start="0" />
        <Enum description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" name="value10" start="0x2" />
        <Enum description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" name="value11" start="0x3" />
      </BitField>
      <BitField description="Input Source" name="INSRC" size="1" start="8">
        <Enum description="Pin" name="pin" start="0" />
        <Enum description="Shifter N+1 Output" name="shifter_nplus1" start="0x1" />
      </BitField>
      <BitField description="Parallel Width" name="PWIDTH" size="5" start="16" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Register" name="SHIFTBUF[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x200">
      <BitField description="Shift Buffer" name="SHIFTBUF" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Register" name="SHIFTBUF[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x204">
      <BitField description="Shift Buffer" name="SHIFTBUF" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Register" name="SHIFTBUF[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x208">
      <BitField description="Shift Buffer" name="SHIFTBUF" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Register" name="SHIFTBUF[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20C">
      <BitField description="Shift Buffer" name="SHIFTBUF" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Register" name="SHIFTBUF[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x210">
      <BitField description="Shift Buffer" name="SHIFTBUF" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Register" name="SHIFTBUF[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x214">
      <BitField description="Shift Buffer" name="SHIFTBUF" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Register" name="SHIFTBUF[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x218">
      <BitField description="Shift Buffer" name="SHIFTBUF" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Register" name="SHIFTBUF[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x21C">
      <BitField description="Shift Buffer" name="SHIFTBUF" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Swapped Register" name="SHIFTBUFBIS[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x280">
      <BitField description="Shift Buffer" name="SHIFTBUFBIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Swapped Register" name="SHIFTBUFBIS[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x284">
      <BitField description="Shift Buffer" name="SHIFTBUFBIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Swapped Register" name="SHIFTBUFBIS[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x288">
      <BitField description="Shift Buffer" name="SHIFTBUFBIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Swapped Register" name="SHIFTBUFBIS[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28C">
      <BitField description="Shift Buffer" name="SHIFTBUFBIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Swapped Register" name="SHIFTBUFBIS[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x290">
      <BitField description="Shift Buffer" name="SHIFTBUFBIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Swapped Register" name="SHIFTBUFBIS[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x294">
      <BitField description="Shift Buffer" name="SHIFTBUFBIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Swapped Register" name="SHIFTBUFBIS[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x298">
      <BitField description="Shift Buffer" name="SHIFTBUFBIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Swapped Register" name="SHIFTBUFBIS[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x29C">
      <BitField description="Shift Buffer" name="SHIFTBUFBIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Byte Swapped Register" name="SHIFTBUFBYS[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x300">
      <BitField description="Shift Buffer" name="SHIFTBUFBYS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Byte Swapped Register" name="SHIFTBUFBYS[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x304">
      <BitField description="Shift Buffer" name="SHIFTBUFBYS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Byte Swapped Register" name="SHIFTBUFBYS[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x308">
      <BitField description="Shift Buffer" name="SHIFTBUFBYS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Byte Swapped Register" name="SHIFTBUFBYS[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x30C">
      <BitField description="Shift Buffer" name="SHIFTBUFBYS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Byte Swapped Register" name="SHIFTBUFBYS[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x310">
      <BitField description="Shift Buffer" name="SHIFTBUFBYS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Byte Swapped Register" name="SHIFTBUFBYS[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x314">
      <BitField description="Shift Buffer" name="SHIFTBUFBYS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Byte Swapped Register" name="SHIFTBUFBYS[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x318">
      <BitField description="Shift Buffer" name="SHIFTBUFBYS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Byte Swapped Register" name="SHIFTBUFBYS[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x31C">
      <BitField description="Shift Buffer" name="SHIFTBUFBYS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" name="SHIFTBUFBBS[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x380">
      <BitField description="Shift Buffer" name="SHIFTBUFBBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" name="SHIFTBUFBBS[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x384">
      <BitField description="Shift Buffer" name="SHIFTBUFBBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" name="SHIFTBUFBBS[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x388">
      <BitField description="Shift Buffer" name="SHIFTBUFBBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" name="SHIFTBUFBBS[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x38C">
      <BitField description="Shift Buffer" name="SHIFTBUFBBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" name="SHIFTBUFBBS[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x390">
      <BitField description="Shift Buffer" name="SHIFTBUFBBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" name="SHIFTBUFBBS[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x394">
      <BitField description="Shift Buffer" name="SHIFTBUFBBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" name="SHIFTBUFBBS[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x398">
      <BitField description="Shift Buffer" name="SHIFTBUFBBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" name="SHIFTBUFBBS[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x39C">
      <BitField description="Shift Buffer" name="SHIFTBUFBBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Control N Register" name="TIMCTL[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x400">
      <BitField description="Timer Mode" name="TIMOD" size="2" start="0">
        <Enum description="Timer Disabled." name="disable" start="0" />
        <Enum description="Dual 8-bit counters baud mode." name="dual8bit_baud" start="0x1" />
        <Enum description="Dual 8-bit counters PWM high mode." name="dual8bit_pwm_h" start="0x2" />
        <Enum description="Single 16-bit counter mode." name="single16bit" start="0x3" />
      </BitField>
      <BitField description="Timer Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Timer Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Timer Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Timer pin output disabled" name="outdisable" start="0" />
        <Enum description="Timer pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Timer pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Timer pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Trigger Source" name="TRGSRC" size="1" start="22">
        <Enum description="External trigger selected" name="ext_trig" start="0" />
        <Enum description="Internal trigger selected" name="internal_trig" start="0x1" />
      </BitField>
      <BitField description="Trigger Polarity" name="TRGPOL" size="1" start="23">
        <Enum description="Trigger active high" name="active_high" start="0" />
        <Enum description="Trigger active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Trigger Select" name="TRGSEL" size="6" start="24" />
    </Register>
    <Register access="Read/Write" description="Timer Control N Register" name="TIMCTL[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x404">
      <BitField description="Timer Mode" name="TIMOD" size="2" start="0">
        <Enum description="Timer Disabled." name="disable" start="0" />
        <Enum description="Dual 8-bit counters baud mode." name="dual8bit_baud" start="0x1" />
        <Enum description="Dual 8-bit counters PWM high mode." name="dual8bit_pwm_h" start="0x2" />
        <Enum description="Single 16-bit counter mode." name="single16bit" start="0x3" />
      </BitField>
      <BitField description="Timer Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Timer Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Timer Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Timer pin output disabled" name="outdisable" start="0" />
        <Enum description="Timer pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Timer pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Timer pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Trigger Source" name="TRGSRC" size="1" start="22">
        <Enum description="External trigger selected" name="ext_trig" start="0" />
        <Enum description="Internal trigger selected" name="internal_trig" start="0x1" />
      </BitField>
      <BitField description="Trigger Polarity" name="TRGPOL" size="1" start="23">
        <Enum description="Trigger active high" name="active_high" start="0" />
        <Enum description="Trigger active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Trigger Select" name="TRGSEL" size="6" start="24" />
    </Register>
    <Register access="Read/Write" description="Timer Control N Register" name="TIMCTL[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x408">
      <BitField description="Timer Mode" name="TIMOD" size="2" start="0">
        <Enum description="Timer Disabled." name="disable" start="0" />
        <Enum description="Dual 8-bit counters baud mode." name="dual8bit_baud" start="0x1" />
        <Enum description="Dual 8-bit counters PWM high mode." name="dual8bit_pwm_h" start="0x2" />
        <Enum description="Single 16-bit counter mode." name="single16bit" start="0x3" />
      </BitField>
      <BitField description="Timer Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Timer Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Timer Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Timer pin output disabled" name="outdisable" start="0" />
        <Enum description="Timer pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Timer pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Timer pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Trigger Source" name="TRGSRC" size="1" start="22">
        <Enum description="External trigger selected" name="ext_trig" start="0" />
        <Enum description="Internal trigger selected" name="internal_trig" start="0x1" />
      </BitField>
      <BitField description="Trigger Polarity" name="TRGPOL" size="1" start="23">
        <Enum description="Trigger active high" name="active_high" start="0" />
        <Enum description="Trigger active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Trigger Select" name="TRGSEL" size="6" start="24" />
    </Register>
    <Register access="Read/Write" description="Timer Control N Register" name="TIMCTL[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40C">
      <BitField description="Timer Mode" name="TIMOD" size="2" start="0">
        <Enum description="Timer Disabled." name="disable" start="0" />
        <Enum description="Dual 8-bit counters baud mode." name="dual8bit_baud" start="0x1" />
        <Enum description="Dual 8-bit counters PWM high mode." name="dual8bit_pwm_h" start="0x2" />
        <Enum description="Single 16-bit counter mode." name="single16bit" start="0x3" />
      </BitField>
      <BitField description="Timer Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Timer Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Timer Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Timer pin output disabled" name="outdisable" start="0" />
        <Enum description="Timer pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Timer pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Timer pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Trigger Source" name="TRGSRC" size="1" start="22">
        <Enum description="External trigger selected" name="ext_trig" start="0" />
        <Enum description="Internal trigger selected" name="internal_trig" start="0x1" />
      </BitField>
      <BitField description="Trigger Polarity" name="TRGPOL" size="1" start="23">
        <Enum description="Trigger active high" name="active_high" start="0" />
        <Enum description="Trigger active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Trigger Select" name="TRGSEL" size="6" start="24" />
    </Register>
    <Register access="Read/Write" description="Timer Control N Register" name="TIMCTL[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x410">
      <BitField description="Timer Mode" name="TIMOD" size="2" start="0">
        <Enum description="Timer Disabled." name="disable" start="0" />
        <Enum description="Dual 8-bit counters baud mode." name="dual8bit_baud" start="0x1" />
        <Enum description="Dual 8-bit counters PWM high mode." name="dual8bit_pwm_h" start="0x2" />
        <Enum description="Single 16-bit counter mode." name="single16bit" start="0x3" />
      </BitField>
      <BitField description="Timer Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Timer Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Timer Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Timer pin output disabled" name="outdisable" start="0" />
        <Enum description="Timer pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Timer pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Timer pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Trigger Source" name="TRGSRC" size="1" start="22">
        <Enum description="External trigger selected" name="ext_trig" start="0" />
        <Enum description="Internal trigger selected" name="internal_trig" start="0x1" />
      </BitField>
      <BitField description="Trigger Polarity" name="TRGPOL" size="1" start="23">
        <Enum description="Trigger active high" name="active_high" start="0" />
        <Enum description="Trigger active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Trigger Select" name="TRGSEL" size="6" start="24" />
    </Register>
    <Register access="Read/Write" description="Timer Control N Register" name="TIMCTL[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x414">
      <BitField description="Timer Mode" name="TIMOD" size="2" start="0">
        <Enum description="Timer Disabled." name="disable" start="0" />
        <Enum description="Dual 8-bit counters baud mode." name="dual8bit_baud" start="0x1" />
        <Enum description="Dual 8-bit counters PWM high mode." name="dual8bit_pwm_h" start="0x2" />
        <Enum description="Single 16-bit counter mode." name="single16bit" start="0x3" />
      </BitField>
      <BitField description="Timer Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Timer Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Timer Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Timer pin output disabled" name="outdisable" start="0" />
        <Enum description="Timer pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Timer pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Timer pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Trigger Source" name="TRGSRC" size="1" start="22">
        <Enum description="External trigger selected" name="ext_trig" start="0" />
        <Enum description="Internal trigger selected" name="internal_trig" start="0x1" />
      </BitField>
      <BitField description="Trigger Polarity" name="TRGPOL" size="1" start="23">
        <Enum description="Trigger active high" name="active_high" start="0" />
        <Enum description="Trigger active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Trigger Select" name="TRGSEL" size="6" start="24" />
    </Register>
    <Register access="Read/Write" description="Timer Control N Register" name="TIMCTL[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x418">
      <BitField description="Timer Mode" name="TIMOD" size="2" start="0">
        <Enum description="Timer Disabled." name="disable" start="0" />
        <Enum description="Dual 8-bit counters baud mode." name="dual8bit_baud" start="0x1" />
        <Enum description="Dual 8-bit counters PWM high mode." name="dual8bit_pwm_h" start="0x2" />
        <Enum description="Single 16-bit counter mode." name="single16bit" start="0x3" />
      </BitField>
      <BitField description="Timer Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Timer Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Timer Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Timer pin output disabled" name="outdisable" start="0" />
        <Enum description="Timer pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Timer pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Timer pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Trigger Source" name="TRGSRC" size="1" start="22">
        <Enum description="External trigger selected" name="ext_trig" start="0" />
        <Enum description="Internal trigger selected" name="internal_trig" start="0x1" />
      </BitField>
      <BitField description="Trigger Polarity" name="TRGPOL" size="1" start="23">
        <Enum description="Trigger active high" name="active_high" start="0" />
        <Enum description="Trigger active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Trigger Select" name="TRGSEL" size="6" start="24" />
    </Register>
    <Register access="Read/Write" description="Timer Control N Register" name="TIMCTL[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x41C">
      <BitField description="Timer Mode" name="TIMOD" size="2" start="0">
        <Enum description="Timer Disabled." name="disable" start="0" />
        <Enum description="Dual 8-bit counters baud mode." name="dual8bit_baud" start="0x1" />
        <Enum description="Dual 8-bit counters PWM high mode." name="dual8bit_pwm_h" start="0x2" />
        <Enum description="Single 16-bit counter mode." name="single16bit" start="0x3" />
      </BitField>
      <BitField description="Timer Pin Polarity" name="PINPOL" size="1" start="7">
        <Enum description="Pin is active high" name="active_high" start="0" />
        <Enum description="Pin is active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Timer Pin Select" name="PINSEL" size="5" start="8" />
      <BitField description="Timer Pin Configuration" name="PINCFG" size="2" start="16">
        <Enum description="Timer pin output disabled" name="outdisable" start="0" />
        <Enum description="Timer pin open drain or bidirectional output enable" name="opend_bidirouten" start="0x1" />
        <Enum description="Timer pin bidirectional output data" name="bidir_outdata" start="0x2" />
        <Enum description="Timer pin output" name="output" start="0x3" />
      </BitField>
      <BitField description="Trigger Source" name="TRGSRC" size="1" start="22">
        <Enum description="External trigger selected" name="ext_trig" start="0" />
        <Enum description="Internal trigger selected" name="internal_trig" start="0x1" />
      </BitField>
      <BitField description="Trigger Polarity" name="TRGPOL" size="1" start="23">
        <Enum description="Trigger active high" name="active_high" start="0" />
        <Enum description="Trigger active low" name="active_low" start="0x1" />
      </BitField>
      <BitField description="Trigger Select" name="TRGSEL" size="6" start="24" />
    </Register>
    <Register access="Read/Write" description="Timer Configuration N Register" name="TIMCFG[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x480">
      <BitField description="Timer Start Bit" name="TSTART" size="1" start="1">
        <Enum description="Start bit disabled" name="disable" start="0" />
        <Enum description="Start bit enabled" name="enable" start="0x1" />
      </BitField>
      <BitField description="Timer Stop Bit" name="TSTOP" size="2" start="4">
        <Enum description="Stop bit disabled" name="stop_disable" start="0" />
        <Enum description="Stop bit is enabled on timer compare" name="enable_tmrcmp" start="0x1" />
        <Enum description="Stop bit is enabled on timer disable" name="enable_tmrdisable" start="0x2" />
        <Enum description="Stop bit is enabled on timer compare and timer disable" name="enable_tmr_cmp_dis" start="0x3" />
      </BitField>
      <BitField description="Timer Enable" name="TIMENA" size="3" start="8">
        <Enum description="Timer always enabled" name="enable" start="0" />
        <Enum description="Timer enabled on Timer N-1 enable" name="tmr_nminus1_en" start="0x1" />
        <Enum description="Timer enabled on Trigger high" name="tmr_trighi_en" start="0x2" />
        <Enum description="Timer enabled on Trigger high and Pin high" name="tmr_trig_pin_hi_en" start="0x3" />
        <Enum description="Timer enabled on Pin rising edge" name="tmr_pinrise_en" start="0x4" />
        <Enum description="Timer enabled on Pin rising edge and Trigger high" name="tmr_pinrise_trighi_en" start="0x5" />
        <Enum description="Timer enabled on Trigger rising edge" name="tmr_trigrise_en" start="0x6" />
        <Enum description="Timer enabled on Trigger rising or falling edge" name="tmr_trigedge_en" start="0x7" />
      </BitField>
      <BitField description="Timer Disable" name="TIMDIS" size="3" start="12">
        <Enum description="Timer never disabled" name="never" start="0" />
        <Enum description="Timer disabled on Timer N-1 disable" name="tmr_nminus1" start="0x1" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement)" name="tmr_cmp" start="0x2" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" name="tmr_cmp_triglow" start="0x3" />
        <Enum description="Timer disabled on Pin rising or falling edge" name="pin_edge" start="0x4" />
        <Enum description="Timer disabled on Pin rising or falling edge provided Trigger is high" name="pin_edge_trighi" start="0x5" />
        <Enum description="Timer disabled on Trigger falling edge" name="trig_falledge" start="0x6" />
      </BitField>
      <BitField description="Timer Reset" name="TIMRST" size="3" start="16">
        <Enum description="Timer never reset" name="never" start="0" />
        <Enum description="Timer reset on Timer Pin equal to Timer Output" name="pin_eq_tmr_out" start="0x2" />
        <Enum description="Timer reset on Timer Trigger equal to Timer Output" name="trig_eq_tmr_out" start="0x3" />
        <Enum description="Timer reset on Timer Pin rising edge" name="pin_rise_edge" start="0x4" />
        <Enum description="Timer reset on Trigger rising edge" name="trig_rise_edge" start="0x6" />
        <Enum description="Timer reset on Trigger rising or falling edge" name="trig_edge" start="0x7" />
      </BitField>
      <BitField description="Timer Decrement" name="TIMDEC" size="2" start="20">
        <Enum description="Decrement counter on FlexIO clock, Shift clock equals Timer output." name="flexio_clk_shiftclk_tmr_out" start="0" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." name="trig_edge_shiftclk_tmr_out" start="0x1" />
        <Enum description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." name="pin_edge_shiftclk_tmr_out" start="0x2" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." name="trig_edge_shiftclk_trig_in" start="0x3" />
      </BitField>
      <BitField description="Timer Output" name="TIMOUT" size="2" start="24">
        <Enum description="Timer output is logic one when enabled and is not affected by timer reset" name="one" start="0" />
        <Enum description="Timer output is logic zero when enabled and is not affected by timer reset" name="zero" start="0x1" />
        <Enum description="Timer output is logic one when enabled and on timer reset" name="one_tmrreset" start="0x2" />
        <Enum description="Timer output is logic zero when enabled and on timer reset" name="zero_tmrreset" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Configuration N Register" name="TIMCFG[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x484">
      <BitField description="Timer Start Bit" name="TSTART" size="1" start="1">
        <Enum description="Start bit disabled" name="disable" start="0" />
        <Enum description="Start bit enabled" name="enable" start="0x1" />
      </BitField>
      <BitField description="Timer Stop Bit" name="TSTOP" size="2" start="4">
        <Enum description="Stop bit disabled" name="stop_disable" start="0" />
        <Enum description="Stop bit is enabled on timer compare" name="enable_tmrcmp" start="0x1" />
        <Enum description="Stop bit is enabled on timer disable" name="enable_tmrdisable" start="0x2" />
        <Enum description="Stop bit is enabled on timer compare and timer disable" name="enable_tmr_cmp_dis" start="0x3" />
      </BitField>
      <BitField description="Timer Enable" name="TIMENA" size="3" start="8">
        <Enum description="Timer always enabled" name="enable" start="0" />
        <Enum description="Timer enabled on Timer N-1 enable" name="tmr_nminus1_en" start="0x1" />
        <Enum description="Timer enabled on Trigger high" name="tmr_trighi_en" start="0x2" />
        <Enum description="Timer enabled on Trigger high and Pin high" name="tmr_trig_pin_hi_en" start="0x3" />
        <Enum description="Timer enabled on Pin rising edge" name="tmr_pinrise_en" start="0x4" />
        <Enum description="Timer enabled on Pin rising edge and Trigger high" name="tmr_pinrise_trighi_en" start="0x5" />
        <Enum description="Timer enabled on Trigger rising edge" name="tmr_trigrise_en" start="0x6" />
        <Enum description="Timer enabled on Trigger rising or falling edge" name="tmr_trigedge_en" start="0x7" />
      </BitField>
      <BitField description="Timer Disable" name="TIMDIS" size="3" start="12">
        <Enum description="Timer never disabled" name="never" start="0" />
        <Enum description="Timer disabled on Timer N-1 disable" name="tmr_nminus1" start="0x1" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement)" name="tmr_cmp" start="0x2" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" name="tmr_cmp_triglow" start="0x3" />
        <Enum description="Timer disabled on Pin rising or falling edge" name="pin_edge" start="0x4" />
        <Enum description="Timer disabled on Pin rising or falling edge provided Trigger is high" name="pin_edge_trighi" start="0x5" />
        <Enum description="Timer disabled on Trigger falling edge" name="trig_falledge" start="0x6" />
      </BitField>
      <BitField description="Timer Reset" name="TIMRST" size="3" start="16">
        <Enum description="Timer never reset" name="never" start="0" />
        <Enum description="Timer reset on Timer Pin equal to Timer Output" name="pin_eq_tmr_out" start="0x2" />
        <Enum description="Timer reset on Timer Trigger equal to Timer Output" name="trig_eq_tmr_out" start="0x3" />
        <Enum description="Timer reset on Timer Pin rising edge" name="pin_rise_edge" start="0x4" />
        <Enum description="Timer reset on Trigger rising edge" name="trig_rise_edge" start="0x6" />
        <Enum description="Timer reset on Trigger rising or falling edge" name="trig_edge" start="0x7" />
      </BitField>
      <BitField description="Timer Decrement" name="TIMDEC" size="2" start="20">
        <Enum description="Decrement counter on FlexIO clock, Shift clock equals Timer output." name="flexio_clk_shiftclk_tmr_out" start="0" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." name="trig_edge_shiftclk_tmr_out" start="0x1" />
        <Enum description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." name="pin_edge_shiftclk_tmr_out" start="0x2" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." name="trig_edge_shiftclk_trig_in" start="0x3" />
      </BitField>
      <BitField description="Timer Output" name="TIMOUT" size="2" start="24">
        <Enum description="Timer output is logic one when enabled and is not affected by timer reset" name="one" start="0" />
        <Enum description="Timer output is logic zero when enabled and is not affected by timer reset" name="zero" start="0x1" />
        <Enum description="Timer output is logic one when enabled and on timer reset" name="one_tmrreset" start="0x2" />
        <Enum description="Timer output is logic zero when enabled and on timer reset" name="zero_tmrreset" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Configuration N Register" name="TIMCFG[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x488">
      <BitField description="Timer Start Bit" name="TSTART" size="1" start="1">
        <Enum description="Start bit disabled" name="disable" start="0" />
        <Enum description="Start bit enabled" name="enable" start="0x1" />
      </BitField>
      <BitField description="Timer Stop Bit" name="TSTOP" size="2" start="4">
        <Enum description="Stop bit disabled" name="stop_disable" start="0" />
        <Enum description="Stop bit is enabled on timer compare" name="enable_tmrcmp" start="0x1" />
        <Enum description="Stop bit is enabled on timer disable" name="enable_tmrdisable" start="0x2" />
        <Enum description="Stop bit is enabled on timer compare and timer disable" name="enable_tmr_cmp_dis" start="0x3" />
      </BitField>
      <BitField description="Timer Enable" name="TIMENA" size="3" start="8">
        <Enum description="Timer always enabled" name="enable" start="0" />
        <Enum description="Timer enabled on Timer N-1 enable" name="tmr_nminus1_en" start="0x1" />
        <Enum description="Timer enabled on Trigger high" name="tmr_trighi_en" start="0x2" />
        <Enum description="Timer enabled on Trigger high and Pin high" name="tmr_trig_pin_hi_en" start="0x3" />
        <Enum description="Timer enabled on Pin rising edge" name="tmr_pinrise_en" start="0x4" />
        <Enum description="Timer enabled on Pin rising edge and Trigger high" name="tmr_pinrise_trighi_en" start="0x5" />
        <Enum description="Timer enabled on Trigger rising edge" name="tmr_trigrise_en" start="0x6" />
        <Enum description="Timer enabled on Trigger rising or falling edge" name="tmr_trigedge_en" start="0x7" />
      </BitField>
      <BitField description="Timer Disable" name="TIMDIS" size="3" start="12">
        <Enum description="Timer never disabled" name="never" start="0" />
        <Enum description="Timer disabled on Timer N-1 disable" name="tmr_nminus1" start="0x1" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement)" name="tmr_cmp" start="0x2" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" name="tmr_cmp_triglow" start="0x3" />
        <Enum description="Timer disabled on Pin rising or falling edge" name="pin_edge" start="0x4" />
        <Enum description="Timer disabled on Pin rising or falling edge provided Trigger is high" name="pin_edge_trighi" start="0x5" />
        <Enum description="Timer disabled on Trigger falling edge" name="trig_falledge" start="0x6" />
      </BitField>
      <BitField description="Timer Reset" name="TIMRST" size="3" start="16">
        <Enum description="Timer never reset" name="never" start="0" />
        <Enum description="Timer reset on Timer Pin equal to Timer Output" name="pin_eq_tmr_out" start="0x2" />
        <Enum description="Timer reset on Timer Trigger equal to Timer Output" name="trig_eq_tmr_out" start="0x3" />
        <Enum description="Timer reset on Timer Pin rising edge" name="pin_rise_edge" start="0x4" />
        <Enum description="Timer reset on Trigger rising edge" name="trig_rise_edge" start="0x6" />
        <Enum description="Timer reset on Trigger rising or falling edge" name="trig_edge" start="0x7" />
      </BitField>
      <BitField description="Timer Decrement" name="TIMDEC" size="2" start="20">
        <Enum description="Decrement counter on FlexIO clock, Shift clock equals Timer output." name="flexio_clk_shiftclk_tmr_out" start="0" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." name="trig_edge_shiftclk_tmr_out" start="0x1" />
        <Enum description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." name="pin_edge_shiftclk_tmr_out" start="0x2" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." name="trig_edge_shiftclk_trig_in" start="0x3" />
      </BitField>
      <BitField description="Timer Output" name="TIMOUT" size="2" start="24">
        <Enum description="Timer output is logic one when enabled and is not affected by timer reset" name="one" start="0" />
        <Enum description="Timer output is logic zero when enabled and is not affected by timer reset" name="zero" start="0x1" />
        <Enum description="Timer output is logic one when enabled and on timer reset" name="one_tmrreset" start="0x2" />
        <Enum description="Timer output is logic zero when enabled and on timer reset" name="zero_tmrreset" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Configuration N Register" name="TIMCFG[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x48C">
      <BitField description="Timer Start Bit" name="TSTART" size="1" start="1">
        <Enum description="Start bit disabled" name="disable" start="0" />
        <Enum description="Start bit enabled" name="enable" start="0x1" />
      </BitField>
      <BitField description="Timer Stop Bit" name="TSTOP" size="2" start="4">
        <Enum description="Stop bit disabled" name="stop_disable" start="0" />
        <Enum description="Stop bit is enabled on timer compare" name="enable_tmrcmp" start="0x1" />
        <Enum description="Stop bit is enabled on timer disable" name="enable_tmrdisable" start="0x2" />
        <Enum description="Stop bit is enabled on timer compare and timer disable" name="enable_tmr_cmp_dis" start="0x3" />
      </BitField>
      <BitField description="Timer Enable" name="TIMENA" size="3" start="8">
        <Enum description="Timer always enabled" name="enable" start="0" />
        <Enum description="Timer enabled on Timer N-1 enable" name="tmr_nminus1_en" start="0x1" />
        <Enum description="Timer enabled on Trigger high" name="tmr_trighi_en" start="0x2" />
        <Enum description="Timer enabled on Trigger high and Pin high" name="tmr_trig_pin_hi_en" start="0x3" />
        <Enum description="Timer enabled on Pin rising edge" name="tmr_pinrise_en" start="0x4" />
        <Enum description="Timer enabled on Pin rising edge and Trigger high" name="tmr_pinrise_trighi_en" start="0x5" />
        <Enum description="Timer enabled on Trigger rising edge" name="tmr_trigrise_en" start="0x6" />
        <Enum description="Timer enabled on Trigger rising or falling edge" name="tmr_trigedge_en" start="0x7" />
      </BitField>
      <BitField description="Timer Disable" name="TIMDIS" size="3" start="12">
        <Enum description="Timer never disabled" name="never" start="0" />
        <Enum description="Timer disabled on Timer N-1 disable" name="tmr_nminus1" start="0x1" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement)" name="tmr_cmp" start="0x2" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" name="tmr_cmp_triglow" start="0x3" />
        <Enum description="Timer disabled on Pin rising or falling edge" name="pin_edge" start="0x4" />
        <Enum description="Timer disabled on Pin rising or falling edge provided Trigger is high" name="pin_edge_trighi" start="0x5" />
        <Enum description="Timer disabled on Trigger falling edge" name="trig_falledge" start="0x6" />
      </BitField>
      <BitField description="Timer Reset" name="TIMRST" size="3" start="16">
        <Enum description="Timer never reset" name="never" start="0" />
        <Enum description="Timer reset on Timer Pin equal to Timer Output" name="pin_eq_tmr_out" start="0x2" />
        <Enum description="Timer reset on Timer Trigger equal to Timer Output" name="trig_eq_tmr_out" start="0x3" />
        <Enum description="Timer reset on Timer Pin rising edge" name="pin_rise_edge" start="0x4" />
        <Enum description="Timer reset on Trigger rising edge" name="trig_rise_edge" start="0x6" />
        <Enum description="Timer reset on Trigger rising or falling edge" name="trig_edge" start="0x7" />
      </BitField>
      <BitField description="Timer Decrement" name="TIMDEC" size="2" start="20">
        <Enum description="Decrement counter on FlexIO clock, Shift clock equals Timer output." name="flexio_clk_shiftclk_tmr_out" start="0" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." name="trig_edge_shiftclk_tmr_out" start="0x1" />
        <Enum description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." name="pin_edge_shiftclk_tmr_out" start="0x2" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." name="trig_edge_shiftclk_trig_in" start="0x3" />
      </BitField>
      <BitField description="Timer Output" name="TIMOUT" size="2" start="24">
        <Enum description="Timer output is logic one when enabled and is not affected by timer reset" name="one" start="0" />
        <Enum description="Timer output is logic zero when enabled and is not affected by timer reset" name="zero" start="0x1" />
        <Enum description="Timer output is logic one when enabled and on timer reset" name="one_tmrreset" start="0x2" />
        <Enum description="Timer output is logic zero when enabled and on timer reset" name="zero_tmrreset" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Configuration N Register" name="TIMCFG[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x490">
      <BitField description="Timer Start Bit" name="TSTART" size="1" start="1">
        <Enum description="Start bit disabled" name="disable" start="0" />
        <Enum description="Start bit enabled" name="enable" start="0x1" />
      </BitField>
      <BitField description="Timer Stop Bit" name="TSTOP" size="2" start="4">
        <Enum description="Stop bit disabled" name="stop_disable" start="0" />
        <Enum description="Stop bit is enabled on timer compare" name="enable_tmrcmp" start="0x1" />
        <Enum description="Stop bit is enabled on timer disable" name="enable_tmrdisable" start="0x2" />
        <Enum description="Stop bit is enabled on timer compare and timer disable" name="enable_tmr_cmp_dis" start="0x3" />
      </BitField>
      <BitField description="Timer Enable" name="TIMENA" size="3" start="8">
        <Enum description="Timer always enabled" name="enable" start="0" />
        <Enum description="Timer enabled on Timer N-1 enable" name="tmr_nminus1_en" start="0x1" />
        <Enum description="Timer enabled on Trigger high" name="tmr_trighi_en" start="0x2" />
        <Enum description="Timer enabled on Trigger high and Pin high" name="tmr_trig_pin_hi_en" start="0x3" />
        <Enum description="Timer enabled on Pin rising edge" name="tmr_pinrise_en" start="0x4" />
        <Enum description="Timer enabled on Pin rising edge and Trigger high" name="tmr_pinrise_trighi_en" start="0x5" />
        <Enum description="Timer enabled on Trigger rising edge" name="tmr_trigrise_en" start="0x6" />
        <Enum description="Timer enabled on Trigger rising or falling edge" name="tmr_trigedge_en" start="0x7" />
      </BitField>
      <BitField description="Timer Disable" name="TIMDIS" size="3" start="12">
        <Enum description="Timer never disabled" name="never" start="0" />
        <Enum description="Timer disabled on Timer N-1 disable" name="tmr_nminus1" start="0x1" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement)" name="tmr_cmp" start="0x2" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" name="tmr_cmp_triglow" start="0x3" />
        <Enum description="Timer disabled on Pin rising or falling edge" name="pin_edge" start="0x4" />
        <Enum description="Timer disabled on Pin rising or falling edge provided Trigger is high" name="pin_edge_trighi" start="0x5" />
        <Enum description="Timer disabled on Trigger falling edge" name="trig_falledge" start="0x6" />
      </BitField>
      <BitField description="Timer Reset" name="TIMRST" size="3" start="16">
        <Enum description="Timer never reset" name="never" start="0" />
        <Enum description="Timer reset on Timer Pin equal to Timer Output" name="pin_eq_tmr_out" start="0x2" />
        <Enum description="Timer reset on Timer Trigger equal to Timer Output" name="trig_eq_tmr_out" start="0x3" />
        <Enum description="Timer reset on Timer Pin rising edge" name="pin_rise_edge" start="0x4" />
        <Enum description="Timer reset on Trigger rising edge" name="trig_rise_edge" start="0x6" />
        <Enum description="Timer reset on Trigger rising or falling edge" name="trig_edge" start="0x7" />
      </BitField>
      <BitField description="Timer Decrement" name="TIMDEC" size="2" start="20">
        <Enum description="Decrement counter on FlexIO clock, Shift clock equals Timer output." name="flexio_clk_shiftclk_tmr_out" start="0" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." name="trig_edge_shiftclk_tmr_out" start="0x1" />
        <Enum description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." name="pin_edge_shiftclk_tmr_out" start="0x2" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." name="trig_edge_shiftclk_trig_in" start="0x3" />
      </BitField>
      <BitField description="Timer Output" name="TIMOUT" size="2" start="24">
        <Enum description="Timer output is logic one when enabled and is not affected by timer reset" name="one" start="0" />
        <Enum description="Timer output is logic zero when enabled and is not affected by timer reset" name="zero" start="0x1" />
        <Enum description="Timer output is logic one when enabled and on timer reset" name="one_tmrreset" start="0x2" />
        <Enum description="Timer output is logic zero when enabled and on timer reset" name="zero_tmrreset" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Configuration N Register" name="TIMCFG[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x494">
      <BitField description="Timer Start Bit" name="TSTART" size="1" start="1">
        <Enum description="Start bit disabled" name="disable" start="0" />
        <Enum description="Start bit enabled" name="enable" start="0x1" />
      </BitField>
      <BitField description="Timer Stop Bit" name="TSTOP" size="2" start="4">
        <Enum description="Stop bit disabled" name="stop_disable" start="0" />
        <Enum description="Stop bit is enabled on timer compare" name="enable_tmrcmp" start="0x1" />
        <Enum description="Stop bit is enabled on timer disable" name="enable_tmrdisable" start="0x2" />
        <Enum description="Stop bit is enabled on timer compare and timer disable" name="enable_tmr_cmp_dis" start="0x3" />
      </BitField>
      <BitField description="Timer Enable" name="TIMENA" size="3" start="8">
        <Enum description="Timer always enabled" name="enable" start="0" />
        <Enum description="Timer enabled on Timer N-1 enable" name="tmr_nminus1_en" start="0x1" />
        <Enum description="Timer enabled on Trigger high" name="tmr_trighi_en" start="0x2" />
        <Enum description="Timer enabled on Trigger high and Pin high" name="tmr_trig_pin_hi_en" start="0x3" />
        <Enum description="Timer enabled on Pin rising edge" name="tmr_pinrise_en" start="0x4" />
        <Enum description="Timer enabled on Pin rising edge and Trigger high" name="tmr_pinrise_trighi_en" start="0x5" />
        <Enum description="Timer enabled on Trigger rising edge" name="tmr_trigrise_en" start="0x6" />
        <Enum description="Timer enabled on Trigger rising or falling edge" name="tmr_trigedge_en" start="0x7" />
      </BitField>
      <BitField description="Timer Disable" name="TIMDIS" size="3" start="12">
        <Enum description="Timer never disabled" name="never" start="0" />
        <Enum description="Timer disabled on Timer N-1 disable" name="tmr_nminus1" start="0x1" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement)" name="tmr_cmp" start="0x2" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" name="tmr_cmp_triglow" start="0x3" />
        <Enum description="Timer disabled on Pin rising or falling edge" name="pin_edge" start="0x4" />
        <Enum description="Timer disabled on Pin rising or falling edge provided Trigger is high" name="pin_edge_trighi" start="0x5" />
        <Enum description="Timer disabled on Trigger falling edge" name="trig_falledge" start="0x6" />
      </BitField>
      <BitField description="Timer Reset" name="TIMRST" size="3" start="16">
        <Enum description="Timer never reset" name="never" start="0" />
        <Enum description="Timer reset on Timer Pin equal to Timer Output" name="pin_eq_tmr_out" start="0x2" />
        <Enum description="Timer reset on Timer Trigger equal to Timer Output" name="trig_eq_tmr_out" start="0x3" />
        <Enum description="Timer reset on Timer Pin rising edge" name="pin_rise_edge" start="0x4" />
        <Enum description="Timer reset on Trigger rising edge" name="trig_rise_edge" start="0x6" />
        <Enum description="Timer reset on Trigger rising or falling edge" name="trig_edge" start="0x7" />
      </BitField>
      <BitField description="Timer Decrement" name="TIMDEC" size="2" start="20">
        <Enum description="Decrement counter on FlexIO clock, Shift clock equals Timer output." name="flexio_clk_shiftclk_tmr_out" start="0" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." name="trig_edge_shiftclk_tmr_out" start="0x1" />
        <Enum description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." name="pin_edge_shiftclk_tmr_out" start="0x2" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." name="trig_edge_shiftclk_trig_in" start="0x3" />
      </BitField>
      <BitField description="Timer Output" name="TIMOUT" size="2" start="24">
        <Enum description="Timer output is logic one when enabled and is not affected by timer reset" name="one" start="0" />
        <Enum description="Timer output is logic zero when enabled and is not affected by timer reset" name="zero" start="0x1" />
        <Enum description="Timer output is logic one when enabled and on timer reset" name="one_tmrreset" start="0x2" />
        <Enum description="Timer output is logic zero when enabled and on timer reset" name="zero_tmrreset" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Configuration N Register" name="TIMCFG[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x498">
      <BitField description="Timer Start Bit" name="TSTART" size="1" start="1">
        <Enum description="Start bit disabled" name="disable" start="0" />
        <Enum description="Start bit enabled" name="enable" start="0x1" />
      </BitField>
      <BitField description="Timer Stop Bit" name="TSTOP" size="2" start="4">
        <Enum description="Stop bit disabled" name="stop_disable" start="0" />
        <Enum description="Stop bit is enabled on timer compare" name="enable_tmrcmp" start="0x1" />
        <Enum description="Stop bit is enabled on timer disable" name="enable_tmrdisable" start="0x2" />
        <Enum description="Stop bit is enabled on timer compare and timer disable" name="enable_tmr_cmp_dis" start="0x3" />
      </BitField>
      <BitField description="Timer Enable" name="TIMENA" size="3" start="8">
        <Enum description="Timer always enabled" name="enable" start="0" />
        <Enum description="Timer enabled on Timer N-1 enable" name="tmr_nminus1_en" start="0x1" />
        <Enum description="Timer enabled on Trigger high" name="tmr_trighi_en" start="0x2" />
        <Enum description="Timer enabled on Trigger high and Pin high" name="tmr_trig_pin_hi_en" start="0x3" />
        <Enum description="Timer enabled on Pin rising edge" name="tmr_pinrise_en" start="0x4" />
        <Enum description="Timer enabled on Pin rising edge and Trigger high" name="tmr_pinrise_trighi_en" start="0x5" />
        <Enum description="Timer enabled on Trigger rising edge" name="tmr_trigrise_en" start="0x6" />
        <Enum description="Timer enabled on Trigger rising or falling edge" name="tmr_trigedge_en" start="0x7" />
      </BitField>
      <BitField description="Timer Disable" name="TIMDIS" size="3" start="12">
        <Enum description="Timer never disabled" name="never" start="0" />
        <Enum description="Timer disabled on Timer N-1 disable" name="tmr_nminus1" start="0x1" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement)" name="tmr_cmp" start="0x2" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" name="tmr_cmp_triglow" start="0x3" />
        <Enum description="Timer disabled on Pin rising or falling edge" name="pin_edge" start="0x4" />
        <Enum description="Timer disabled on Pin rising or falling edge provided Trigger is high" name="pin_edge_trighi" start="0x5" />
        <Enum description="Timer disabled on Trigger falling edge" name="trig_falledge" start="0x6" />
      </BitField>
      <BitField description="Timer Reset" name="TIMRST" size="3" start="16">
        <Enum description="Timer never reset" name="never" start="0" />
        <Enum description="Timer reset on Timer Pin equal to Timer Output" name="pin_eq_tmr_out" start="0x2" />
        <Enum description="Timer reset on Timer Trigger equal to Timer Output" name="trig_eq_tmr_out" start="0x3" />
        <Enum description="Timer reset on Timer Pin rising edge" name="pin_rise_edge" start="0x4" />
        <Enum description="Timer reset on Trigger rising edge" name="trig_rise_edge" start="0x6" />
        <Enum description="Timer reset on Trigger rising or falling edge" name="trig_edge" start="0x7" />
      </BitField>
      <BitField description="Timer Decrement" name="TIMDEC" size="2" start="20">
        <Enum description="Decrement counter on FlexIO clock, Shift clock equals Timer output." name="flexio_clk_shiftclk_tmr_out" start="0" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." name="trig_edge_shiftclk_tmr_out" start="0x1" />
        <Enum description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." name="pin_edge_shiftclk_tmr_out" start="0x2" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." name="trig_edge_shiftclk_trig_in" start="0x3" />
      </BitField>
      <BitField description="Timer Output" name="TIMOUT" size="2" start="24">
        <Enum description="Timer output is logic one when enabled and is not affected by timer reset" name="one" start="0" />
        <Enum description="Timer output is logic zero when enabled and is not affected by timer reset" name="zero" start="0x1" />
        <Enum description="Timer output is logic one when enabled and on timer reset" name="one_tmrreset" start="0x2" />
        <Enum description="Timer output is logic zero when enabled and on timer reset" name="zero_tmrreset" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Configuration N Register" name="TIMCFG[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x49C">
      <BitField description="Timer Start Bit" name="TSTART" size="1" start="1">
        <Enum description="Start bit disabled" name="disable" start="0" />
        <Enum description="Start bit enabled" name="enable" start="0x1" />
      </BitField>
      <BitField description="Timer Stop Bit" name="TSTOP" size="2" start="4">
        <Enum description="Stop bit disabled" name="stop_disable" start="0" />
        <Enum description="Stop bit is enabled on timer compare" name="enable_tmrcmp" start="0x1" />
        <Enum description="Stop bit is enabled on timer disable" name="enable_tmrdisable" start="0x2" />
        <Enum description="Stop bit is enabled on timer compare and timer disable" name="enable_tmr_cmp_dis" start="0x3" />
      </BitField>
      <BitField description="Timer Enable" name="TIMENA" size="3" start="8">
        <Enum description="Timer always enabled" name="enable" start="0" />
        <Enum description="Timer enabled on Timer N-1 enable" name="tmr_nminus1_en" start="0x1" />
        <Enum description="Timer enabled on Trigger high" name="tmr_trighi_en" start="0x2" />
        <Enum description="Timer enabled on Trigger high and Pin high" name="tmr_trig_pin_hi_en" start="0x3" />
        <Enum description="Timer enabled on Pin rising edge" name="tmr_pinrise_en" start="0x4" />
        <Enum description="Timer enabled on Pin rising edge and Trigger high" name="tmr_pinrise_trighi_en" start="0x5" />
        <Enum description="Timer enabled on Trigger rising edge" name="tmr_trigrise_en" start="0x6" />
        <Enum description="Timer enabled on Trigger rising or falling edge" name="tmr_trigedge_en" start="0x7" />
      </BitField>
      <BitField description="Timer Disable" name="TIMDIS" size="3" start="12">
        <Enum description="Timer never disabled" name="never" start="0" />
        <Enum description="Timer disabled on Timer N-1 disable" name="tmr_nminus1" start="0x1" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement)" name="tmr_cmp" start="0x2" />
        <Enum description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" name="tmr_cmp_triglow" start="0x3" />
        <Enum description="Timer disabled on Pin rising or falling edge" name="pin_edge" start="0x4" />
        <Enum description="Timer disabled on Pin rising or falling edge provided Trigger is high" name="pin_edge_trighi" start="0x5" />
        <Enum description="Timer disabled on Trigger falling edge" name="trig_falledge" start="0x6" />
      </BitField>
      <BitField description="Timer Reset" name="TIMRST" size="3" start="16">
        <Enum description="Timer never reset" name="never" start="0" />
        <Enum description="Timer reset on Timer Pin equal to Timer Output" name="pin_eq_tmr_out" start="0x2" />
        <Enum description="Timer reset on Timer Trigger equal to Timer Output" name="trig_eq_tmr_out" start="0x3" />
        <Enum description="Timer reset on Timer Pin rising edge" name="pin_rise_edge" start="0x4" />
        <Enum description="Timer reset on Trigger rising edge" name="trig_rise_edge" start="0x6" />
        <Enum description="Timer reset on Trigger rising or falling edge" name="trig_edge" start="0x7" />
      </BitField>
      <BitField description="Timer Decrement" name="TIMDEC" size="2" start="20">
        <Enum description="Decrement counter on FlexIO clock, Shift clock equals Timer output." name="flexio_clk_shiftclk_tmr_out" start="0" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." name="trig_edge_shiftclk_tmr_out" start="0x1" />
        <Enum description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." name="pin_edge_shiftclk_tmr_out" start="0x2" />
        <Enum description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." name="trig_edge_shiftclk_trig_in" start="0x3" />
      </BitField>
      <BitField description="Timer Output" name="TIMOUT" size="2" start="24">
        <Enum description="Timer output is logic one when enabled and is not affected by timer reset" name="one" start="0" />
        <Enum description="Timer output is logic zero when enabled and is not affected by timer reset" name="zero" start="0x1" />
        <Enum description="Timer output is logic one when enabled and on timer reset" name="one_tmrreset" start="0x2" />
        <Enum description="Timer output is logic zero when enabled and on timer reset" name="zero_tmrreset" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Compare N Register" name="TIMCMP[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x500">
      <BitField description="Timer Compare Value" name="CMP" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Compare N Register" name="TIMCMP[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x504">
      <BitField description="Timer Compare Value" name="CMP" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Compare N Register" name="TIMCMP[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x508">
      <BitField description="Timer Compare Value" name="CMP" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Compare N Register" name="TIMCMP[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x50C">
      <BitField description="Timer Compare Value" name="CMP" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Compare N Register" name="TIMCMP[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x510">
      <BitField description="Timer Compare Value" name="CMP" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Compare N Register" name="TIMCMP[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x514">
      <BitField description="Timer Compare Value" name="CMP" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Compare N Register" name="TIMCMP[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x518">
      <BitField description="Timer Compare Value" name="CMP" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Compare N Register" name="TIMCMP[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x51C">
      <BitField description="Timer Compare Value" name="CMP" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" name="SHIFTBUFNBS[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x680">
      <BitField description="Shift Buffer" name="SHIFTBUFNBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" name="SHIFTBUFNBS[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x684">
      <BitField description="Shift Buffer" name="SHIFTBUFNBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" name="SHIFTBUFNBS[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x688">
      <BitField description="Shift Buffer" name="SHIFTBUFNBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" name="SHIFTBUFNBS[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x68C">
      <BitField description="Shift Buffer" name="SHIFTBUFNBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" name="SHIFTBUFNBS[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x690">
      <BitField description="Shift Buffer" name="SHIFTBUFNBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" name="SHIFTBUFNBS[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x694">
      <BitField description="Shift Buffer" name="SHIFTBUFNBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" name="SHIFTBUFNBS[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x698">
      <BitField description="Shift Buffer" name="SHIFTBUFNBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" name="SHIFTBUFNBS[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x69C">
      <BitField description="Shift Buffer" name="SHIFTBUFNBS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" name="SHIFTBUFHWS[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x700">
      <BitField description="Shift Buffer" name="SHIFTBUFHWS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" name="SHIFTBUFHWS[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x704">
      <BitField description="Shift Buffer" name="SHIFTBUFHWS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" name="SHIFTBUFHWS[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x708">
      <BitField description="Shift Buffer" name="SHIFTBUFHWS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" name="SHIFTBUFHWS[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x70C">
      <BitField description="Shift Buffer" name="SHIFTBUFHWS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" name="SHIFTBUFHWS[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x710">
      <BitField description="Shift Buffer" name="SHIFTBUFHWS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" name="SHIFTBUFHWS[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x714">
      <BitField description="Shift Buffer" name="SHIFTBUFHWS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" name="SHIFTBUFHWS[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x718">
      <BitField description="Shift Buffer" name="SHIFTBUFHWS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" name="SHIFTBUFHWS[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x71C">
      <BitField description="Shift Buffer" name="SHIFTBUFHWS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" name="SHIFTBUFNIS[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x780">
      <BitField description="Shift Buffer" name="SHIFTBUFNIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" name="SHIFTBUFNIS[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x784">
      <BitField description="Shift Buffer" name="SHIFTBUFNIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" name="SHIFTBUFNIS[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x788">
      <BitField description="Shift Buffer" name="SHIFTBUFNIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" name="SHIFTBUFNIS[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x78C">
      <BitField description="Shift Buffer" name="SHIFTBUFNIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" name="SHIFTBUFNIS[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x790">
      <BitField description="Shift Buffer" name="SHIFTBUFNIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" name="SHIFTBUFNIS[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x794">
      <BitField description="Shift Buffer" name="SHIFTBUFNIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" name="SHIFTBUFNIS[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x798">
      <BitField description="Shift Buffer" name="SHIFTBUFNIS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" name="SHIFTBUFNIS[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x79C">
      <BitField description="Shift Buffer" name="SHIFTBUFNIS" size="32" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="GPIO" name="GPIO1" start="0x401B8000">
    <Register access="Read/Write" description="GPIO data register" name="DR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x0">
      <BitField description="DR data bits" name="DR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO direction register" name="GDIR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="GPIO direction bits" name="GDIR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="GPIO pad status register" name="PSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="GPIO pad status bits" name="PSR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO interrupt configuration register1" name="ICR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Interrupt configuration field for GPIO interrupt 0" name="ICR0" size="2" start="0">
        <Enum description="Interrupt 0 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 0 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 0 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 0 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 1" name="ICR1" size="2" start="2">
        <Enum description="Interrupt 1 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 1 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 1 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 1 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 2" name="ICR2" size="2" start="4">
        <Enum description="Interrupt 2 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 2 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 2 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 2 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 3" name="ICR3" size="2" start="6">
        <Enum description="Interrupt 3 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 3 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 3 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 3 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 4" name="ICR4" size="2" start="8">
        <Enum description="Interrupt 4 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 4 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 4 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 4 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 5" name="ICR5" size="2" start="10">
        <Enum description="Interrupt 5 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 5 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 5 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 5 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 6" name="ICR6" size="2" start="12">
        <Enum description="Interrupt 6 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 6 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 6 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 6 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 7" name="ICR7" size="2" start="14">
        <Enum description="Interrupt 7 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 7 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 7 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 7 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 8" name="ICR8" size="2" start="16">
        <Enum description="Interrupt 8 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 8 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 8 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 8 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 9" name="ICR9" size="2" start="18">
        <Enum description="Interrupt 9 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 9 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 9 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 9 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 10" name="ICR10" size="2" start="20">
        <Enum description="Interrupt 10 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 10 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 10 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 10 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 11" name="ICR11" size="2" start="22">
        <Enum description="Interrupt 11 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 11 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 11 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 11 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 12" name="ICR12" size="2" start="24">
        <Enum description="Interrupt 12 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 12 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 12 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 12 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 13" name="ICR13" size="2" start="26">
        <Enum description="Interrupt 13 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 13 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 13 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 13 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 14" name="ICR14" size="2" start="28">
        <Enum description="Interrupt 14 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 14 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 14 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 14 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 15" name="ICR15" size="2" start="30">
        <Enum description="Interrupt 15 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 15 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 15 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 15 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPIO interrupt configuration register2" name="ICR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Interrupt configuration field for GPIO interrupt 16" name="ICR16" size="2" start="0">
        <Enum description="Interrupt 16 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 16 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 16 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 16 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 17" name="ICR17" size="2" start="2">
        <Enum description="Interrupt 17 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 17 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 17 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 17 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 18" name="ICR18" size="2" start="4">
        <Enum description="Interrupt 18 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 18 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 18 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 18 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 19" name="ICR19" size="2" start="6">
        <Enum description="Interrupt 19 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 19 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 19 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 19 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 20" name="ICR20" size="2" start="8">
        <Enum description="Interrupt 20 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 20 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 20 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 20 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 21" name="ICR21" size="2" start="10">
        <Enum description="Interrupt 21 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 21 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 21 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 21 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 22" name="ICR22" size="2" start="12">
        <Enum description="Interrupt 22 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 22 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 22 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 22 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 23" name="ICR23" size="2" start="14">
        <Enum description="Interrupt 23 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 23 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 23 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 23 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 24" name="ICR24" size="2" start="16">
        <Enum description="Interrupt 24 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 24 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 24 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 24 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 25" name="ICR25" size="2" start="18">
        <Enum description="Interrupt 25 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 25 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 25 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 25 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 26" name="ICR26" size="2" start="20">
        <Enum description="Interrupt 26 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 26 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 26 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 26 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 27" name="ICR27" size="2" start="22">
        <Enum description="Interrupt 27 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 27 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 27 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 27 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 28" name="ICR28" size="2" start="24">
        <Enum description="Interrupt 28 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 28 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 28 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 28 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 29" name="ICR29" size="2" start="26">
        <Enum description="Interrupt 29 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 29 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 29 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 29 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 30" name="ICR30" size="2" start="28">
        <Enum description="Interrupt 30 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 30 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 30 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 30 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 31" name="ICR31" size="2" start="30">
        <Enum description="Interrupt 31 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 31 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 31 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 31 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPIO interrupt mask register" name="IMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="Interrupt Mask bits" name="IMR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO interrupt status register" name="ISR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Interrupt status bits" name="ISR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO edge select register" name="EDGE_SEL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="Edge select" name="GPIO_EDGE_SEL" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="GPIO data register SET" name="DR_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x84">
      <BitField description="Set" name="DR_SET" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="GPIO data register CLEAR" name="DR_CLEAR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x88">
      <BitField description="Clear" name="DR_CLEAR" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="GPIO data register TOGGLE" name="DR_TOGGLE" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8C">
      <BitField description="Toggle" name="DR_TOGGLE" size="32" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="GPIO" name="GPIO5" start="0x400C0000">
    <Register access="Read/Write" description="GPIO data register" name="DR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x0">
      <BitField description="DR data bits" name="DR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO direction register" name="GDIR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="GPIO direction bits" name="GDIR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="GPIO pad status register" name="PSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="GPIO pad status bits" name="PSR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO interrupt configuration register1" name="ICR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Interrupt configuration field for GPIO interrupt 0" name="ICR0" size="2" start="0">
        <Enum description="Interrupt 0 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 0 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 0 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 0 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 1" name="ICR1" size="2" start="2">
        <Enum description="Interrupt 1 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 1 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 1 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 1 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 2" name="ICR2" size="2" start="4">
        <Enum description="Interrupt 2 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 2 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 2 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 2 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 3" name="ICR3" size="2" start="6">
        <Enum description="Interrupt 3 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 3 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 3 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 3 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 4" name="ICR4" size="2" start="8">
        <Enum description="Interrupt 4 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 4 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 4 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 4 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 5" name="ICR5" size="2" start="10">
        <Enum description="Interrupt 5 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 5 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 5 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 5 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 6" name="ICR6" size="2" start="12">
        <Enum description="Interrupt 6 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 6 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 6 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 6 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 7" name="ICR7" size="2" start="14">
        <Enum description="Interrupt 7 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 7 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 7 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 7 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 8" name="ICR8" size="2" start="16">
        <Enum description="Interrupt 8 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 8 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 8 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 8 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 9" name="ICR9" size="2" start="18">
        <Enum description="Interrupt 9 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 9 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 9 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 9 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 10" name="ICR10" size="2" start="20">
        <Enum description="Interrupt 10 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 10 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 10 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 10 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 11" name="ICR11" size="2" start="22">
        <Enum description="Interrupt 11 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 11 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 11 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 11 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 12" name="ICR12" size="2" start="24">
        <Enum description="Interrupt 12 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 12 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 12 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 12 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 13" name="ICR13" size="2" start="26">
        <Enum description="Interrupt 13 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 13 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 13 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 13 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 14" name="ICR14" size="2" start="28">
        <Enum description="Interrupt 14 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 14 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 14 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 14 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 15" name="ICR15" size="2" start="30">
        <Enum description="Interrupt 15 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 15 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 15 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 15 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPIO interrupt configuration register2" name="ICR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Interrupt configuration field for GPIO interrupt 16" name="ICR16" size="2" start="0">
        <Enum description="Interrupt 16 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 16 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 16 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 16 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 17" name="ICR17" size="2" start="2">
        <Enum description="Interrupt 17 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 17 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 17 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 17 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 18" name="ICR18" size="2" start="4">
        <Enum description="Interrupt 18 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 18 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 18 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 18 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 19" name="ICR19" size="2" start="6">
        <Enum description="Interrupt 19 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 19 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 19 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 19 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 20" name="ICR20" size="2" start="8">
        <Enum description="Interrupt 20 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 20 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 20 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 20 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 21" name="ICR21" size="2" start="10">
        <Enum description="Interrupt 21 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 21 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 21 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 21 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 22" name="ICR22" size="2" start="12">
        <Enum description="Interrupt 22 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 22 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 22 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 22 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 23" name="ICR23" size="2" start="14">
        <Enum description="Interrupt 23 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 23 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 23 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 23 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 24" name="ICR24" size="2" start="16">
        <Enum description="Interrupt 24 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 24 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 24 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 24 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 25" name="ICR25" size="2" start="18">
        <Enum description="Interrupt 25 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 25 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 25 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 25 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 26" name="ICR26" size="2" start="20">
        <Enum description="Interrupt 26 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 26 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 26 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 26 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 27" name="ICR27" size="2" start="22">
        <Enum description="Interrupt 27 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 27 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 27 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 27 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 28" name="ICR28" size="2" start="24">
        <Enum description="Interrupt 28 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 28 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 28 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 28 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 29" name="ICR29" size="2" start="26">
        <Enum description="Interrupt 29 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 29 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 29 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 29 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 30" name="ICR30" size="2" start="28">
        <Enum description="Interrupt 30 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 30 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 30 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 30 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 31" name="ICR31" size="2" start="30">
        <Enum description="Interrupt 31 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 31 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 31 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 31 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPIO interrupt mask register" name="IMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="Interrupt Mask bits" name="IMR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO interrupt status register" name="ISR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Interrupt status bits" name="ISR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO edge select register" name="EDGE_SEL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="Edge select" name="GPIO_EDGE_SEL" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="GPIO data register SET" name="DR_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x84">
      <BitField description="Set" name="DR_SET" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="GPIO data register CLEAR" name="DR_CLEAR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x88">
      <BitField description="Clear" name="DR_CLEAR" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="GPIO data register TOGGLE" name="DR_TOGGLE" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8C">
      <BitField description="Toggle" name="DR_TOGGLE" size="32" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="GPIO" name="GPIO2" start="0x401BC000">
    <Register access="Read/Write" description="GPIO data register" name="DR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x0">
      <BitField description="DR data bits" name="DR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO direction register" name="GDIR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="GPIO direction bits" name="GDIR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="GPIO pad status register" name="PSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="GPIO pad status bits" name="PSR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO interrupt configuration register1" name="ICR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Interrupt configuration field for GPIO interrupt 0" name="ICR0" size="2" start="0">
        <Enum description="Interrupt 0 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 0 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 0 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 0 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 1" name="ICR1" size="2" start="2">
        <Enum description="Interrupt 1 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 1 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 1 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 1 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 2" name="ICR2" size="2" start="4">
        <Enum description="Interrupt 2 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 2 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 2 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 2 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 3" name="ICR3" size="2" start="6">
        <Enum description="Interrupt 3 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 3 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 3 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 3 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 4" name="ICR4" size="2" start="8">
        <Enum description="Interrupt 4 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 4 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 4 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 4 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 5" name="ICR5" size="2" start="10">
        <Enum description="Interrupt 5 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 5 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 5 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 5 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 6" name="ICR6" size="2" start="12">
        <Enum description="Interrupt 6 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 6 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 6 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 6 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 7" name="ICR7" size="2" start="14">
        <Enum description="Interrupt 7 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 7 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 7 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 7 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 8" name="ICR8" size="2" start="16">
        <Enum description="Interrupt 8 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 8 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 8 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 8 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 9" name="ICR9" size="2" start="18">
        <Enum description="Interrupt 9 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 9 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 9 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 9 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 10" name="ICR10" size="2" start="20">
        <Enum description="Interrupt 10 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 10 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 10 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 10 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 11" name="ICR11" size="2" start="22">
        <Enum description="Interrupt 11 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 11 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 11 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 11 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 12" name="ICR12" size="2" start="24">
        <Enum description="Interrupt 12 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 12 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 12 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 12 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 13" name="ICR13" size="2" start="26">
        <Enum description="Interrupt 13 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 13 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 13 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 13 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 14" name="ICR14" size="2" start="28">
        <Enum description="Interrupt 14 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 14 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 14 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 14 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 15" name="ICR15" size="2" start="30">
        <Enum description="Interrupt 15 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 15 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 15 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 15 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPIO interrupt configuration register2" name="ICR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Interrupt configuration field for GPIO interrupt 16" name="ICR16" size="2" start="0">
        <Enum description="Interrupt 16 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 16 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 16 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 16 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 17" name="ICR17" size="2" start="2">
        <Enum description="Interrupt 17 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 17 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 17 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 17 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 18" name="ICR18" size="2" start="4">
        <Enum description="Interrupt 18 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 18 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 18 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 18 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 19" name="ICR19" size="2" start="6">
        <Enum description="Interrupt 19 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 19 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 19 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 19 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 20" name="ICR20" size="2" start="8">
        <Enum description="Interrupt 20 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 20 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 20 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 20 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 21" name="ICR21" size="2" start="10">
        <Enum description="Interrupt 21 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 21 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 21 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 21 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 22" name="ICR22" size="2" start="12">
        <Enum description="Interrupt 22 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 22 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 22 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 22 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 23" name="ICR23" size="2" start="14">
        <Enum description="Interrupt 23 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 23 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 23 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 23 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 24" name="ICR24" size="2" start="16">
        <Enum description="Interrupt 24 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 24 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 24 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 24 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 25" name="ICR25" size="2" start="18">
        <Enum description="Interrupt 25 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 25 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 25 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 25 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 26" name="ICR26" size="2" start="20">
        <Enum description="Interrupt 26 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 26 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 26 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 26 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 27" name="ICR27" size="2" start="22">
        <Enum description="Interrupt 27 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 27 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 27 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 27 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 28" name="ICR28" size="2" start="24">
        <Enum description="Interrupt 28 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 28 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 28 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 28 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 29" name="ICR29" size="2" start="26">
        <Enum description="Interrupt 29 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 29 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 29 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 29 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 30" name="ICR30" size="2" start="28">
        <Enum description="Interrupt 30 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 30 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 30 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 30 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 31" name="ICR31" size="2" start="30">
        <Enum description="Interrupt 31 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 31 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 31 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 31 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPIO interrupt mask register" name="IMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="Interrupt Mask bits" name="IMR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO interrupt status register" name="ISR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Interrupt status bits" name="ISR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO edge select register" name="EDGE_SEL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="Edge select" name="GPIO_EDGE_SEL" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="GPIO data register SET" name="DR_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x84">
      <BitField description="Set" name="DR_SET" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="GPIO data register CLEAR" name="DR_CLEAR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x88">
      <BitField description="Clear" name="DR_CLEAR" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="GPIO data register TOGGLE" name="DR_TOGGLE" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8C">
      <BitField description="Toggle" name="DR_TOGGLE" size="32" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="GPIO" name="GPIO3" start="0x401C0000">
    <Register access="Read/Write" description="GPIO data register" name="DR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x0">
      <BitField description="DR data bits" name="DR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO direction register" name="GDIR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="GPIO direction bits" name="GDIR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="GPIO pad status register" name="PSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="GPIO pad status bits" name="PSR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO interrupt configuration register1" name="ICR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Interrupt configuration field for GPIO interrupt 0" name="ICR0" size="2" start="0">
        <Enum description="Interrupt 0 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 0 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 0 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 0 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 1" name="ICR1" size="2" start="2">
        <Enum description="Interrupt 1 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 1 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 1 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 1 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 2" name="ICR2" size="2" start="4">
        <Enum description="Interrupt 2 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 2 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 2 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 2 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 3" name="ICR3" size="2" start="6">
        <Enum description="Interrupt 3 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 3 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 3 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 3 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 4" name="ICR4" size="2" start="8">
        <Enum description="Interrupt 4 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 4 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 4 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 4 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 5" name="ICR5" size="2" start="10">
        <Enum description="Interrupt 5 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 5 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 5 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 5 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 6" name="ICR6" size="2" start="12">
        <Enum description="Interrupt 6 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 6 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 6 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 6 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 7" name="ICR7" size="2" start="14">
        <Enum description="Interrupt 7 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 7 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 7 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 7 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 8" name="ICR8" size="2" start="16">
        <Enum description="Interrupt 8 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 8 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 8 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 8 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 9" name="ICR9" size="2" start="18">
        <Enum description="Interrupt 9 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 9 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 9 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 9 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 10" name="ICR10" size="2" start="20">
        <Enum description="Interrupt 10 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 10 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 10 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 10 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 11" name="ICR11" size="2" start="22">
        <Enum description="Interrupt 11 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 11 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 11 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 11 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 12" name="ICR12" size="2" start="24">
        <Enum description="Interrupt 12 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 12 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 12 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 12 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 13" name="ICR13" size="2" start="26">
        <Enum description="Interrupt 13 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 13 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 13 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 13 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 14" name="ICR14" size="2" start="28">
        <Enum description="Interrupt 14 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 14 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 14 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 14 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 15" name="ICR15" size="2" start="30">
        <Enum description="Interrupt 15 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 15 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 15 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 15 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPIO interrupt configuration register2" name="ICR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Interrupt configuration field for GPIO interrupt 16" name="ICR16" size="2" start="0">
        <Enum description="Interrupt 16 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 16 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 16 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 16 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 17" name="ICR17" size="2" start="2">
        <Enum description="Interrupt 17 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 17 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 17 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 17 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 18" name="ICR18" size="2" start="4">
        <Enum description="Interrupt 18 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 18 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 18 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 18 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 19" name="ICR19" size="2" start="6">
        <Enum description="Interrupt 19 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 19 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 19 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 19 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 20" name="ICR20" size="2" start="8">
        <Enum description="Interrupt 20 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 20 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 20 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 20 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 21" name="ICR21" size="2" start="10">
        <Enum description="Interrupt 21 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 21 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 21 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 21 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 22" name="ICR22" size="2" start="12">
        <Enum description="Interrupt 22 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 22 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 22 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 22 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 23" name="ICR23" size="2" start="14">
        <Enum description="Interrupt 23 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 23 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 23 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 23 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 24" name="ICR24" size="2" start="16">
        <Enum description="Interrupt 24 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 24 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 24 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 24 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 25" name="ICR25" size="2" start="18">
        <Enum description="Interrupt 25 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 25 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 25 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 25 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 26" name="ICR26" size="2" start="20">
        <Enum description="Interrupt 26 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 26 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 26 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 26 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 27" name="ICR27" size="2" start="22">
        <Enum description="Interrupt 27 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 27 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 27 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 27 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 28" name="ICR28" size="2" start="24">
        <Enum description="Interrupt 28 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 28 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 28 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 28 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 29" name="ICR29" size="2" start="26">
        <Enum description="Interrupt 29 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 29 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 29 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 29 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 30" name="ICR30" size="2" start="28">
        <Enum description="Interrupt 30 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 30 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 30 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 30 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
      <BitField description="Interrupt configuration field for GPIO interrupt 31" name="ICR31" size="2" start="30">
        <Enum description="Interrupt 31 is low-level sensitive." name="LOW_LEVEL" start="0" />
        <Enum description="Interrupt 31 is high-level sensitive." name="HIGH_LEVEL" start="0x1" />
        <Enum description="Interrupt 31 is rising-edge sensitive." name="RISING_EDGE" start="0x2" />
        <Enum description="Interrupt 31 is falling-edge sensitive." name="FALLING_EDGE" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPIO interrupt mask register" name="IMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="Interrupt Mask bits" name="IMR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO interrupt status register" name="ISR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Interrupt status bits" name="ISR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPIO edge select register" name="EDGE_SEL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="Edge select" name="GPIO_EDGE_SEL" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="GPIO data register SET" name="DR_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x84">
      <BitField description="Set" name="DR_SET" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="GPIO data register CLEAR" name="DR_CLEAR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x88">
      <BitField description="Clear" name="DR_CLEAR" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="GPIO data register TOGGLE" name="DR_TOGGLE" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8C">
      <BitField description="Toggle" name="DR_TOGGLE" size="32" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="TMR" name="TMR1" start="0x401DC000">
    <Register access="Read/Write" description="Timer Channel Compare Register 1" name="COMP10" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x0">
      <BitField description="Comparison Value 1" name="COMPARISON_1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Compare Register 2" name="COMP20" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2">
      <BitField description="Comparison Value 2" name="COMPARISON_2" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Capture Register" name="CAPT0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4">
      <BitField description="Capture Value" name="CAPTURE" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Load Register" name="LOAD0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6">
      <BitField description="Timer Load Register" name="LOAD" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Hold Register" name="HOLD0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x8">
      <BitField description="HOLD" name="HOLD" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Counter Register" name="CNTR0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xA">
      <BitField description="COUNTER" name="COUNTER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Control Register" name="CTRL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xC">
      <BitField description="Output Mode" name="OUTMODE" size="3" start="0">
        <Enum description="Asserted while counter is active" name="COUNTER_ACTIVE" start="0" />
        <Enum description="Clear OFLAG output on successful compare" name="CLEAR_OFLAG" start="0x1" />
        <Enum description="Set OFLAG output on successful compare" name="SET_OFLAG" start="0x2" />
        <Enum description="Toggle OFLAG output on successful compare" name="TOGGLE_OFLAG_SUCCESS" start="0x3" />
        <Enum description="Toggle OFLAG output using alternating compare registers" name="TOGGLE_OFLAG_ALT" start="0x4" />
        <Enum description="Set on compare, cleared on secondary source input edge" name="CLEAR_ON_SECONDARY" start="0x5" />
        <Enum description="Set on compare, cleared on counter rollover" name="CLEAR_ON_ROLLOVER" start="0x6" />
        <Enum description="Enable gated clock output while counter is active" name="ENABLE_GATED_OUT" start="0x7" />
      </BitField>
      <BitField description="Co-Channel Initialization" name="COINIT" size="1" start="3">
        <Enum description="Co-channel counter/timers cannot force a re-initialization of this counter/timer" name="DISABLE" start="0" />
        <Enum description="Co-channel counter/timers may force a re-initialization of this counter/timer" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Count Direction" name="DIR" size="1" start="4">
        <Enum description="Count up." name="COUNTUP" start="0" />
        <Enum description="Count down." name="COUNTDOWN" start="0x1" />
      </BitField>
      <BitField description="Count Length" name="LENGTH" size="1" start="5">
        <Enum description="Count until roll over at $FFFF and continue from $0000." name="UNTIL_ROLLOVER" start="0" />
        <Enum description="Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on." name="UNTIL_COMPARE" start="0x1" />
      </BitField>
      <BitField description="Count Once" name="ONCE" size="1" start="6">
        <Enum description="Count repeatedly." name="REPEAT" start="0" />
        <Enum description="Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops." name="UNTIL_COMPARE" start="0x1" />
      </BitField>
      <BitField description="Secondary Count Source" name="SCS" size="2" start="7">
        <Enum description="Counter 0 input pin" name="COUNTER0_IN" start="0" />
        <Enum description="Counter 1 input pin" name="COUNTER1_IN" start="0x1" />
        <Enum description="Counter 2 input pin" name="COUNTER2_IN" start="0x2" />
        <Enum description="Counter 3 input pin" name="COUNTER3_IN" start="0x3" />
      </BitField>
      <BitField description="Primary Count Source" name="PCS" size="4" start="9">
        <Enum description="Counter 0 input pin" name="COUNTER0_IN" start="0" />
        <Enum description="Counter 1 input pin" name="COUNTER1_IN" start="0x1" />
        <Enum description="Counter 2 input pin" name="COUNTER2_IN" start="0x2" />
        <Enum description="Counter 3 input pin" name="COUNTER3_IN" start="0x3" />
        <Enum description="Counter 0 output" name="COUNTER0_OUT" start="0x4" />
        <Enum description="Counter 1 output" name="COUNTER1_OUT" start="0x5" />
        <Enum description="Counter 2 output" name="COUNTER2_OUT" start="0x6" />
        <Enum description="Counter 3 output" name="COUNTER3_OUT" start="0x7" />
        <Enum description="IP bus clock divide by 1 prescaler" name="BUS_DIVBY1" start="0x8" />
        <Enum description="IP bus clock divide by 2 prescaler" name="BUS_DIVBY2" start="0x9" />
        <Enum description="IP bus clock divide by 4 prescaler" name="BUS_DIVBY4" start="0xA" />
        <Enum description="IP bus clock divide by 8 prescaler" name="BUS_DIVBY8" start="0xB" />
        <Enum description="IP bus clock divide by 16 prescaler" name="BUS_DIVBY16" start="0xC" />
        <Enum description="IP bus clock divide by 32 prescaler" name="BUS_DIVBY32" start="0xD" />
        <Enum description="IP bus clock divide by 64 prescaler" name="BUS_DIVBY64" start="0xE" />
        <Enum description="IP bus clock divide by 128 prescaler" name="BUS_DIVBY128" start="0xF" />
      </BitField>
      <BitField description="Count Mode" name="CM" size="3" start="13">
        <Enum description="No operation" name="NOOP" start="0" />
        <Enum description="Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS]." name="RISING_ONLY" start="0x1" />
        <Enum description="Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode." name="RISING_AND_FALLING" start="0x2" />
        <Enum description="Count rising edges of primary source while secondary input high active" name="RISING_WHILE_SEC_HIGH" start="0x3" />
        <Enum description="Quadrature count mode, uses primary and secondary sources" name="QUADRATURE" start="0x4" />
        <Enum description="Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1." name="RISING_SEC_DIR" start="0x5" />
        <Enum description="Edge of secondary source triggers primary count until compare" name="SECONDARY" start="0x6" />
        <Enum description="Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs." name="CASCADE" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Channel Status and Control Register" name="SCTRL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xE">
      <BitField description="Output Enable" name="OEN" size="1" start="0">
        <Enum description="The external pin is configured as an input." name="INPUT" start="0" />
        <Enum description="The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS." name="OFLAG_OUT" start="0x1" />
      </BitField>
      <BitField description="Output Polarity Select" name="OPS" size="1" start="1">
        <Enum description="True polarity." name="TRUE" start="0" />
        <Enum description="Inverted polarity." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="Force OFLAG Output" name="FORCE" size="1" start="2" />
      <BitField description="Forced OFLAG Value" name="VAL" size="1" start="3" />
      <BitField description="Enable External OFLAG Force" name="EEOF" size="1" start="4" />
      <BitField description="Master Mode" name="MSTR" size="1" start="5" />
      <BitField description="Input Capture Mode" name="CAPTURE_MODE" size="2" start="6">
        <Enum description="Capture function is disabled" name="DISABLED" start="0" />
        <Enum description="Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input" name="ENABLE_RISING" start="0x1" />
        <Enum description="Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input" name="ENABLE_FALLING" start="0x2" />
        <Enum description="Load capture register on both edges of input" name="ENABLE_BOTH" start="0x3" />
      </BitField>
      <BitField description="External Input Signal" name="INPUT" size="1" start="8" />
      <BitField description="Input Polarity Select" name="IPS" size="1" start="9" />
      <BitField description="Input Edge Flag Interrupt Enable" name="IEFIE" size="1" start="10" />
      <BitField description="Input Edge Flag" name="IEF" size="1" start="11" />
      <BitField description="Timer Overflow Flag Interrupt Enable" name="TOFIE" size="1" start="12" />
      <BitField description="Timer Overflow Flag" name="TOF" size="1" start="13" />
      <BitField description="Timer Compare Flag Interrupt Enable" name="TCFIE" size="1" start="14" />
      <BitField description="Timer Compare Flag" name="TCF" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Comparator Load Register 1" name="CMPLD10" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x10">
      <BitField description="COMPARATOR_LOAD_1" name="COMPARATOR_LOAD_1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Comparator Load Register 2" name="CMPLD20" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x12">
      <BitField description="COMPARATOR_LOAD_2" name="COMPARATOR_LOAD_2" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Comparator Status and Control Register" name="CSCTRL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x14">
      <BitField description="Compare Load Control 1" name="CL1" size="2" start="0">
        <Enum description="Never preload" name="NEVER" start="0" />
        <Enum description="Load upon successful compare with the value in COMP1" name="COMP1" start="0x1" />
        <Enum description="Load upon successful compare with the value in COMP2" name="COMP2" start="0x2" />
      </BitField>
      <BitField description="Compare Load Control 2" name="CL2" size="2" start="2">
        <Enum description="Never preload" name="NEVER" start="0" />
        <Enum description="Load upon successful compare with the value in COMP1" name="COMP1" start="0x1" />
        <Enum description="Load upon successful compare with the value in COMP2" name="COMP2" start="0x2" />
      </BitField>
      <BitField description="Timer Compare 1 Interrupt Flag" name="TCF1" size="1" start="4" />
      <BitField description="Timer Compare 2 Interrupt Flag" name="TCF2" size="1" start="5" />
      <BitField description="Timer Compare 1 Interrupt Enable" name="TCF1EN" size="1" start="6" />
      <BitField description="Timer Compare 2 Interrupt Enable" name="TCF2EN" size="1" start="7" />
      <BitField description="Counting Direction Indicator" name="UP" size="1" start="9">
        <Enum description="The last count was in the DOWN direction." name="DOWN" start="0" />
        <Enum description="The last count was in the UP direction." name="UP" start="0x1" />
      </BitField>
      <BitField description="Triggered Count Initialization Control" name="TCI" size="1" start="10">
        <Enum description="Stop counter upon receiving a second trigger event while still counting from the first trigger event." name="STOP" start="0" />
        <Enum description="Reload the counter upon receiving a second trigger event while still counting from the first trigger event." name="RELOAD" start="0x1" />
      </BitField>
      <BitField description="Reload on Capture" name="ROC" size="1" start="11">
        <Enum description="Do not reload the counter on a capture event." name="DISABLE" start="0" />
        <Enum description="Reload the counter on a capture event." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Alternative Load Enable" name="ALT_LOAD" size="1" start="12">
        <Enum description="Counter can be re-initialized only with the LOAD register." name="DISABLE" start="0" />
        <Enum description="Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Fault Enable" name="FAULT" size="1" start="13">
        <Enum description="Fault function disabled." name="DISABLE" start="0" />
        <Enum description="Fault function enabled." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Debug Actions Enable" name="DBG_EN" size="2" start="14">
        <Enum description="Continue with normal operation during debug mode. (default)" name="NORMAL" start="0" />
        <Enum description="Halt TMR counter during debug mode." name="HALT_TMR" start="0x1" />
        <Enum description="Force TMR output to logic 0 (prior to consideration of SCTRL[OPS])." name="FORCE_0" start="0x2" />
        <Enum description="Both halt counter and force output to 0 during debug mode." name="HALT_AND_FORCE_0" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Channel Input Filter Register" name="FILT0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x16">
      <BitField description="Input Filter Sample Period" name="FILT_PER" size="8" start="0" />
      <BitField description="Input Filter Sample Count" name="FILT_CNT" size="3" start="8" />
    </Register>
    <Register access="Read/Write" description="Timer Channel DMA Enable Register" name="DMA0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x18">
      <BitField description="Input Edge Flag DMA Enable" name="IEFDE" size="1" start="0" />
      <BitField description="Comparator Preload Register 1 DMA Enable" name="CMPLD1DE" size="1" start="1" />
      <BitField description="Comparator Preload Register 2 DMA Enable" name="CMPLD2DE" size="1" start="2" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Enable Register" name="ENBL" reset_mask="0xFFFF" reset_value="0xF" size="2" start="+0x1E">
      <BitField description="Timer Channel Enable" name="ENBL" size="4" start="0">
        <Enum description="Timer channel is disabled." name="DISABLE" start="0" />
        <Enum description="Timer channel is enabled. (default)" name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Channel Compare Register 1" name="COMP11" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x20">
      <BitField description="Comparison Value 1" name="COMPARISON_1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Compare Register 2" name="COMP21" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x22">
      <BitField description="Comparison Value 2" name="COMPARISON_2" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Capture Register" name="CAPT1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x24">
      <BitField description="Capture Value" name="CAPTURE" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Load Register" name="LOAD1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x26">
      <BitField description="Timer Load Register" name="LOAD" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Hold Register" name="HOLD1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x28">
      <BitField description="HOLD" name="HOLD" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Counter Register" name="CNTR1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2A">
      <BitField description="COUNTER" name="COUNTER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Control Register" name="CTRL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2C">
      <BitField description="Output Mode" name="OUTMODE" size="3" start="0">
        <Enum description="Asserted while counter is active" name="COUNTER_ACTIVE" start="0" />
        <Enum description="Clear OFLAG output on successful compare" name="CLEAR_OFLAG" start="0x1" />
        <Enum description="Set OFLAG output on successful compare" name="SET_OFLAG" start="0x2" />
        <Enum description="Toggle OFLAG output on successful compare" name="TOGGLE_OFLAG_SUCCESS" start="0x3" />
        <Enum description="Toggle OFLAG output using alternating compare registers" name="TOGGLE_OFLAG_ALT" start="0x4" />
        <Enum description="Set on compare, cleared on secondary source input edge" name="CLEAR_ON_SECONDARY" start="0x5" />
        <Enum description="Set on compare, cleared on counter rollover" name="CLEAR_ON_ROLLOVER" start="0x6" />
        <Enum description="Enable gated clock output while counter is active" name="ENABLE_GATED_OUT" start="0x7" />
      </BitField>
      <BitField description="Co-Channel Initialization" name="COINIT" size="1" start="3">
        <Enum description="Co-channel counter/timers cannot force a re-initialization of this counter/timer" name="DISABLE" start="0" />
        <Enum description="Co-channel counter/timers may force a re-initialization of this counter/timer" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Count Direction" name="DIR" size="1" start="4">
        <Enum description="Count up." name="COUNTUP" start="0" />
        <Enum description="Count down." name="COUNTDOWN" start="0x1" />
      </BitField>
      <BitField description="Count Length" name="LENGTH" size="1" start="5">
        <Enum description="Count until roll over at $FFFF and continue from $0000." name="UNTIL_ROLLOVER" start="0" />
        <Enum description="Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on." name="UNTIL_COMPARE" start="0x1" />
      </BitField>
      <BitField description="Count Once" name="ONCE" size="1" start="6">
        <Enum description="Count repeatedly." name="REPEAT" start="0" />
        <Enum description="Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops." name="UNTIL_COMPARE" start="0x1" />
      </BitField>
      <BitField description="Secondary Count Source" name="SCS" size="2" start="7">
        <Enum description="Counter 0 input pin" name="COUNTER0_IN" start="0" />
        <Enum description="Counter 1 input pin" name="COUNTER1_IN" start="0x1" />
        <Enum description="Counter 2 input pin" name="COUNTER2_IN" start="0x2" />
        <Enum description="Counter 3 input pin" name="COUNTER3_IN" start="0x3" />
      </BitField>
      <BitField description="Primary Count Source" name="PCS" size="4" start="9">
        <Enum description="Counter 0 input pin" name="COUNTER0_IN" start="0" />
        <Enum description="Counter 1 input pin" name="COUNTER1_IN" start="0x1" />
        <Enum description="Counter 2 input pin" name="COUNTER2_IN" start="0x2" />
        <Enum description="Counter 3 input pin" name="COUNTER3_IN" start="0x3" />
        <Enum description="Counter 0 output" name="COUNTER0_OUT" start="0x4" />
        <Enum description="Counter 1 output" name="COUNTER1_OUT" start="0x5" />
        <Enum description="Counter 2 output" name="COUNTER2_OUT" start="0x6" />
        <Enum description="Counter 3 output" name="COUNTER3_OUT" start="0x7" />
        <Enum description="IP bus clock divide by 1 prescaler" name="BUS_DIVBY1" start="0x8" />
        <Enum description="IP bus clock divide by 2 prescaler" name="BUS_DIVBY2" start="0x9" />
        <Enum description="IP bus clock divide by 4 prescaler" name="BUS_DIVBY4" start="0xA" />
        <Enum description="IP bus clock divide by 8 prescaler" name="BUS_DIVBY8" start="0xB" />
        <Enum description="IP bus clock divide by 16 prescaler" name="BUS_DIVBY16" start="0xC" />
        <Enum description="IP bus clock divide by 32 prescaler" name="BUS_DIVBY32" start="0xD" />
        <Enum description="IP bus clock divide by 64 prescaler" name="BUS_DIVBY64" start="0xE" />
        <Enum description="IP bus clock divide by 128 prescaler" name="BUS_DIVBY128" start="0xF" />
      </BitField>
      <BitField description="Count Mode" name="CM" size="3" start="13">
        <Enum description="No operation" name="NOOP" start="0" />
        <Enum description="Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS]." name="RISING_ONLY" start="0x1" />
        <Enum description="Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode." name="RISING_AND_FALLING" start="0x2" />
        <Enum description="Count rising edges of primary source while secondary input high active" name="RISING_WHILE_SEC_HIGH" start="0x3" />
        <Enum description="Quadrature count mode, uses primary and secondary sources" name="QUADRATURE" start="0x4" />
        <Enum description="Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1." name="RISING_SEC_DIR" start="0x5" />
        <Enum description="Edge of secondary source triggers primary count until compare" name="SECONDARY" start="0x6" />
        <Enum description="Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs." name="CASCADE" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Channel Status and Control Register" name="SCTRL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2E">
      <BitField description="Output Enable" name="OEN" size="1" start="0">
        <Enum description="The external pin is configured as an input." name="INPUT" start="0" />
        <Enum description="The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS." name="OFLAG_OUT" start="0x1" />
      </BitField>
      <BitField description="Output Polarity Select" name="OPS" size="1" start="1">
        <Enum description="True polarity." name="TRUE" start="0" />
        <Enum description="Inverted polarity." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="Force OFLAG Output" name="FORCE" size="1" start="2" />
      <BitField description="Forced OFLAG Value" name="VAL" size="1" start="3" />
      <BitField description="Enable External OFLAG Force" name="EEOF" size="1" start="4" />
      <BitField description="Master Mode" name="MSTR" size="1" start="5" />
      <BitField description="Input Capture Mode" name="CAPTURE_MODE" size="2" start="6">
        <Enum description="Capture function is disabled" name="DISABLED" start="0" />
        <Enum description="Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input" name="ENABLE_RISING" start="0x1" />
        <Enum description="Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input" name="ENABLE_FALLING" start="0x2" />
        <Enum description="Load capture register on both edges of input" name="ENABLE_BOTH" start="0x3" />
      </BitField>
      <BitField description="External Input Signal" name="INPUT" size="1" start="8" />
      <BitField description="Input Polarity Select" name="IPS" size="1" start="9" />
      <BitField description="Input Edge Flag Interrupt Enable" name="IEFIE" size="1" start="10" />
      <BitField description="Input Edge Flag" name="IEF" size="1" start="11" />
      <BitField description="Timer Overflow Flag Interrupt Enable" name="TOFIE" size="1" start="12" />
      <BitField description="Timer Overflow Flag" name="TOF" size="1" start="13" />
      <BitField description="Timer Compare Flag Interrupt Enable" name="TCFIE" size="1" start="14" />
      <BitField description="Timer Compare Flag" name="TCF" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Comparator Load Register 1" name="CMPLD11" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x30">
      <BitField description="COMPARATOR_LOAD_1" name="COMPARATOR_LOAD_1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Comparator Load Register 2" name="CMPLD21" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x32">
      <BitField description="COMPARATOR_LOAD_2" name="COMPARATOR_LOAD_2" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Comparator Status and Control Register" name="CSCTRL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x34">
      <BitField description="Compare Load Control 1" name="CL1" size="2" start="0">
        <Enum description="Never preload" name="NEVER" start="0" />
        <Enum description="Load upon successful compare with the value in COMP1" name="COMP1" start="0x1" />
        <Enum description="Load upon successful compare with the value in COMP2" name="COMP2" start="0x2" />
      </BitField>
      <BitField description="Compare Load Control 2" name="CL2" size="2" start="2">
        <Enum description="Never preload" name="NEVER" start="0" />
        <Enum description="Load upon successful compare with the value in COMP1" name="COMP1" start="0x1" />
        <Enum description="Load upon successful compare with the value in COMP2" name="COMP2" start="0x2" />
      </BitField>
      <BitField description="Timer Compare 1 Interrupt Flag" name="TCF1" size="1" start="4" />
      <BitField description="Timer Compare 2 Interrupt Flag" name="TCF2" size="1" start="5" />
      <BitField description="Timer Compare 1 Interrupt Enable" name="TCF1EN" size="1" start="6" />
      <BitField description="Timer Compare 2 Interrupt Enable" name="TCF2EN" size="1" start="7" />
      <BitField description="Counting Direction Indicator" name="UP" size="1" start="9">
        <Enum description="The last count was in the DOWN direction." name="DOWN" start="0" />
        <Enum description="The last count was in the UP direction." name="UP" start="0x1" />
      </BitField>
      <BitField description="Triggered Count Initialization Control" name="TCI" size="1" start="10">
        <Enum description="Stop counter upon receiving a second trigger event while still counting from the first trigger event." name="STOP" start="0" />
        <Enum description="Reload the counter upon receiving a second trigger event while still counting from the first trigger event." name="RELOAD" start="0x1" />
      </BitField>
      <BitField description="Reload on Capture" name="ROC" size="1" start="11">
        <Enum description="Do not reload the counter on a capture event." name="DISABLE" start="0" />
        <Enum description="Reload the counter on a capture event." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Alternative Load Enable" name="ALT_LOAD" size="1" start="12">
        <Enum description="Counter can be re-initialized only with the LOAD register." name="DISABLE" start="0" />
        <Enum description="Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Fault Enable" name="FAULT" size="1" start="13">
        <Enum description="Fault function disabled." name="DISABLE" start="0" />
        <Enum description="Fault function enabled." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Debug Actions Enable" name="DBG_EN" size="2" start="14">
        <Enum description="Continue with normal operation during debug mode. (default)" name="NORMAL" start="0" />
        <Enum description="Halt TMR counter during debug mode." name="HALT_TMR" start="0x1" />
        <Enum description="Force TMR output to logic 0 (prior to consideration of SCTRL[OPS])." name="FORCE_0" start="0x2" />
        <Enum description="Both halt counter and force output to 0 during debug mode." name="HALT_AND_FORCE_0" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Channel Input Filter Register" name="FILT1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x36">
      <BitField description="Input Filter Sample Period" name="FILT_PER" size="8" start="0" />
      <BitField description="Input Filter Sample Count" name="FILT_CNT" size="3" start="8" />
    </Register>
    <Register access="Read/Write" description="Timer Channel DMA Enable Register" name="DMA1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x38">
      <BitField description="Input Edge Flag DMA Enable" name="IEFDE" size="1" start="0" />
      <BitField description="Comparator Preload Register 1 DMA Enable" name="CMPLD1DE" size="1" start="1" />
      <BitField description="Comparator Preload Register 2 DMA Enable" name="CMPLD2DE" size="1" start="2" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Compare Register 1" name="COMP12" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x40">
      <BitField description="Comparison Value 1" name="COMPARISON_1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Compare Register 2" name="COMP22" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x42">
      <BitField description="Comparison Value 2" name="COMPARISON_2" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Capture Register" name="CAPT2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x44">
      <BitField description="Capture Value" name="CAPTURE" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Load Register" name="LOAD2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x46">
      <BitField description="Timer Load Register" name="LOAD" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Hold Register" name="HOLD2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x48">
      <BitField description="HOLD" name="HOLD" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Counter Register" name="CNTR2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4A">
      <BitField description="COUNTER" name="COUNTER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Control Register" name="CTRL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4C">
      <BitField description="Output Mode" name="OUTMODE" size="3" start="0">
        <Enum description="Asserted while counter is active" name="COUNTER_ACTIVE" start="0" />
        <Enum description="Clear OFLAG output on successful compare" name="CLEAR_OFLAG" start="0x1" />
        <Enum description="Set OFLAG output on successful compare" name="SET_OFLAG" start="0x2" />
        <Enum description="Toggle OFLAG output on successful compare" name="TOGGLE_OFLAG_SUCCESS" start="0x3" />
        <Enum description="Toggle OFLAG output using alternating compare registers" name="TOGGLE_OFLAG_ALT" start="0x4" />
        <Enum description="Set on compare, cleared on secondary source input edge" name="CLEAR_ON_SECONDARY" start="0x5" />
        <Enum description="Set on compare, cleared on counter rollover" name="CLEAR_ON_ROLLOVER" start="0x6" />
        <Enum description="Enable gated clock output while counter is active" name="ENABLE_GATED_OUT" start="0x7" />
      </BitField>
      <BitField description="Co-Channel Initialization" name="COINIT" size="1" start="3">
        <Enum description="Co-channel counter/timers cannot force a re-initialization of this counter/timer" name="DISABLE" start="0" />
        <Enum description="Co-channel counter/timers may force a re-initialization of this counter/timer" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Count Direction" name="DIR" size="1" start="4">
        <Enum description="Count up." name="COUNTUP" start="0" />
        <Enum description="Count down." name="COUNTDOWN" start="0x1" />
      </BitField>
      <BitField description="Count Length" name="LENGTH" size="1" start="5">
        <Enum description="Count until roll over at $FFFF and continue from $0000." name="UNTIL_ROLLOVER" start="0" />
        <Enum description="Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on." name="UNTIL_COMPARE" start="0x1" />
      </BitField>
      <BitField description="Count Once" name="ONCE" size="1" start="6">
        <Enum description="Count repeatedly." name="REPEAT" start="0" />
        <Enum description="Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops." name="UNTIL_COMPARE" start="0x1" />
      </BitField>
      <BitField description="Secondary Count Source" name="SCS" size="2" start="7">
        <Enum description="Counter 0 input pin" name="COUNTER0_IN" start="0" />
        <Enum description="Counter 1 input pin" name="COUNTER1_IN" start="0x1" />
        <Enum description="Counter 2 input pin" name="COUNTER2_IN" start="0x2" />
        <Enum description="Counter 3 input pin" name="COUNTER3_IN" start="0x3" />
      </BitField>
      <BitField description="Primary Count Source" name="PCS" size="4" start="9">
        <Enum description="Counter 0 input pin" name="COUNTER0_IN" start="0" />
        <Enum description="Counter 1 input pin" name="COUNTER1_IN" start="0x1" />
        <Enum description="Counter 2 input pin" name="COUNTER2_IN" start="0x2" />
        <Enum description="Counter 3 input pin" name="COUNTER3_IN" start="0x3" />
        <Enum description="Counter 0 output" name="COUNTER0_OUT" start="0x4" />
        <Enum description="Counter 1 output" name="COUNTER1_OUT" start="0x5" />
        <Enum description="Counter 2 output" name="COUNTER2_OUT" start="0x6" />
        <Enum description="Counter 3 output" name="COUNTER3_OUT" start="0x7" />
        <Enum description="IP bus clock divide by 1 prescaler" name="BUS_DIVBY1" start="0x8" />
        <Enum description="IP bus clock divide by 2 prescaler" name="BUS_DIVBY2" start="0x9" />
        <Enum description="IP bus clock divide by 4 prescaler" name="BUS_DIVBY4" start="0xA" />
        <Enum description="IP bus clock divide by 8 prescaler" name="BUS_DIVBY8" start="0xB" />
        <Enum description="IP bus clock divide by 16 prescaler" name="BUS_DIVBY16" start="0xC" />
        <Enum description="IP bus clock divide by 32 prescaler" name="BUS_DIVBY32" start="0xD" />
        <Enum description="IP bus clock divide by 64 prescaler" name="BUS_DIVBY64" start="0xE" />
        <Enum description="IP bus clock divide by 128 prescaler" name="BUS_DIVBY128" start="0xF" />
      </BitField>
      <BitField description="Count Mode" name="CM" size="3" start="13">
        <Enum description="No operation" name="NOOP" start="0" />
        <Enum description="Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS]." name="RISING_ONLY" start="0x1" />
        <Enum description="Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode." name="RISING_AND_FALLING" start="0x2" />
        <Enum description="Count rising edges of primary source while secondary input high active" name="RISING_WHILE_SEC_HIGH" start="0x3" />
        <Enum description="Quadrature count mode, uses primary and secondary sources" name="QUADRATURE" start="0x4" />
        <Enum description="Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1." name="RISING_SEC_DIR" start="0x5" />
        <Enum description="Edge of secondary source triggers primary count until compare" name="SECONDARY" start="0x6" />
        <Enum description="Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs." name="CASCADE" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Channel Status and Control Register" name="SCTRL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4E">
      <BitField description="Output Enable" name="OEN" size="1" start="0">
        <Enum description="The external pin is configured as an input." name="INPUT" start="0" />
        <Enum description="The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS." name="OFLAG_OUT" start="0x1" />
      </BitField>
      <BitField description="Output Polarity Select" name="OPS" size="1" start="1">
        <Enum description="True polarity." name="TRUE" start="0" />
        <Enum description="Inverted polarity." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="Force OFLAG Output" name="FORCE" size="1" start="2" />
      <BitField description="Forced OFLAG Value" name="VAL" size="1" start="3" />
      <BitField description="Enable External OFLAG Force" name="EEOF" size="1" start="4" />
      <BitField description="Master Mode" name="MSTR" size="1" start="5" />
      <BitField description="Input Capture Mode" name="CAPTURE_MODE" size="2" start="6">
        <Enum description="Capture function is disabled" name="DISABLED" start="0" />
        <Enum description="Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input" name="ENABLE_RISING" start="0x1" />
        <Enum description="Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input" name="ENABLE_FALLING" start="0x2" />
        <Enum description="Load capture register on both edges of input" name="ENABLE_BOTH" start="0x3" />
      </BitField>
      <BitField description="External Input Signal" name="INPUT" size="1" start="8" />
      <BitField description="Input Polarity Select" name="IPS" size="1" start="9" />
      <BitField description="Input Edge Flag Interrupt Enable" name="IEFIE" size="1" start="10" />
      <BitField description="Input Edge Flag" name="IEF" size="1" start="11" />
      <BitField description="Timer Overflow Flag Interrupt Enable" name="TOFIE" size="1" start="12" />
      <BitField description="Timer Overflow Flag" name="TOF" size="1" start="13" />
      <BitField description="Timer Compare Flag Interrupt Enable" name="TCFIE" size="1" start="14" />
      <BitField description="Timer Compare Flag" name="TCF" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Comparator Load Register 1" name="CMPLD12" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x50">
      <BitField description="COMPARATOR_LOAD_1" name="COMPARATOR_LOAD_1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Comparator Load Register 2" name="CMPLD22" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x52">
      <BitField description="COMPARATOR_LOAD_2" name="COMPARATOR_LOAD_2" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Comparator Status and Control Register" name="CSCTRL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x54">
      <BitField description="Compare Load Control 1" name="CL1" size="2" start="0">
        <Enum description="Never preload" name="NEVER" start="0" />
        <Enum description="Load upon successful compare with the value in COMP1" name="COMP1" start="0x1" />
        <Enum description="Load upon successful compare with the value in COMP2" name="COMP2" start="0x2" />
      </BitField>
      <BitField description="Compare Load Control 2" name="CL2" size="2" start="2">
        <Enum description="Never preload" name="NEVER" start="0" />
        <Enum description="Load upon successful compare with the value in COMP1" name="COMP1" start="0x1" />
        <Enum description="Load upon successful compare with the value in COMP2" name="COMP2" start="0x2" />
      </BitField>
      <BitField description="Timer Compare 1 Interrupt Flag" name="TCF1" size="1" start="4" />
      <BitField description="Timer Compare 2 Interrupt Flag" name="TCF2" size="1" start="5" />
      <BitField description="Timer Compare 1 Interrupt Enable" name="TCF1EN" size="1" start="6" />
      <BitField description="Timer Compare 2 Interrupt Enable" name="TCF2EN" size="1" start="7" />
      <BitField description="Counting Direction Indicator" name="UP" size="1" start="9">
        <Enum description="The last count was in the DOWN direction." name="DOWN" start="0" />
        <Enum description="The last count was in the UP direction." name="UP" start="0x1" />
      </BitField>
      <BitField description="Triggered Count Initialization Control" name="TCI" size="1" start="10">
        <Enum description="Stop counter upon receiving a second trigger event while still counting from the first trigger event." name="STOP" start="0" />
        <Enum description="Reload the counter upon receiving a second trigger event while still counting from the first trigger event." name="RELOAD" start="0x1" />
      </BitField>
      <BitField description="Reload on Capture" name="ROC" size="1" start="11">
        <Enum description="Do not reload the counter on a capture event." name="DISABLE" start="0" />
        <Enum description="Reload the counter on a capture event." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Alternative Load Enable" name="ALT_LOAD" size="1" start="12">
        <Enum description="Counter can be re-initialized only with the LOAD register." name="DISABLE" start="0" />
        <Enum description="Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Fault Enable" name="FAULT" size="1" start="13">
        <Enum description="Fault function disabled." name="DISABLE" start="0" />
        <Enum description="Fault function enabled." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Debug Actions Enable" name="DBG_EN" size="2" start="14">
        <Enum description="Continue with normal operation during debug mode. (default)" name="NORMAL" start="0" />
        <Enum description="Halt TMR counter during debug mode." name="HALT_TMR" start="0x1" />
        <Enum description="Force TMR output to logic 0 (prior to consideration of SCTRL[OPS])." name="FORCE_0" start="0x2" />
        <Enum description="Both halt counter and force output to 0 during debug mode." name="HALT_AND_FORCE_0" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Channel Input Filter Register" name="FILT2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x56">
      <BitField description="Input Filter Sample Period" name="FILT_PER" size="8" start="0" />
      <BitField description="Input Filter Sample Count" name="FILT_CNT" size="3" start="8" />
    </Register>
    <Register access="Read/Write" description="Timer Channel DMA Enable Register" name="DMA2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x58">
      <BitField description="Input Edge Flag DMA Enable" name="IEFDE" size="1" start="0" />
      <BitField description="Comparator Preload Register 1 DMA Enable" name="CMPLD1DE" size="1" start="1" />
      <BitField description="Comparator Preload Register 2 DMA Enable" name="CMPLD2DE" size="1" start="2" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Compare Register 1" name="COMP13" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x60">
      <BitField description="Comparison Value 1" name="COMPARISON_1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Compare Register 2" name="COMP23" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x62">
      <BitField description="Comparison Value 2" name="COMPARISON_2" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Capture Register" name="CAPT3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x64">
      <BitField description="Capture Value" name="CAPTURE" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Load Register" name="LOAD3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x66">
      <BitField description="Timer Load Register" name="LOAD" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Hold Register" name="HOLD3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x68">
      <BitField description="HOLD" name="HOLD" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Counter Register" name="CNTR3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6A">
      <BitField description="COUNTER" name="COUNTER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Control Register" name="CTRL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6C">
      <BitField description="Output Mode" name="OUTMODE" size="3" start="0">
        <Enum description="Asserted while counter is active" name="COUNTER_ACTIVE" start="0" />
        <Enum description="Clear OFLAG output on successful compare" name="CLEAR_OFLAG" start="0x1" />
        <Enum description="Set OFLAG output on successful compare" name="SET_OFLAG" start="0x2" />
        <Enum description="Toggle OFLAG output on successful compare" name="TOGGLE_OFLAG_SUCCESS" start="0x3" />
        <Enum description="Toggle OFLAG output using alternating compare registers" name="TOGGLE_OFLAG_ALT" start="0x4" />
        <Enum description="Set on compare, cleared on secondary source input edge" name="CLEAR_ON_SECONDARY" start="0x5" />
        <Enum description="Set on compare, cleared on counter rollover" name="CLEAR_ON_ROLLOVER" start="0x6" />
        <Enum description="Enable gated clock output while counter is active" name="ENABLE_GATED_OUT" start="0x7" />
      </BitField>
      <BitField description="Co-Channel Initialization" name="COINIT" size="1" start="3">
        <Enum description="Co-channel counter/timers cannot force a re-initialization of this counter/timer" name="DISABLE" start="0" />
        <Enum description="Co-channel counter/timers may force a re-initialization of this counter/timer" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Count Direction" name="DIR" size="1" start="4">
        <Enum description="Count up." name="COUNTUP" start="0" />
        <Enum description="Count down." name="COUNTDOWN" start="0x1" />
      </BitField>
      <BitField description="Count Length" name="LENGTH" size="1" start="5">
        <Enum description="Count until roll over at $FFFF and continue from $0000." name="UNTIL_ROLLOVER" start="0" />
        <Enum description="Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on." name="UNTIL_COMPARE" start="0x1" />
      </BitField>
      <BitField description="Count Once" name="ONCE" size="1" start="6">
        <Enum description="Count repeatedly." name="REPEAT" start="0" />
        <Enum description="Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops." name="UNTIL_COMPARE" start="0x1" />
      </BitField>
      <BitField description="Secondary Count Source" name="SCS" size="2" start="7">
        <Enum description="Counter 0 input pin" name="COUNTER0_IN" start="0" />
        <Enum description="Counter 1 input pin" name="COUNTER1_IN" start="0x1" />
        <Enum description="Counter 2 input pin" name="COUNTER2_IN" start="0x2" />
        <Enum description="Counter 3 input pin" name="COUNTER3_IN" start="0x3" />
      </BitField>
      <BitField description="Primary Count Source" name="PCS" size="4" start="9">
        <Enum description="Counter 0 input pin" name="COUNTER0_IN" start="0" />
        <Enum description="Counter 1 input pin" name="COUNTER1_IN" start="0x1" />
        <Enum description="Counter 2 input pin" name="COUNTER2_IN" start="0x2" />
        <Enum description="Counter 3 input pin" name="COUNTER3_IN" start="0x3" />
        <Enum description="Counter 0 output" name="COUNTER0_OUT" start="0x4" />
        <Enum description="Counter 1 output" name="COUNTER1_OUT" start="0x5" />
        <Enum description="Counter 2 output" name="COUNTER2_OUT" start="0x6" />
        <Enum description="Counter 3 output" name="COUNTER3_OUT" start="0x7" />
        <Enum description="IP bus clock divide by 1 prescaler" name="BUS_DIVBY1" start="0x8" />
        <Enum description="IP bus clock divide by 2 prescaler" name="BUS_DIVBY2" start="0x9" />
        <Enum description="IP bus clock divide by 4 prescaler" name="BUS_DIVBY4" start="0xA" />
        <Enum description="IP bus clock divide by 8 prescaler" name="BUS_DIVBY8" start="0xB" />
        <Enum description="IP bus clock divide by 16 prescaler" name="BUS_DIVBY16" start="0xC" />
        <Enum description="IP bus clock divide by 32 prescaler" name="BUS_DIVBY32" start="0xD" />
        <Enum description="IP bus clock divide by 64 prescaler" name="BUS_DIVBY64" start="0xE" />
        <Enum description="IP bus clock divide by 128 prescaler" name="BUS_DIVBY128" start="0xF" />
      </BitField>
      <BitField description="Count Mode" name="CM" size="3" start="13">
        <Enum description="No operation" name="NOOP" start="0" />
        <Enum description="Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS]." name="RISING_ONLY" start="0x1" />
        <Enum description="Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode." name="RISING_AND_FALLING" start="0x2" />
        <Enum description="Count rising edges of primary source while secondary input high active" name="RISING_WHILE_SEC_HIGH" start="0x3" />
        <Enum description="Quadrature count mode, uses primary and secondary sources" name="QUADRATURE" start="0x4" />
        <Enum description="Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1." name="RISING_SEC_DIR" start="0x5" />
        <Enum description="Edge of secondary source triggers primary count until compare" name="SECONDARY" start="0x6" />
        <Enum description="Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs." name="CASCADE" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Channel Status and Control Register" name="SCTRL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6E">
      <BitField description="Output Enable" name="OEN" size="1" start="0">
        <Enum description="The external pin is configured as an input." name="INPUT" start="0" />
        <Enum description="The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS." name="OFLAG_OUT" start="0x1" />
      </BitField>
      <BitField description="Output Polarity Select" name="OPS" size="1" start="1">
        <Enum description="True polarity." name="TRUE" start="0" />
        <Enum description="Inverted polarity." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="Force OFLAG Output" name="FORCE" size="1" start="2" />
      <BitField description="Forced OFLAG Value" name="VAL" size="1" start="3" />
      <BitField description="Enable External OFLAG Force" name="EEOF" size="1" start="4" />
      <BitField description="Master Mode" name="MSTR" size="1" start="5" />
      <BitField description="Input Capture Mode" name="CAPTURE_MODE" size="2" start="6">
        <Enum description="Capture function is disabled" name="DISABLED" start="0" />
        <Enum description="Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input" name="ENABLE_RISING" start="0x1" />
        <Enum description="Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input" name="ENABLE_FALLING" start="0x2" />
        <Enum description="Load capture register on both edges of input" name="ENABLE_BOTH" start="0x3" />
      </BitField>
      <BitField description="External Input Signal" name="INPUT" size="1" start="8" />
      <BitField description="Input Polarity Select" name="IPS" size="1" start="9" />
      <BitField description="Input Edge Flag Interrupt Enable" name="IEFIE" size="1" start="10" />
      <BitField description="Input Edge Flag" name="IEF" size="1" start="11" />
      <BitField description="Timer Overflow Flag Interrupt Enable" name="TOFIE" size="1" start="12" />
      <BitField description="Timer Overflow Flag" name="TOF" size="1" start="13" />
      <BitField description="Timer Compare Flag Interrupt Enable" name="TCFIE" size="1" start="14" />
      <BitField description="Timer Compare Flag" name="TCF" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Comparator Load Register 1" name="CMPLD13" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x70">
      <BitField description="COMPARATOR_LOAD_1" name="COMPARATOR_LOAD_1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Comparator Load Register 2" name="CMPLD23" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x72">
      <BitField description="COMPARATOR_LOAD_2" name="COMPARATOR_LOAD_2" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Timer Channel Comparator Status and Control Register" name="CSCTRL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x74">
      <BitField description="Compare Load Control 1" name="CL1" size="2" start="0">
        <Enum description="Never preload" name="NEVER" start="0" />
        <Enum description="Load upon successful compare with the value in COMP1" name="COMP1" start="0x1" />
        <Enum description="Load upon successful compare with the value in COMP2" name="COMP2" start="0x2" />
      </BitField>
      <BitField description="Compare Load Control 2" name="CL2" size="2" start="2">
        <Enum description="Never preload" name="NEVER" start="0" />
        <Enum description="Load upon successful compare with the value in COMP1" name="COMP1" start="0x1" />
        <Enum description="Load upon successful compare with the value in COMP2" name="COMP2" start="0x2" />
      </BitField>
      <BitField description="Timer Compare 1 Interrupt Flag" name="TCF1" size="1" start="4" />
      <BitField description="Timer Compare 2 Interrupt Flag" name="TCF2" size="1" start="5" />
      <BitField description="Timer Compare 1 Interrupt Enable" name="TCF1EN" size="1" start="6" />
      <BitField description="Timer Compare 2 Interrupt Enable" name="TCF2EN" size="1" start="7" />
      <BitField description="Counting Direction Indicator" name="UP" size="1" start="9">
        <Enum description="The last count was in the DOWN direction." name="DOWN" start="0" />
        <Enum description="The last count was in the UP direction." name="UP" start="0x1" />
      </BitField>
      <BitField description="Triggered Count Initialization Control" name="TCI" size="1" start="10">
        <Enum description="Stop counter upon receiving a second trigger event while still counting from the first trigger event." name="STOP" start="0" />
        <Enum description="Reload the counter upon receiving a second trigger event while still counting from the first trigger event." name="RELOAD" start="0x1" />
      </BitField>
      <BitField description="Reload on Capture" name="ROC" size="1" start="11">
        <Enum description="Do not reload the counter on a capture event." name="DISABLE" start="0" />
        <Enum description="Reload the counter on a capture event." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Alternative Load Enable" name="ALT_LOAD" size="1" start="12">
        <Enum description="Counter can be re-initialized only with the LOAD register." name="DISABLE" start="0" />
        <Enum description="Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Fault Enable" name="FAULT" size="1" start="13">
        <Enum description="Fault function disabled." name="DISABLE" start="0" />
        <Enum description="Fault function enabled." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Debug Actions Enable" name="DBG_EN" size="2" start="14">
        <Enum description="Continue with normal operation during debug mode. (default)" name="NORMAL" start="0" />
        <Enum description="Halt TMR counter during debug mode." name="HALT_TMR" start="0x1" />
        <Enum description="Force TMR output to logic 0 (prior to consideration of SCTRL[OPS])." name="FORCE_0" start="0x2" />
        <Enum description="Both halt counter and force output to 0 during debug mode." name="HALT_AND_FORCE_0" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Timer Channel Input Filter Register" name="FILT3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x76">
      <BitField description="Input Filter Sample Period" name="FILT_PER" size="8" start="0" />
      <BitField description="Input Filter Sample Count" name="FILT_CNT" size="3" start="8" />
    </Register>
    <Register access="Read/Write" description="Timer Channel DMA Enable Register" name="DMA3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x78">
      <BitField description="Input Edge Flag DMA Enable" name="IEFDE" size="1" start="0" />
      <BitField description="Comparator Preload Register 1 DMA Enable" name="CMPLD1DE" size="1" start="1" />
      <BitField description="Comparator Preload Register 2 DMA Enable" name="CMPLD2DE" size="1" start="2" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="GPT" name="GPT1" start="0x401EC000">
    <Register access="Read/Write" description="GPT Control Register" name="GPT1_CR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x0">
      <BitField description="GPT Enable" name="EN" size="1" start="0">
        <Enum description="GPT is disabled." name="EN_0" start="0" />
        <Enum description="GPT is enabled." name="EN_1" start="0x1" />
      </BitField>
      <BitField description="GPT Enable mode" name="ENMOD" size="1" start="1">
        <Enum description="GPT counter will retain its value when it is disabled." name="ENMOD_0" start="0" />
        <Enum description="GPT counter value is reset to 0 when it is disabled." name="ENMOD_1" start="0x1" />
      </BitField>
      <BitField description="GPT debug mode enable" name="DBGEN" size="1" start="2">
        <Enum description="GPT is disabled in debug mode." name="DBGEN_0" start="0" />
        <Enum description="GPT is enabled in debug mode." name="DBGEN_1" start="0x1" />
      </BitField>
      <BitField description="GPT Wait Mode enable" name="WAITEN" size="1" start="3">
        <Enum description="GPT is disabled in wait mode." name="WAITEN_0" start="0" />
        <Enum description="GPT is enabled in wait mode." name="WAITEN_1" start="0x1" />
      </BitField>
      <BitField description="GPT Doze Mode Enable" name="DOZEEN" size="1" start="4">
        <Enum description="GPT is disabled in doze mode." name="DOZEEN_0" start="0" />
        <Enum description="GPT is enabled in doze mode." name="DOZEEN_1" start="0x1" />
      </BitField>
      <BitField description="GPT Stop Mode enable" name="STOPEN" size="1" start="5">
        <Enum description="GPT is disabled in Stop mode." name="STOPEN_0" start="0" />
        <Enum description="GPT is enabled in Stop mode." name="STOPEN_1" start="0x1" />
      </BitField>
      <BitField description="Clock Source select" name="CLKSRC" size="3" start="6">
        <Enum description="No clock" name="CLKSRC_0" start="0" />
        <Enum description="Peripheral Clock (ipg_clk)" name="CLKSRC_1" start="0x1" />
        <Enum description="High Frequency Reference Clock (ipg_clk_highfreq)" name="CLKSRC_2" start="0x2" />
        <Enum description="External Clock" name="CLKSRC_3" start="0x3" />
        <Enum description="Low Frequency Reference Clock (ipg_clk_32k)" name="CLKSRC_4" start="0x4" />
        <Enum description="Crystal oscillator as Reference Clock (ipg_clk_24M)" name="CLKSRC_5" start="0x5" />
      </BitField>
      <BitField description="Free-Run or Restart mode" name="FRR" size="1" start="9">
        <Enum description="Restart mode" name="FRR_0" start="0" />
        <Enum description="Free-Run mode" name="FRR_1" start="0x1" />
      </BitField>
      <BitField description="Enable 24 MHz clock input from crystal" name="EN_24M" size="1" start="10">
        <Enum description="24M clock disabled" name="EN_24M_0" start="0" />
        <Enum description="24M clock enabled" name="EN_24M_1" start="0x1" />
      </BitField>
      <BitField description="Software reset" name="SWR" size="1" start="15">
        <Enum description="GPT is not in reset state" name="SWR_0" start="0" />
        <Enum description="GPT is in reset state" name="SWR_1" start="0x1" />
      </BitField>
      <BitField description="See IM2" name="IM1" size="2" start="16" />
      <BitField description="IM2 (bits 19-18, Input Capture Channel 2 operating mode) IM1 (bits 17-16, Input Capture Channel 1 operating mode) The IMn bit field determines the transition on the input pin (for Input capture channel n), which will trigger a capture event" name="IM2" size="2" start="18">
        <Enum description="capture disabled" name="IM2_0" start="0" />
        <Enum description="capture on rising edge only" name="IM2_1" start="0x1" />
        <Enum description="capture on falling edge only" name="IM2_2" start="0x2" />
        <Enum description="capture on both edges" name="IM2_3" start="0x3" />
      </BitField>
      <BitField description="See OM3" name="OM1" size="3" start="20" />
      <BitField description="See OM3" name="OM2" size="3" start="23" />
      <BitField description="OM3 (bits 28-26) controls the Output Compare Channel 3 operating mode" name="OM3" size="3" start="26">
        <Enum description="Output disconnected. No response on pin." name="OM3_0" start="0" />
        <Enum description="Toggle output pin" name="OM3_1" start="0x1" />
        <Enum description="Clear output pin" name="OM3_2" start="0x2" />
        <Enum description="Set output pin" name="OM3_3" start="0x3" />
        <Enum description="Generate an active low pulse (that is one input clock wide) on the output pin." name="OM3_4" start="0b1xx" />
      </BitField>
      <BitField description="See F03" name="FO1" size="1" start="29" />
      <BitField description="See F03" name="FO2" size="1" start="30" />
      <BitField description="FO3 Force Output Compare Channel 3 FO2 Force Output Compare Channel 2 FO1 Force Output Compare Channel 1 The FOn bit causes the pin action programmed for the timer Output Compare n pin (according to the OMn bits in this register)" name="FO3" size="1" start="31">
        <Enum description="Writing a 0 has no effect." name="FO3_0" start="0" />
        <Enum description="Causes the programmed pin action on the timer Output Compare n pin; the OFn flag is not set." name="FO3_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPT Prescaler Register" name="GPT1_PR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="Prescaler bits" name="PRESCALER" size="12" start="0">
        <Enum description="Divide by 1" name="PRESCALER_0" start="0" />
        <Enum description="Divide by 2" name="PRESCALER_1" start="0x1" />
        <Enum description="Divide by 4096" name="PRESCALER_4095" start="0xFFF" />
      </BitField>
      <BitField description="Prescaler bits" name="PRESCALER24M" size="4" start="12">
        <Enum description="Divide by 1" name="PRESCALER24M_0" start="0" />
        <Enum description="Divide by 2" name="PRESCALER24M_1" start="0x1" />
        <Enum description="Divide by 16" name="PRESCALER24M_15" start="0xF" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPT Status Register" name="GPT1_SR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="See OF3" name="OF1" size="1" start="0" />
      <BitField description="See OF3" name="OF2" size="1" start="1" />
      <BitField description="OF3 Output Compare 3 Flag OF2 Output Compare 2 Flag OF1 Output Compare 1 Flag The OFn bit indicates that a compare event has occurred on Output Compare channel n" name="OF3" size="1" start="2">
        <Enum description="Compare event has not occurred." name="OF3_0" start="0" />
        <Enum description="Compare event has occurred." name="OF3_1" start="0x1" />
      </BitField>
      <BitField description="See IF2" name="IF1" size="1" start="3" />
      <BitField description="IF2 Input capture 2 Flag IF1 Input capture 1 Flag The IFn bit indicates that a capture event has occurred on Input Capture channel n" name="IF2" size="1" start="4">
        <Enum description="Capture event has not occurred." name="IF2_0" start="0" />
        <Enum description="Capture event has occurred." name="IF2_1" start="0x1" />
      </BitField>
      <BitField description="Rollover Flag" name="ROV" size="1" start="5">
        <Enum description="Rollover has not occurred." name="ROV_0" start="0" />
        <Enum description="Rollover has occurred." name="ROV_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPT Interrupt Register" name="GPT1_IR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="See OF3IE" name="OF1IE" size="1" start="0" />
      <BitField description="See OF3IE" name="OF2IE" size="1" start="1" />
      <BitField description="OF3IE Output Compare 3 Interrupt Enable OF2IE Output Compare 2 Interrupt Enable OF1IE Output Compare 1 Interrupt Enable The OFnIE bit controls the Output Compare Channel n interrupt" name="OF3IE" size="1" start="2">
        <Enum description="Output Compare Channel n interrupt is disabled." name="OF3IE_0" start="0" />
        <Enum description="Output Compare Channel n interrupt is enabled." name="OF3IE_1" start="0x1" />
      </BitField>
      <BitField description="See IF2IE" name="IF1IE" size="1" start="3" />
      <BitField description="IF2IE Input capture 2 Interrupt Enable IF1IE Input capture 1 Interrupt Enable The IFnIE bit controls the IFnIE Input Capture n Interrupt Enable" name="IF2IE" size="1" start="4">
        <Enum description="IF2IE Input Capture n Interrupt Enable is disabled." name="IF2IE_0" start="0" />
        <Enum description="IF2IE Input Capture n Interrupt Enable is enabled." name="IF2IE_1" start="0x1" />
      </BitField>
      <BitField description="Rollover Interrupt Enable. The ROVIE bit controls the Rollover interrupt." name="ROVIE" size="1" start="5">
        <Enum description="Rollover interrupt is disabled." name="ROVIE_0" start="0" />
        <Enum description="Rollover interrupt enabled." name="ROVIE_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPT Output Compare Register 1" name="GPT1_OCR1" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x10">
      <BitField description="Compare Value" name="COMP" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPT Output Compare Register 2" name="GPT1_OCR2" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x14">
      <BitField description="Compare Value" name="COMP" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPT Output Compare Register 3" name="GPT1_OCR3" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x18">
      <BitField description="Compare Value" name="COMP" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="GPT Input Capture Register 1" name="GPT1_ICR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="Capture Value" name="CAPT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="GPT Input Capture Register 2" name="GPT1_ICR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Capture Value" name="CAPT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="GPT Counter Register" name="GPT1_CNT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Counter Value. The COUNT bits show the current count value of the GPT counter." name="COUNT" size="32" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="GPT" name="GPT2" start="0x401F0000">
    <Register access="Read/Write" description="GPT Control Register" name="GPT2_CR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x0">
      <BitField description="GPT Enable" name="EN" size="1" start="0">
        <Enum description="GPT is disabled." name="EN_0" start="0" />
        <Enum description="GPT is enabled." name="EN_1" start="0x1" />
      </BitField>
      <BitField description="GPT Enable mode" name="ENMOD" size="1" start="1">
        <Enum description="GPT counter will retain its value when it is disabled." name="ENMOD_0" start="0" />
        <Enum description="GPT counter value is reset to 0 when it is disabled." name="ENMOD_1" start="0x1" />
      </BitField>
      <BitField description="GPT debug mode enable" name="DBGEN" size="1" start="2">
        <Enum description="GPT is disabled in debug mode." name="DBGEN_0" start="0" />
        <Enum description="GPT is enabled in debug mode." name="DBGEN_1" start="0x1" />
      </BitField>
      <BitField description="GPT Wait Mode enable" name="WAITEN" size="1" start="3">
        <Enum description="GPT is disabled in wait mode." name="WAITEN_0" start="0" />
        <Enum description="GPT is enabled in wait mode." name="WAITEN_1" start="0x1" />
      </BitField>
      <BitField description="GPT Doze Mode Enable" name="DOZEEN" size="1" start="4">
        <Enum description="GPT is disabled in doze mode." name="DOZEEN_0" start="0" />
        <Enum description="GPT is enabled in doze mode." name="DOZEEN_1" start="0x1" />
      </BitField>
      <BitField description="GPT Stop Mode enable" name="STOPEN" size="1" start="5">
        <Enum description="GPT is disabled in Stop mode." name="STOPEN_0" start="0" />
        <Enum description="GPT is enabled in Stop mode." name="STOPEN_1" start="0x1" />
      </BitField>
      <BitField description="Clock Source select" name="CLKSRC" size="3" start="6">
        <Enum description="No clock" name="CLKSRC_0" start="0" />
        <Enum description="Peripheral Clock (ipg_clk)" name="CLKSRC_1" start="0x1" />
        <Enum description="High Frequency Reference Clock (ipg_clk_highfreq)" name="CLKSRC_2" start="0x2" />
        <Enum description="External Clock" name="CLKSRC_3" start="0x3" />
        <Enum description="Low Frequency Reference Clock (ipg_clk_32k)" name="CLKSRC_4" start="0x4" />
        <Enum description="Crystal oscillator as Reference Clock (ipg_clk_24M)" name="CLKSRC_5" start="0x5" />
      </BitField>
      <BitField description="Free-Run or Restart mode" name="FRR" size="1" start="9">
        <Enum description="Restart mode" name="FRR_0" start="0" />
        <Enum description="Free-Run mode" name="FRR_1" start="0x1" />
      </BitField>
      <BitField description="Enable 24 MHz clock input from crystal" name="EN_24M" size="1" start="10">
        <Enum description="24M clock disabled" name="EN_24M_0" start="0" />
        <Enum description="24M clock enabled" name="EN_24M_1" start="0x1" />
      </BitField>
      <BitField description="Software reset" name="SWR" size="1" start="15">
        <Enum description="GPT is not in reset state" name="SWR_0" start="0" />
        <Enum description="GPT is in reset state" name="SWR_1" start="0x1" />
      </BitField>
      <BitField description="See IM2" name="IM1" size="2" start="16" />
      <BitField description="IM2 (bits 19-18, Input Capture Channel 2 operating mode) IM1 (bits 17-16, Input Capture Channel 1 operating mode) The IMn bit field determines the transition on the input pin (for Input capture channel n), which will trigger a capture event" name="IM2" size="2" start="18">
        <Enum description="capture disabled" name="IM2_0" start="0" />
        <Enum description="capture on rising edge only" name="IM2_1" start="0x1" />
        <Enum description="capture on falling edge only" name="IM2_2" start="0x2" />
        <Enum description="capture on both edges" name="IM2_3" start="0x3" />
      </BitField>
      <BitField description="See OM3" name="OM1" size="3" start="20" />
      <BitField description="See OM3" name="OM2" size="3" start="23" />
      <BitField description="OM3 (bits 28-26) controls the Output Compare Channel 3 operating mode" name="OM3" size="3" start="26">
        <Enum description="Output disconnected. No response on pin." name="OM3_0" start="0" />
        <Enum description="Toggle output pin" name="OM3_1" start="0x1" />
        <Enum description="Clear output pin" name="OM3_2" start="0x2" />
        <Enum description="Set output pin" name="OM3_3" start="0x3" />
        <Enum description="Generate an active low pulse (that is one input clock wide) on the output pin." name="OM3_4" start="0b1xx" />
      </BitField>
      <BitField description="See F03" name="FO1" size="1" start="29" />
      <BitField description="See F03" name="FO2" size="1" start="30" />
      <BitField description="FO3 Force Output Compare Channel 3 FO2 Force Output Compare Channel 2 FO1 Force Output Compare Channel 1 The FOn bit causes the pin action programmed for the timer Output Compare n pin (according to the OMn bits in this register)" name="FO3" size="1" start="31">
        <Enum description="Writing a 0 has no effect." name="FO3_0" start="0" />
        <Enum description="Causes the programmed pin action on the timer Output Compare n pin; the OFn flag is not set." name="FO3_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPT Prescaler Register" name="GPT2_PR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="Prescaler bits" name="PRESCALER" size="12" start="0">
        <Enum description="Divide by 1" name="PRESCALER_0" start="0" />
        <Enum description="Divide by 2" name="PRESCALER_1" start="0x1" />
        <Enum description="Divide by 4096" name="PRESCALER_4095" start="0xFFF" />
      </BitField>
      <BitField description="Prescaler bits" name="PRESCALER24M" size="4" start="12">
        <Enum description="Divide by 1" name="PRESCALER24M_0" start="0" />
        <Enum description="Divide by 2" name="PRESCALER24M_1" start="0x1" />
        <Enum description="Divide by 16" name="PRESCALER24M_15" start="0xF" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPT Status Register" name="GPT2_SR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="See OF3" name="OF1" size="1" start="0" />
      <BitField description="See OF3" name="OF2" size="1" start="1" />
      <BitField description="OF3 Output Compare 3 Flag OF2 Output Compare 2 Flag OF1 Output Compare 1 Flag The OFn bit indicates that a compare event has occurred on Output Compare channel n" name="OF3" size="1" start="2">
        <Enum description="Compare event has not occurred." name="OF3_0" start="0" />
        <Enum description="Compare event has occurred." name="OF3_1" start="0x1" />
      </BitField>
      <BitField description="See IF2" name="IF1" size="1" start="3" />
      <BitField description="IF2 Input capture 2 Flag IF1 Input capture 1 Flag The IFn bit indicates that a capture event has occurred on Input Capture channel n" name="IF2" size="1" start="4">
        <Enum description="Capture event has not occurred." name="IF2_0" start="0" />
        <Enum description="Capture event has occurred." name="IF2_1" start="0x1" />
      </BitField>
      <BitField description="Rollover Flag" name="ROV" size="1" start="5">
        <Enum description="Rollover has not occurred." name="ROV_0" start="0" />
        <Enum description="Rollover has occurred." name="ROV_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPT Interrupt Register" name="GPT2_IR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="See OF3IE" name="OF1IE" size="1" start="0" />
      <BitField description="See OF3IE" name="OF2IE" size="1" start="1" />
      <BitField description="OF3IE Output Compare 3 Interrupt Enable OF2IE Output Compare 2 Interrupt Enable OF1IE Output Compare 1 Interrupt Enable The OFnIE bit controls the Output Compare Channel n interrupt" name="OF3IE" size="1" start="2">
        <Enum description="Output Compare Channel n interrupt is disabled." name="OF3IE_0" start="0" />
        <Enum description="Output Compare Channel n interrupt is enabled." name="OF3IE_1" start="0x1" />
      </BitField>
      <BitField description="See IF2IE" name="IF1IE" size="1" start="3" />
      <BitField description="IF2IE Input capture 2 Interrupt Enable IF1IE Input capture 1 Interrupt Enable The IFnIE bit controls the IFnIE Input Capture n Interrupt Enable" name="IF2IE" size="1" start="4">
        <Enum description="IF2IE Input Capture n Interrupt Enable is disabled." name="IF2IE_0" start="0" />
        <Enum description="IF2IE Input Capture n Interrupt Enable is enabled." name="IF2IE_1" start="0x1" />
      </BitField>
      <BitField description="Rollover Interrupt Enable. The ROVIE bit controls the Rollover interrupt." name="ROVIE" size="1" start="5">
        <Enum description="Rollover interrupt is disabled." name="ROVIE_0" start="0" />
        <Enum description="Rollover interrupt enabled." name="ROVIE_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="GPT Output Compare Register 1" name="GPT2_OCR1" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x10">
      <BitField description="Compare Value" name="COMP" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPT Output Compare Register 2" name="GPT2_OCR2" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x14">
      <BitField description="Compare Value" name="COMP" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="GPT Output Compare Register 3" name="GPT2_OCR3" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x18">
      <BitField description="Compare Value" name="COMP" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="GPT Input Capture Register 1" name="GPT2_ICR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="Capture Value" name="CAPT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="GPT Input Capture Register 2" name="GPT2_ICR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Capture Value" name="CAPT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="GPT Counter Register" name="GPT2_CNT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Counter Value. The COUNT bits show the current count value of the GPT counter." name="COUNT" size="32" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="no description available" name="OCOTP" start="0x401F4000">
    <Register access="Read/Write" description="OTP Controller Control and Status Register" name="HW_OCOTP_CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x0">
      <BitField description="OTP write and read access address register" name="ADDR" size="6" start="0" />
      <BitField description="OTP controller status bit" name="BUSY" size="1" start="8">
        <Enum description="No write or read access to OTP started." name="not_busy" start="0" />
        <Enum description="Write or read access to OTP started." name="busy" start="0x1" />
      </BitField>
      <BitField description="Locked Region Access Error" name="ERROR" size="1" start="9">
        <Enum description="No error." name="no_error" start="0" />
        <Enum description="Error - access to a locked region requested." name="error" start="0x1" />
      </BitField>
      <BitField description="Reload Shadow Registers" name="RELOAD_SHADOWS" size="1" start="10">
        <Enum description="Do not force shadow register re-load." name="shadow_noforce_reload" start="0" />
        <Enum description="Force shadow register re-load. This bit is cleared automatically after shadow registers are re-loaded." name="shadow_force_reload" start="0x1" />
      </BitField>
      <BitField description="Write Unlock" name="WR_UNLOCK" size="16" start="16">
        <Enum description="OTP write access is locked." name="otp_w_locked" start="0" />
        <Enum description="OTP write access is unlocked." name="otp_w_unlocked" start="0x3E77" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="OTP Controller Control and Status Register" name="HW_OCOTP_CTRL_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="OTP write and read access address register" name="ADDR" size="6" start="0" />
      <BitField description="OTP controller status bit" name="BUSY" size="1" start="8" />
      <BitField description="Locked Region Access Error" name="ERROR" size="1" start="9" />
      <BitField description="Reload Shadow Registers" name="RELOAD_SHADOWS" size="1" start="10" />
      <BitField description="Write Unlock" name="WR_UNLOCK" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="OTP Controller Control and Status Register" name="HW_OCOTP_CTRL_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="OTP write and read access address register" name="ADDR" size="6" start="0" />
      <BitField description="OTP controller status bit" name="BUSY" size="1" start="8" />
      <BitField description="Locked Region Access Error" name="ERROR" size="1" start="9" />
      <BitField description="Reload Shadow Registers" name="RELOAD_SHADOWS" size="1" start="10" />
      <BitField description="Write Unlock" name="WR_UNLOCK" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="OTP Controller Control and Status Register" name="HW_OCOTP_CTRL_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="OTP write and read access address register" name="ADDR" size="6" start="0" />
      <BitField description="OTP controller status bit" name="BUSY" size="1" start="8" />
      <BitField description="Locked Region Access Error" name="ERROR" size="1" start="9" />
      <BitField description="Reload Shadow Registers" name="RELOAD_SHADOWS" size="1" start="10" />
      <BitField description="Write Unlock" name="WR_UNLOCK" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="OTP Controller Timing Register" name="HW_OCOTP_TIMING" reset_mask="0xFFFFFFFF" reset_value="0x60D9755" size="4" start="+0x10">
      <BitField description="Write Strobe Period" name="STROBE_PROG" size="12" start="0" />
      <BitField description="Relax Count Value" name="RELAX" size="4" start="12" />
      <BitField description="Read Strobe Period" name="STROBE_READ" size="6" start="16" />
      <BitField description="Wait Interval" name="WAIT" size="6" start="22" />
    </Register>
    <Register access="Read/Write" description="OTP Controller Write Data Register" name="HW_OCOTP_DATA" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Data" name="DATA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="OTP Controller Write Data Register" name="HW_OCOTP_READ_CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x30">
      <BitField description="Read Fuse" name="READ_FUSE" size="1" start="0" />
    </Register>
    <Register access="Read/Write" description="OTP Controller Read Data Register" name="HW_OCOTP_READ_FUSE_DATA" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="Data" name="DATA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Sticky bit Register" name="HW_OCOTP_SW_STICKY" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x50">
      <BitField description="SRK Revoke Lock" name="SRK_REVOKE_LOCK" size="1" start="1">
        <Enum description="The writing of this region's shadow register and OTP fuse word are not blocked." name="notblocked" start="0" />
        <Enum description="The writing of this region's shadow register and OTP fuse word are blocked. Once this bit is set, it is always high unless a POR is issued." name="blocked" start="0x1" />
      </BitField>
      <BitField description="Field Return Lock" name="FIELD_RETURN_LOCK" size="1" start="2">
        <Enum description="Writing to this region's shadow register and OTP fuse word are not blocked." name="notblocked" start="0" />
        <Enum description="Writing to this region's shadow register and OTP fuse word are blocked. Once this bit is set, it is always high unless a POR is issued." name="blocked" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Software Controllable Signals Register" name="HW_OCOTP_SCS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x60">
      <BitField description="HAB JTAG Debug Enable" name="HAB_JDE" size="1" start="0">
        <Enum description="JTAG debugging is not enabled by the HAB (it may still be enabled by other mechanisms)." name="jtag_dbg_dis" start="0" />
        <Enum description="JTAG debugging is enabled by the HAB (though this signal may be gated off)." name="jtag_dbg_en" start="0x1" />
      </BitField>
      <BitField description="Spare" name="SPARE" size="30" start="1" />
      <BitField description="Lock" name="LOCK" size="1" start="31">
        <Enum description="Bits in this register are unlocked." name="unlocked" start="0" />
        <Enum description="Bits in this register are locked. When set, all of the bits in this register are locked and can not be changed through SW programming. After this bit is set, it can only be cleared by a POR." name="locked" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Software Controllable Signals Register" name="HW_OCOTP_SCS_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x64">
      <BitField description="HAB JTAG Debug Enable" name="HAB_JDE" size="1" start="0" />
      <BitField description="Spare" name="SPARE" size="30" start="1" />
      <BitField description="Lock" name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Software Controllable Signals Register" name="HW_OCOTP_SCS_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x68">
      <BitField description="HAB JTAG Debug Enable" name="HAB_JDE" size="1" start="0" />
      <BitField description="Spare" name="SPARE" size="30" start="1" />
      <BitField description="Lock" name="LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Software Controllable Signals Register" name="HW_OCOTP_SCS_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x6C">
      <BitField description="HAB JTAG Debug Enable" name="HAB_JDE" size="1" start="0" />
      <BitField description="Spare" name="SPARE" size="30" start="1" />
      <BitField description="Lock" name="LOCK" size="1" start="31" />
    </Register>
    <Register access="ReadOnly" description="OTP Controller Version Register" name="HW_OCOTP_VERSION" reset_mask="0xFFFFFFFF" reset_value="0x6000000" size="4" start="+0x90">
      <BitField description="RTL Version Steping" name="STEP" size="16" start="0" />
      <BitField description="Minor RTL Version" name="MINOR" size="8" start="16" />
      <BitField description="Major RTL Version" name="MAJOR" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="OTP Controller Timing Register 2" name="HW_OCOTP_TIMING2" reset_mask="0xFFFFFFFF" reset_value="0x30092" size="4" start="+0x100">
      <BitField description="Relax Prog. count value" name="RELAX_PROG" size="12" start="0" />
      <BitField description="Relax Read count value" name="RELAX_READ" size="6" start="16" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank0 Word0 (Lock controls)" name="HW_OCOTP_LOCK" reset_mask="0xFFFFFFFF" reset_value="0x40128003" size="4" start="+0x400">
      <BitField description="BOOT_CFG Write Lock Status" name="BOOT_CFG" size="2" start="2" />
      <BitField description="SJC_RESP Lock Status" name="SJC_RESP" size="1" start="6">
        <Enum description="The writing or reading of this region's shadow register and OTP fuse word are not blocked." name="notblocked" start="0" />
        <Enum description="When set, the writing of this region's shadow register and OTP fuse word are blocked. The read of this region's shadow register and OTP fuse word are also blocked" name="blocked" start="0x1" />
      </BitField>
      <BitField description="MAC_ADDR Write Lock Status" name="MAC_ADDR" size="2" start="8" />
      <BitField description="GP1 Write Lock Status" name="GP1" size="2" start="10" />
      <BitField description="GP2 Write Lock Status" name="GP2" size="2" start="12" />
      <BitField description="SW_GP1 Write Lock Status" name="SW_GP1" size="1" start="16">
        <Enum description="Writing of this region's shadow register and OTP fuse word are not blocked." name="notblocked" start="0" />
        <Enum description="When set, the writing of this region's shadow register and OTP fuse word are blocked." name="blocked" start="0x1" />
      </BitField>
      <BitField description="ANALOG Write Lock Status" name="ANALOG" size="2" start="18" />
      <BitField description="SW_GP2 Write Lock Status" name="SW_GP2_LOCK" size="1" start="21">
        <Enum description="Writing of this region's shadow register and OTP fuse word are not blocked." name="notblocked" start="0" />
        <Enum description="When set, the writing of this region's shadow register and OTP fuse word are blocked." name="blocked" start="0x1" />
      </BitField>
      <BitField description="MISC_CONF Write Lock Status" name="MISC_CONF" size="1" start="22">
        <Enum description="Writing of this region's shadow register and OTP fuse word are not blocked." name="notblocked" start="0" />
        <Enum description="When set, the writing of this region's shadow register and OTP fuse word are blocked." name="blocked" start="0x1" />
      </BitField>
      <BitField description="SW_GP2 Read Lock Status" name="SW_GP2_RLOCK" size="1" start="23">
        <Enum description="The reading of this region's shadow register and OTP fuse word are not blocked." name="notblocked" start="0" />
        <Enum description="When set, the reading of this region's shadow register and OTP fuse word are blocked." name="blocked" start="0x1" />
      </BitField>
      <BitField description="GP3 Write Lock Status" name="GP3" size="2" start="26" />
      <BitField description="FIELD RETURN Status" name="FIELD_RETURN" size="1" start="31">
        <Enum description="The device is a functional part." name="functional" start="0" />
        <Enum description="The device is a field returned part." name="field_returned" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank0 Word1 (Configuration and Manufacturing Info.)" name="HW_OCOTP_CFG0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x410">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank0 Word2 (Configuration and Manufacturing Info.)" name="HW_OCOTP_CFG1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x420">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank0 Word3 (Configuration and Manufacturing Info.)" name="HW_OCOTP_CFG2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x430">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank0 Word4 (Configuration and Manufacturing Info.)" name="HW_OCOTP_CFG3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x440">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank0 Word5 (Configuration and Manufacturing Info.)" name="HW_OCOTP_CFG4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x450">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank0 Word6 (Configuration and Manufacturing Info.)" name="HW_OCOTP_CFG5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x460">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank0 Word7 (Configuration and Manufacturing Info.)" name="HW_OCOTP_CFG6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x470">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank1 Word0 (Memory Related Info.)" name="HW_OCOTP_MEM0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x480">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank1 Word1 (Memory Related Info.)" name="HW_OCOTP_MEM1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x490">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank1 Word2 (Memory Related Info.)" name="HW_OCOTP_MEM2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4A0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank1 Word3 (Memory Related Info.)" name="HW_OCOTP_MEM3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4B0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank 1 Word 4 (Memory Related Info.)" name="HW_OCOTP_MEM4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4C0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank 1 Word 5 (Analog Info.)" name="HW_OCOTP_ANA0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4D0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank 1 Word 6 (Analog Info.)" name="HW_OCOTP_ANA1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4E0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank 1 Word 7 (Analog Info.)" name="HW_OCOTP_ANA2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4F0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shadow Register for OTP Bank3 Word0 (SRK Hash)" name="HW_OCOTP_SRK0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x580">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shadow Register for OTP Bank3 Word1 (SRK Hash)" name="HW_OCOTP_SRK1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x590">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shadow Register for OTP Bank3 Word2 (SRK Hash)" name="HW_OCOTP_SRK2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5A0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shadow Register for OTP Bank3 Word3 (SRK Hash)" name="HW_OCOTP_SRK3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5B0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shadow Register for OTP Bank3 Word4 (SRK Hash)" name="HW_OCOTP_SRK4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5C0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shadow Register for OTP Bank3 Word5 (SRK Hash)" name="HW_OCOTP_SRK5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5D0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shadow Register for OTP Bank3 Word6 (SRK Hash)" name="HW_OCOTP_SRK6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5E0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Shadow Register for OTP Bank3 Word7 (SRK Hash)" name="HW_OCOTP_SRK7" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5F0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank4 Word0 (Secure JTAG Response Field)" name="HW_OCOTP_SJC_RESP0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x600">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank4 Word1 (Secure JTAG Response Field)" name="HW_OCOTP_SJC_RESP1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x610">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank4 Word2 (MAC Address)" name="HW_OCOTP_MAC0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x620">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank4 Word3 (MAC Address)" name="HW_OCOTP_MAC1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x630">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank4 Word4 (MAC Address)" name="HW_OCOTP_GP3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x640">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank4 Word6 (General Purpose Customer Defined Info)" name="HW_OCOTP_GP1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x660">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank4 Word7 (General Purpose Customer Defined Info)" name="HW_OCOTP_GP2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x670">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank5 Word0 (SW GP1)" name="HW_OCOTP_SW_GP1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x680">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank5 Word1 (SW GP2)" name="HW_OCOTP_SW_GP20" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x690">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank5 Word2 (SW GP2)" name="HW_OCOTP_SW_GP21" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x6A0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank5 Word3 (SW GP2)" name="HW_OCOTP_SW_GP22" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x6B0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank5 Word4 (SW GP2)" name="HW_OCOTP_SW_GP23" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x6C0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank5 Word5 (Misc Conf)" name="HW_OCOTP_MISC_CONF0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x6D0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank5 Word6 (Misc Conf)" name="HW_OCOTP_MISC_CONF1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x6E0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Value of OTP Bank5 Word7 (SRK Revoke)" name="HW_OCOTP_SRK_REVOKE" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x6F0">
      <BitField description="BITS" name="BITS" size="32" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="IOMUXC" name="IOMUXC" start="0x401F8000">
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_04 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_04" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x24">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: XBAR1_XBAR_INOUT04 of instance: xbar1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: SPDIF_OUT of instance: spdif" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI2_TX_BCLK of instance: sai2" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO16 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO04 of instance: gpio2" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT7 mux port: SJC_JTAG_ACT of instance: sjc" name="ALT7" start="0x7" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_04" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_05 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_05" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x28">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: XBAR1_XBAR_INOUT05 of instance: xbar1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: SPDIF_IN of instance: spdif" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI2_TX_SYNC of instance: sai2" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO17 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO05 of instance: gpio2" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT7 mux port: SJC_DE_B of instance: sjc" name="ALT7" start="0x7" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_05" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_06 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_06" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x2C">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: XBAR1_XBAR_INOUT06 of instance: xbar1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPUART3_TX of instance: lpuart3" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI2_TX_DATA of instance: sai2" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO18 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO06 of instance: gpio2" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_06" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_07 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_07" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x30">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: XBAR1_XBAR_INOUT07 of instance: xbar1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPUART3_RX of instance: lpuart3" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI2_RX_SYNC of instance: sai2" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO19 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO07 of instance: gpio2" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_07" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_08 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_08" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x34">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: XBAR1_XBAR_INOUT08 of instance: xbar1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: SAI2_RX_DATA of instance: sai2" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO20 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO08 of instance: gpio2" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_08" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_09 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_09" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x38">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: XBAR1_XBAR_INOUT09 of instance: xbar1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: SAI2_RX_BCLK of instance: sai2" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO21 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO09 of instance: gpio2" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_09" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_16 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_16" reset_mask="0xFFFFFFFF" reset_value="0x6" size="4" start="+0x54">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT2 mux port: MQS_RIGHT of instance: mqs" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI2_MCLK of instance: sai2" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO16 of instance: gpio2" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: SRC_BOOT_MODE00 of instance: src" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_16" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_17 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_17" reset_mask="0xFFFFFFFF" reset_value="0x6" size="4" start="+0x58">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT2 mux port: MQS_LEFT of instance: mqs" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI3_MCLK of instance: sai3" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO17 of instance: gpio2" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: SRC_BOOT_MODE01 of instance: src" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_17" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_18 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_18" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x5C">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: XBAR1_XBAR_INOUT16 of instance: xbar1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPI2C2_SDA of instance: lpi2c2" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI1_RX_SYNC of instance: sai1" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO22 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO18 of instance: gpio2" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: SRC_BT_CFG00 of instance: src" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_18" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_19 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_19" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x60">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: XBAR1_XBAR_INOUT17 of instance: xbar1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPI2C2_SCL of instance: lpi2c2" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI1_RX_BCLK of instance: sai1" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO23 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO19 of instance: gpio2" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: SRC_BT_CFG01 of instance: src" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_19" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_20 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_20" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x64">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXPWM1_PWMA03 of instance: flexpwm1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPUART2_CTS_B of instance: lpuart2" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO24 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO20 of instance: gpio2" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: SRC_BT_CFG02 of instance: src" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_20" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_21 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_21" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x68">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXPWM1_PWMB03 of instance: flexpwm1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPUART2_RTS_B of instance: lpuart2" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI1_RX_DATA00 of instance: sai1" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO25 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO21 of instance: gpio2" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: SRC_BT_CFG03 of instance: src" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_21" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_22 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x6C">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXPWM1_PWMA02 of instance: flexpwm1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPUART2_TX of instance: lpuart2" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI1_TX_DATA03 of instance: sai1" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO26 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO22 of instance: gpio2" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: SRC_BT_CFG04 of instance: src" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_22" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_23 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x70">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXPWM1_PWMB02 of instance: flexpwm1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPUART2_RX of instance: lpuart2" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI1_TX_DATA02 of instance: sai1" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO27 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO23 of instance: gpio2" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: SRC_BT_CFG05 of instance: src" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_23" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_24 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x74">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXPWM1_PWMA01 of instance: flexpwm1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: SAI1_TX_DATA01 of instance: sai1" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO28 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO24 of instance: gpio2" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: SRC_BT_CFG06 of instance: src" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_24" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_25 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x78">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXPWM1_PWMB01 of instance: flexpwm1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: SAI1_TX_DATA00 of instance: sai1" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO29 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO25 of instance: gpio2" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: SRC_BT_CFG07 of instance: src" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_25" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_26 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x7C">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXPWM1_PWMA00 of instance: flexpwm1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: SAI1_TX_BCLK of instance: sai1" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO30 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO26 of instance: gpio2" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: SRC_BT_CFG08 of instance: src" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_26" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_27 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x80">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXPWM1_PWMB00 of instance: flexpwm1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: SAI1_TX_SYNC of instance: sai1" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO31 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO2_IO27 of instance: gpio2" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: SRC_BT_CFG09 of instance: src" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_27" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_32 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_32" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x94">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: QTIMER1_TIMER0 of instance: qtimer1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPUART4_TX of instance: lpuart4" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI3_TX_DATA of instance: sai3" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO00 of instance: gpio3" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT7 mux port: REF_24M_OUT of instance: anatop" name="ALT7" start="0x7" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_32" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_33 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_33" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x98">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: QTIMER1_TIMER1 of instance: qtimer1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPUART4_RX of instance: lpuart4" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI3_TX_BCLK of instance: sai3" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO01 of instance: gpio3" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_33" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_34 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_34" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x9C">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: QTIMER1_TIMER2 of instance: qtimer1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: SAI3_TX_SYNC of instance: sai3" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO02 of instance: gpio3" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_34" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_EMC_35 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_35" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0xA0">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: QTIMER1_TIMER3 of instance: qtimer1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO03 of instance: gpio3" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_EMC_35" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_00 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_00" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xBC">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: JTAG_MUX_TMS of instance: jtag_mux" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO00 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT7 mux port: GPT1_COMPARE1 of instance: gpt1" name="ALT7" start="0x7" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_00" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_01 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_01" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC0">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: JTAG_MUX_TCK of instance: jtag_mux" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO01 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT7 mux port: GPT1_CAPTURE2 of instance: gpt1" name="ALT7" start="0x7" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_01" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_02 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_02" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC4">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: JTAG_MUX_MOD of instance: jtag_mux" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO02 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT7 mux port: GPT1_CAPTURE1 of instance: gpt1" name="ALT7" start="0x7" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_02" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_03 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_03" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC8">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: JTAG_MUX_TDI of instance: jtag_mux" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT2 mux port: WDOG1_WDOG_B of instance: wdog1" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO03 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: USB_OTG1_OC of instance: usb" name="ALT6" start="0x6" />
        <Enum description="Select mux mode: ALT7 mux port: CCM_PMIC_RDY of instance: ccm" name="ALT7" start="0x7" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_03" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_04 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_04" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xCC">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: JTAG_MUX_TDO of instance: jtag_mux" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO04 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: USB_OTG1_PWR of instance: usb" name="ALT6" start="0x6" />
        <Enum description="Select mux mode: ALT7 mux port: EWM_EWM_OUT_B of instance: ewm" name="ALT7" start="0x7" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_04" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_05 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_05" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD0">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: JTAG_MUX_TRSTB of instance: jtag_mux" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO05 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: USB_OTG1_ID of instance: anatop" name="ALT6" start="0x6" />
        <Enum description="Select mux mode: ALT7 mux port: NMI_GLUE_NMI of instance: nmi_glue" name="ALT7" start="0x7" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_05" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_06 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_06" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0xD4">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: PIT_TRIGGER00 of instance: pit" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT1 mux port: MQS_RIGHT of instance: mqs" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPUART1_TX of instance: lpuart1" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO06 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: REF_32K_OUT of instance: anatop" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_06" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_07 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_07" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0xD8">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: PIT_TRIGGER01 of instance: pit" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT1 mux port: MQS_LEFT of instance: mqs" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPUART1_RX of instance: lpuart1" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO07 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: REF_24M_OUT of instance: anatop" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_07" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_08 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_08" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0xDC">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT2 mux port: LPUART1_CTS_B of instance: lpuart1" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: KPP_COL00 of instance: kpp" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO08 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: ARM_CM7_TXEV of instance: cm7_mxrt" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_08" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_09" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0xE0">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT2 mux port: LPUART1_RTS_B of instance: lpuart1" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: KPP_ROW00 of instance: kpp" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: CSU_CSU_INT_DEB of instance: csu" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO09 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: ARM_CM7_RXEV of instance: cm7_mxrt" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_09" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_10 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_10" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0xE4">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: LPSPI1_SCK of instance: lpspi1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: KPP_COL01 of instance: kpp" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO10 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: ARM_CM7_TRACE_CLK of instance: cm7_mxrt" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_10" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_11 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_11" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0xE8">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: LPSPI1_PCS0 of instance: lpspi1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: KPP_ROW01 of instance: kpp" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO11 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: ARM_CM7_TRACE_SWO of instance: cm7_mxrt" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_11" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_12 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_12" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0xEC">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: LPSPI1_SDO of instance: lpspi1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPUART3_CTS_B of instance: lpuart3" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: KPP_COL02 of instance: kpp" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO12 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: ARM_CM7_TRACE00 of instance: cm7_mxrt" name="ALT6" start="0x6" />
        <Enum description="Select mux mode: ALT7 mux port: SNVS_HP_VIO_5_CTL of instance: snvs_hp" name="ALT7" start="0x7" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_12" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_13 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_13" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0xF0">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: LPSPI1_SDI of instance: lpspi1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPUART3_RTS_B of instance: lpuart3" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: KPP_ROW02 of instance: kpp" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO13 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: ARM_CM7_TRACE01 of instance: cm7_mxrt" name="ALT6" start="0x6" />
        <Enum description="Select mux mode: ALT7 mux port: SNVS_HP_VIO_5_B of instance: snvs_hp" name="ALT7" start="0x7" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_13" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_14 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_14" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0xF4">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT2 mux port: LPUART3_TX of instance: lpuart3" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: KPP_COL03 of instance: kpp" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO14 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: ARM_CM7_TRACE02 of instance: cm7_mxrt" name="ALT6" start="0x6" />
        <Enum description="Select mux mode: ALT7 mux port: WDOG1_WDOG_ANY of instance: wdog1" name="ALT7" start="0x7" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_14" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B0_15 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_15" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0xF8">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT2 mux port: LPUART3_RX of instance: lpuart3" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT3 mux port: KPP_ROW03 of instance: kpp" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO15 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: ARM_CM7_TRACE03 of instance: cm7_mxrt" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B0_15" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B1_10 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_10" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x124">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: USB_OTG1_PWR of instance: usb" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT1 mux port: FLEXPWM1_PWMA02 of instance: flexpwm1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPUART4_TX of instance: lpuart4" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO05 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO26 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: GPT2_CAPTURE1 of instance: gpt2" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B1_10" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B1_11 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_11" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x128">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: USB_OTG1_ID of instance: anatop" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT1 mux port: FLEXPWM1_PWMB02 of instance: flexpwm1" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT2 mux port: LPUART4_RX of instance: lpuart4" name="ALT2" start="0x2" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO04 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO27 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: GPT2_COMPARE1 of instance: gpt2" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B1_11" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B1_12 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_12" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x12C">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: USB_OTG1_OC of instance: usb" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT1 mux port: ACMP_OUT00 of instance: acmp" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO03 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO28 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: FLEXPWM1_PWMA03 of instance: flexpwm1" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B1_12" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B1_13 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_13" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x130">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: LPI2C1_HREQ of instance: lpi2c1" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT1 mux port: ACMP_OUT01 of instance: acmp" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO02 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO29 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: FLEXPWM1_PWMB03 of instance: flexpwm1" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B1_13" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B1_14 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_14" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x134">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: LPI2C1_SCL of instance: lpi2c1" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT1 mux port: ACMP_OUT02 of instance: acmp" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO01 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO30 of instance: gpio1" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B1_14" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_B1_15 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_15" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x138">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT0 mux port: LPI2C1_SDA of instance: lpi2c1" name="ALT0" start="0" />
        <Enum description="Select mux mode: ALT1 mux port: ACMP_OUT03 of instance: acmp" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO00 of instance: flexio1" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO1_IO31 of instance: gpio1" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: CCM_DI0_EXT_CLK of instance: ccm" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_AD_B1_15" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_00" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x158">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXSPI_B_DATA03 of instance: flexspi" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: XBAR1_XBAR_INOUT10 of instance: xbar1" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO20 of instance: gpio3" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_SD_B1_00" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_01" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x15C">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXSPI_B_SCLK of instance: flexspi" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: FLEXSPI_A_SS1_B of instance: flexspi" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO21 of instance: gpio3" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_SD_B1_01" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_02" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x160">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXSPI_B_DATA00 of instance: flexspi" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO22 of instance: gpio3" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: CCM_CLKO1 of instance: ccm" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_SD_B1_02" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_03" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x164">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXSPI_B_DATA02 of instance: flexspi" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO23 of instance: gpio3" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: CCM_CLKO2 of instance: ccm" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_SD_B1_03" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_04" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x168">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXSPI_B_DATA01 of instance: flexspi" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT4 mux port: EWM_EWM_OUT_B of instance: ewm" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO24 of instance: gpio3" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: CCM_WAIT of instance: ccm" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_SD_B1_04" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_05" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x16C">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXSPI_A_DQS of instance: flexspi" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: SAI3_MCLK of instance: sai3" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: FLEXSPI_B_SS0_B of instance: flexspi" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO25 of instance: gpio3" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: CCM_PMIC_RDY of instance: ccm" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_SD_B1_05" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_B1_06 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_06" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x170">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXSPI_A_DATA03 of instance: flexspi" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: SAI3_TX_BCLK of instance: sai3" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: LPSPI2_PCS0 of instance: lpspi2" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO26 of instance: gpio3" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: CCM_STOP of instance: ccm" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_SD_B1_06" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_B1_07 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_07" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x174">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXSPI_A_SCLK of instance: flexspi" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: SAI3_TX_SYNC of instance: sai3" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: LPSPI2_SCK of instance: lpspi2" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO27 of instance: gpio3" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_SD_B1_07" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_B1_08 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_08" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x178">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXSPI_A_DATA00 of instance: flexspi" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: SAI3_TX_DATA of instance: sai3" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: LPSPI2_SDO of instance: lpspi2" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO28 of instance: gpio3" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_SD_B1_08" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_B1_09 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_09" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x17C">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXSPI_A_DATA02 of instance: flexspi" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: SAI3_RX_BCLK of instance: sai3" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: LPSPI2_SDI of instance: lpspi2" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO29 of instance: gpio3" name="ALT5" start="0x5" />
        <Enum description="Select mux mode: ALT6 mux port: CCM_REF_EN_B of instance: ccm" name="ALT6" start="0x6" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_SD_B1_09" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_B1_10 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_10" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x180">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXSPI_A_DATA01 of instance: flexspi" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: SAI3_RX_SYNC of instance: sai3" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: LPSPI2_PCS2 of instance: lpspi2" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO30 of instance: gpio3" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_SD_B1_10" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_11" reset_mask="0xFFFFFFFF" reset_value="0x5" size="4" start="+0x184">
      <BitField description="MUX Mode Select Field." name="MUX_MODE" size="3" start="0">
        <Enum description="Select mux mode: ALT1 mux port: FLEXSPI_A_SS0_B of instance: flexspi" name="ALT1" start="0x1" />
        <Enum description="Select mux mode: ALT3 mux port: SAI3_RX_DATA of instance: sai3" name="ALT3" start="0x3" />
        <Enum description="Select mux mode: ALT4 mux port: LPSPI2_PCS3 of instance: lpspi2" name="ALT4" start="0x4" />
        <Enum description="Select mux mode: ALT5 mux port: GPIO3_IO31 of instance: gpio3" name="ALT5" start="0x5" />
      </BitField>
      <BitField description="Software Input On Field." name="SION" size="1" start="4">
        <Enum description="Input Path is determined by functionality" name="DISABLED" start="0" />
        <Enum description="Force input path of pad GPIO_SD_B1_11" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_04 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_04" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x198">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_05 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_05" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x19C">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_06 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_06" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x1A0">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_07 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_07" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x1A4">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_08 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_08" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x1A8">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_09 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_09" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x1AC">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_16 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_16" reset_mask="0xFFFFFFFF" reset_value="0x30B0" size="4" start="+0x1C8">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_17 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_17" reset_mask="0xFFFFFFFF" reset_value="0x30B0" size="4" start="+0x1CC">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_18 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_18" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x1D0">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_19 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_19" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x1D4">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_20 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_20" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x1D8">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_21 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_21" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x1DC">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_22 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x1E0">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_23 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x1E4">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_24 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x1E8">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_25 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x1EC">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_26 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x1F0">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_27 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x1F4">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_32 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_32" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x208">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_33 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_33" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x20C">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_34 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_34" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x210">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_EMC_35 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_35" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x214">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_00 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_00" reset_mask="0xFFFFFFFF" reset_value="0x70A0" size="4" start="+0x230">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_01 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_01" reset_mask="0xFFFFFFFF" reset_value="0x30A0" size="4" start="+0x234">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_02 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_02" reset_mask="0xFFFFFFFF" reset_value="0x30A0" size="4" start="+0x238">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_03 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_03" reset_mask="0xFFFFFFFF" reset_value="0x70A0" size="4" start="+0x23C">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_04 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_04" reset_mask="0xFFFFFFFF" reset_value="0x90B1" size="4" start="+0x240">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_05 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_05" reset_mask="0xFFFFFFFF" reset_value="0x70A0" size="4" start="+0x244">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_06 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_06" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x248">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_07 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_07" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x24C">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_08 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_08" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x250">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_09 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_09" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x254">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_10 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_10" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x258">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_11 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_11" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x25C">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_12 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_12" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x260">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_13 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_13" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x264">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_14 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_14" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x268">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B0_15 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_15" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x26C">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B1_10 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_10" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x298">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B1_11 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_11" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x29C">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B1_12 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_12" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2A0">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B1_13 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_13" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2A4">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B1_14 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_14" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2A8">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_B1_15 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_15" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2AC">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_00" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2CC">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_01" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2D0">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_02" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2D4">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_03" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2D8">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_04" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2DC">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_05" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2E0">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_B1_06 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_06" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2E4">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_B1_07 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_07" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2E8">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_B1_08 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_08" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2EC">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_B1_09 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_09" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2F0">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_B1_10 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_10" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2F4">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_11" reset_mask="0xFFFFFFFF" reset_value="0x10B0" size="4" start="+0x2F8">
      <BitField description="Slew Rate Field" name="SRE" size="1" start="0">
        <Enum description="Slow Slew Rate" name="SRE_0_Slow_Slew_Rate" start="0" />
        <Enum description="Fast Slew Rate" name="SRE_1_Fast_Slew_Rate" start="0x1" />
      </BitField>
      <BitField description="Drive Strength Field" name="DSE" size="3" start="3">
        <Enum description="output driver disabled;" name="DSE_0_output_driver_disabled_" start="0" />
        <Enum description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" />
        <Enum description="R0/2" name="DSE_2_R0_2" start="0x2" />
        <Enum description="R0/3" name="DSE_3_R0_3" start="0x3" />
        <Enum description="R0/4" name="DSE_4_R0_4" start="0x4" />
        <Enum description="R0/5" name="DSE_5_R0_5" start="0x5" />
        <Enum description="R0/6" name="DSE_6_R0_6" start="0x6" />
        <Enum description="R0/7" name="DSE_7_R0_7" start="0x7" />
      </BitField>
      <BitField description="Speed Field" name="SPEED" size="2" start="6">
        <Enum description="low(50MHz)" name="SPEED_0_low_50MHz_" start="0" />
        <Enum description="medium(100MHz)" name="SPEED_1_medium_100MHz_" start="0x1" />
        <Enum description="medium(100MHz)" name="SPEED_2_medium_100MHz_" start="0x2" />
        <Enum description="max(200MHz)" name="SPEED_3_max_200MHz_" start="0x3" />
      </BitField>
      <BitField description="Open Drain Enable Field" name="ODE" size="1" start="11">
        <Enum description="Open Drain Disabled" name="ODE_0_Open_Drain_Disabled" start="0" />
        <Enum description="Open Drain Enabled" name="ODE_1_Open_Drain_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Enable Field" name="PKE" size="1" start="12">
        <Enum description="Pull/Keeper Disabled" name="PKE_0_Pull_Keeper_Disabled" start="0" />
        <Enum description="Pull/Keeper Enabled" name="PKE_1_Pull_Keeper_Enabled" start="0x1" />
      </BitField>
      <BitField description="Pull / Keep Select Field" name="PUE" size="1" start="13">
        <Enum description="Keeper" name="PUE_0_Keeper" start="0" />
        <Enum description="Pull" name="PUE_1_Pull" start="0x1" />
      </BitField>
      <BitField description="Pull Up / Down Config. Field" name="PUS" size="2" start="14">
        <Enum description="100K Ohm Pull Down" name="PUS_0_100K_Ohm_Pull_Down" start="0" />
        <Enum description="47K Ohm Pull Up" name="PUS_1_47K_Ohm_Pull_Up" start="0x1" />
        <Enum description="100K Ohm Pull Up" name="PUS_2_100K_Ohm_Pull_Up" start="0x2" />
        <Enum description="22K Ohm Pull Up" name="PUS_3_22K_Ohm_Pull_Up" start="0x3" />
      </BitField>
      <BitField description="Hyst. Enable Field" name="HYS" size="1" start="16">
        <Enum description="Hysteresis Disabled" name="HYS_0_Hysteresis_Disabled" start="0" />
        <Enum description="Hysteresis Enabled" name="HYS_1_Hysteresis_Enabled" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ANATOP_USB_OTG_ID_SELECT_INPUT DAISY Register" name="IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2FC">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B0_05 for Mode: ALT6" name="GPIO_AD_B0_05_ALT6" start="0" />
        <Enum description="Selecting Pad: GPIO_AD_B1_11 for Mode: ALT0" name="GPIO_AD_B1_11_ALT0" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT DAISY Register" name="IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x300">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_05 for Mode: ALT6" name="GPIO_SD_B1_05_ALT6" start="0x1" />
        <Enum description="Selecting Pad: GPIO_AD_B0_03 for Mode: ALT7" name="GPIO_AD_B0_03_ALT7" start="0x2" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_0 DAISY Register" name="IOMUXC_FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x328">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_26 for Mode: ALT1" name="GPIO_EMC_26_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_1 DAISY Register" name="IOMUXC_FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x32C">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_24 for Mode: ALT1" name="GPIO_EMC_24_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_2 DAISY Register" name="IOMUXC_FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x330">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B1_10 for Mode: ALT1" name="GPIO_AD_B1_10_ALT1" start="0" />
        <Enum description="Selecting Pad: GPIO_EMC_22 for Mode: ALT1" name="GPIO_EMC_22_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_3 DAISY Register" name="IOMUXC_FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x334">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B1_12 for Mode: ALT6" name="GPIO_AD_B1_12_ALT6" start="0" />
        <Enum description="Selecting Pad: GPIO_EMC_20 for Mode: ALT1" name="GPIO_EMC_20_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_0 DAISY Register" name="IOMUXC_FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x338">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_27 for Mode: ALT1" name="GPIO_EMC_27_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_1 DAISY Register" name="IOMUXC_FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x33C">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_25 for Mode: ALT1" name="GPIO_EMC_25_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_2 DAISY Register" name="IOMUXC_FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x340">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B1_11 for Mode: ALT1" name="GPIO_AD_B1_11_ALT1" start="0" />
        <Enum description="Selecting Pad: GPIO_EMC_23 for Mode: ALT1" name="GPIO_EMC_23_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_3 DAISY Register" name="IOMUXC_FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x344">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B1_13 for Mode: ALT6" name="GPIO_AD_B1_13_ALT6" start="0" />
        <Enum description="Selecting Pad: GPIO_EMC_21 for Mode: ALT1" name="GPIO_EMC_21_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="FLEXSPI_IPP_IND_IO_FA_BIT0_SELECT_INPUT DAISY Register" name="IOMUXC_FLEXSPI_IPP_IND_IO_FA_BIT0_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x368">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_08 for Mode: ALT1" name="GPIO_SD_B1_08_ALT1" start="0" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="FLEXSPI_IPP_IND_IO_FA_BIT1_SELECT_INPUT DAISY Register" name="IOMUXC_FLEXSPI_IPP_IND_IO_FA_BIT1_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x36C">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_10 for Mode: ALT1" name="GPIO_SD_B1_10_ALT1" start="0" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="FLEXSPI_IPP_IND_IO_FA_BIT2_SELECT_INPUT DAISY Register" name="IOMUXC_FLEXSPI_IPP_IND_IO_FA_BIT2_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x370">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_09 for Mode: ALT1" name="GPIO_SD_B1_09_ALT1" start="0" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="FLEXSPI_IPP_IND_IO_FA_BIT3_SELECT_INPUT DAISY Register" name="IOMUXC_FLEXSPI_IPP_IND_IO_FA_BIT3_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x374">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_06 for Mode: ALT1" name="GPIO_SD_B1_06_ALT1" start="0" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="FLEXSPI_IPP_IND_SCK_FA_SELECT_INPUT DAISY Register" name="IOMUXC_FLEXSPI_IPP_IND_SCK_FA_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x378">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_07 for Mode: ALT1" name="GPIO_SD_B1_07_ALT1" start="0" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPI2C1_IPP_IND_LPI2C_SCL_SELECT_INPUT DAISY Register" name="IOMUXC_LPI2C1_IPP_IND_LPI2C_SCL_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x37C">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B1_14 for Mode: ALT0" name="GPIO_AD_B1_14_ALT0" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPI2C1_IPP_IND_LPI2C_SDA_SELECT_INPUT DAISY Register" name="IOMUXC_LPI2C1_IPP_IND_LPI2C_SDA_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x380">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B1_15 for Mode: ALT0" name="GPIO_AD_B1_15_ALT0" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPI2C2_IPP_IND_LPI2C_SCL_SELECT_INPUT DAISY Register" name="IOMUXC_LPI2C2_IPP_IND_LPI2C_SCL_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x384">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_19 for Mode: ALT2" name="GPIO_EMC_19_ALT2" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPI2C2_IPP_IND_LPI2C_SDA_SELECT_INPUT DAISY Register" name="IOMUXC_LPI2C2_IPP_IND_LPI2C_SDA_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x388">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_18 for Mode: ALT2" name="GPIO_EMC_18_ALT2" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPSPI1_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 DAISY Register" name="IOMUXC_LPSPI1_IPP_IND_LPSPI_PCS_SELECT_INPUT_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x39C">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B0_11 for Mode: ALT1" name="GPIO_AD_B0_11_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPSPI1_IPP_IND_LPSPI_SCK_SELECT_INPUT DAISY Register" name="IOMUXC_LPSPI1_IPP_IND_LPSPI_SCK_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3A0">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B0_10 for Mode: ALT1" name="GPIO_AD_B0_10_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPSPI1_IPP_IND_LPSPI_SDI_SELECT_INPUT DAISY Register" name="IOMUXC_LPSPI1_IPP_IND_LPSPI_SDI_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3A4">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B0_13 for Mode: ALT1" name="GPIO_AD_B0_13_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPSPI1_IPP_IND_LPSPI_SDO_SELECT_INPUT DAISY Register" name="IOMUXC_LPSPI1_IPP_IND_LPSPI_SDO_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3A8">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B0_12 for Mode: ALT1" name="GPIO_AD_B0_12_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPSPI2_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 DAISY Register" name="IOMUXC_LPSPI2_IPP_IND_LPSPI_PCS_SELECT_INPUT_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3AC">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_06 for Mode: ALT4" name="GPIO_SD_B1_06_ALT4" start="0x2" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPSPI2_IPP_IND_LPSPI_SCK_SELECT_INPUT DAISY Register" name="IOMUXC_LPSPI2_IPP_IND_LPSPI_SCK_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3B0">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_07 for Mode: ALT4" name="GPIO_SD_B1_07_ALT4" start="0x2" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPSPI2_IPP_IND_LPSPI_SDI_SELECT_INPUT DAISY Register" name="IOMUXC_LPSPI2_IPP_IND_LPSPI_SDI_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3B4">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_09 for Mode: ALT4" name="GPIO_SD_B1_09_ALT4" start="0x2" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPSPI2_IPP_IND_LPSPI_SDO_SELECT_INPUT DAISY Register" name="IOMUXC_LPSPI2_IPP_IND_LPSPI_SDO_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3B8">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_08 for Mode: ALT4" name="GPIO_SD_B1_08_ALT4" start="0x2" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART2_IPP_IND_LPUART_CTS_B_SELECT_INPUT DAISY Register" name="IOMUXC_LPUART2_IPP_IND_LPUART_CTS_B_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3CC">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_20 for Mode: ALT2" name="GPIO_EMC_20_ALT2" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART2_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register" name="IOMUXC_LPUART2_IPP_IND_LPUART_RXD_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3D0">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_23 for Mode: ALT2" name="GPIO_EMC_23_ALT2" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART2_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register" name="IOMUXC_LPUART2_IPP_IND_LPUART_TXD_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3D4">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_22 for Mode: ALT2" name="GPIO_EMC_22_ALT2" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART3_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register" name="IOMUXC_LPUART3_IPP_IND_LPUART_RXD_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3D8">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_07 for Mode: ALT2" name="GPIO_EMC_07_ALT2" start="0" />
        <Enum description="Selecting Pad: GPIO_AD_B0_15 for Mode: ALT2" name="GPIO_AD_B0_15_ALT2" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART3_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register" name="IOMUXC_LPUART3_IPP_IND_LPUART_TXD_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3DC">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_06 for Mode: ALT2" name="GPIO_EMC_06_ALT2" start="0" />
        <Enum description="Selecting Pad: GPIO_AD_B0_14 for Mode: ALT2" name="GPIO_AD_B0_14_ALT2" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART4_IPP_IND_LPUART_CTS_B_SELECT_INPUT DAISY Register" name="IOMUXC_LPUART4_IPP_IND_LPUART_CTS_B_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3E0">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0" />
    </Register>
    <Register access="Read/Write" description="LPUART4_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register" name="IOMUXC_LPUART4_IPP_IND_LPUART_RXD_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3E4">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B1_11 for Mode: ALT2" name="GPIO_AD_B1_11_ALT2" start="0x1" />
        <Enum description="Selecting Pad: GPIO_EMC_33 for Mode: ALT2" name="GPIO_EMC_33_ALT2" start="0x2" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="LPUART4_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register" name="IOMUXC_LPUART4_IPP_IND_LPUART_TXD_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3E8">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B1_10 for Mode: ALT2" name="GPIO_AD_B1_10_ALT2" start="0x1" />
        <Enum description="Selecting Pad: GPIO_EMC_32 for Mode: ALT2" name="GPIO_EMC_32_ALT2" start="0x2" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="NMI_GLUE_IPP_IND_NMI_SELECT_INPUT DAISY Register" name="IOMUXC_NMI_GLUE_IPP_IND_NMI_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40C">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B0_05 for Mode: ALT7" name="GPIO_AD_B0_05_ALT7" start="0" />
        <Enum description="Selecting Pad: WAKEUP for Mode: ALT7" name="WAKEUP_ALT7" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="QTIMER1_TMR0_INPUT_SELECT_INPUT DAISY Register" name="IOMUXC_QTIMER1_TMR0_INPUT_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x410">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_32 for Mode: ALT1" name="GPIO_EMC_32_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="QTIMER1_TMR1_INPUT_SELECT_INPUT DAISY Register" name="IOMUXC_QTIMER1_TMR1_INPUT_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x414">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_33 for Mode: ALT1" name="GPIO_EMC_33_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="QTIMER1_TMR2_INPUT_SELECT_INPUT DAISY Register" name="IOMUXC_QTIMER1_TMR2_INPUT_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x418">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_34 for Mode: ALT1" name="GPIO_EMC_34_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="QTIMER1_TMR3_INPUT_SELECT_INPUT DAISY Register" name="IOMUXC_QTIMER1_TMR3_INPUT_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x41C">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_35 for Mode: ALT1" name="GPIO_EMC_35_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI1_IPG_CLK_SAI_MCLK_SELECT_INPUT_2 DAISY Register" name="IOMUXC_SAI1_IPG_CLK_SAI_MCLK_SELECT_INPUT_2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x430">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B0_03 for Mode: ALT3" name="GPIO_AD_B0_03_ALT3" start="0x1" />
        <Enum description="Selecting Pad: GPIO_EMC_20 for Mode: ALT3" name="GPIO_EMC_20_ALT3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT DAISY Register" name="IOMUXC_SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x434">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_19 for Mode: ALT3" name="GPIO_EMC_19_ALT3" start="0x2" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 DAISY Register" name="IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x438">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_21 for Mode: ALT3" name="GPIO_EMC_21_ALT3" start="0x2" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_1 DAISY Register" name="IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x43C">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_22 for Mode: ALT3" name="GPIO_EMC_22_ALT3" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_2 DAISY Register" name="IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x440">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_23 for Mode: ALT3" name="GPIO_EMC_23_ALT3" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_3 DAISY Register" name="IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x444">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_24 for Mode: ALT3" name="GPIO_EMC_24_ALT3" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT DAISY Register" name="IOMUXC_SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x448">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_18 for Mode: ALT3" name="GPIO_EMC_18_ALT3" start="0x2" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT DAISY Register" name="IOMUXC_SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x44C">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_26 for Mode: ALT3" name="GPIO_EMC_26_ALT3" start="0x2" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT DAISY Register" name="IOMUXC_SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x450">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_27 for Mode: ALT3" name="GPIO_EMC_27_ALT3" start="0x2" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI2_IPG_CLK_SAI_MCLK_SELECT_INPUT_2 DAISY Register" name="IOMUXC_SAI2_IPG_CLK_SAI_MCLK_SELECT_INPUT_2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x454">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_16 for Mode: ALT3" name="GPIO_EMC_16_ALT3" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT DAISY Register" name="IOMUXC_SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x458">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_09 for Mode: ALT3" name="GPIO_EMC_09_ALT3" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 DAISY Register" name="IOMUXC_SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x45C">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_08 for Mode: ALT3" name="GPIO_EMC_08_ALT3" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT DAISY Register" name="IOMUXC_SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x460">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_07 for Mode: ALT3" name="GPIO_EMC_07_ALT3" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT DAISY Register" name="IOMUXC_SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x464">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_04 for Mode: ALT3" name="GPIO_EMC_04_ALT3" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT DAISY Register" name="IOMUXC_SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x468">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_05 for Mode: ALT3" name="GPIO_EMC_05_ALT3" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2 DAISY Register" name="IOMUXC_SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x46C">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_05 for Mode: ALT3" name="GPIO_SD_B1_05_ALT3" start="0" />
        <Enum description="Selecting Pad: GPIO_EMC_17 for Mode: ALT3" name="GPIO_EMC_17_ALT3" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT DAISY Register" name="IOMUXC_SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x470">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_09 for Mode: ALT3" name="GPIO_SD_B1_09_ALT3" start="0" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 DAISY Register" name="IOMUXC_SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x474">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_11 for Mode: ALT3" name="GPIO_SD_B1_11_ALT3" start="0" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT DAISY Register" name="IOMUXC_SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x478">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_10 for Mode: ALT3" name="GPIO_SD_B1_10_ALT3" start="0" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT DAISY Register" name="IOMUXC_SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x47C">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_06 for Mode: ALT3" name="GPIO_SD_B1_06_ALT3" start="0" />
        <Enum description="Selecting Pad: GPIO_EMC_33 for Mode: ALT3" name="GPIO_EMC_33_ALT3" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT DAISY Register" name="IOMUXC_SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x480">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_07 for Mode: ALT3" name="GPIO_SD_B1_07_ALT3" start="0" />
        <Enum description="Selecting Pad: GPIO_EMC_34 for Mode: ALT3" name="GPIO_EMC_34_ALT3" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="SPDIF_SPDIF_IN1_SELECT_INPUT DAISY Register" name="IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x488">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_05 for Mode: ALT2" name="GPIO_EMC_05_ALT2" start="0" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="USB_IPP_IND_OTG_OC_SELECT_INPUT DAISY Register" name="IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x48C">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="2" start="0">
        <Enum description="Selecting Pad: GPIO_AD_B0_03 for Mode: ALT6" name="GPIO_AD_B0_03_ALT6" start="0" />
        <Enum description="Selecting Pad: GPIO_AD_B1_12 for Mode: ALT0" name="GPIO_AD_B1_12_ALT0" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="XBAR1_XBAR_IN_SELECT_INPUT_14 DAISY Register" name="IOMUXC_XBAR1_XBAR_IN_SELECT_INPUT_14" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4A0">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0" />
    </Register>
    <Register access="Read/Write" description="XBAR1_XBAR_IN_SELECT_INPUT_15 DAISY Register" name="IOMUXC_XBAR1_XBAR_IN_SELECT_INPUT_15" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4A4">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0" />
    </Register>
    <Register access="Read/Write" description="XBAR1_XBAR_IN_SELECT_INPUT_16 DAISY Register" name="IOMUXC_XBAR1_XBAR_IN_SELECT_INPUT_16" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4A8">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_18 for Mode: ALT1" name="GPIO_EMC_18_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="XBAR1_XBAR_IN_SELECT_INPUT_17 DAISY Register" name="IOMUXC_XBAR1_XBAR_IN_SELECT_INPUT_17" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4AC">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_EMC_19 for Mode: ALT1" name="GPIO_EMC_19_ALT1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="XBAR1_XBAR_IN_SELECT_INPUT_10 DAISY Register" name="IOMUXC_XBAR1_XBAR_IN_SELECT_INPUT_10" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4B0">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0">
        <Enum description="Selecting Pad: GPIO_SD_B1_00 for Mode: ALT3" name="GPIO_SD_B1_00_ALT3" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="XBAR1_XBAR_IN_SELECT_INPUT_12 DAISY Register" name="IOMUXC_XBAR1_XBAR_IN_SELECT_INPUT_12" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4B4">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0" />
    </Register>
    <Register access="Read/Write" description="XBAR1_XBAR_IN_SELECT_INPUT_13 DAISY Register" name="IOMUXC_XBAR1_XBAR_IN_SELECT_INPUT_13" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4B8">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0" />
    </Register>
    <Register access="Read/Write" description="XBAR1_XBAR_IN_SELECT_INPUT_18 DAISY Register" name="IOMUXC_XBAR1_XBAR_IN_SELECT_INPUT_18" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4BC">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0" />
    </Register>
    <Register access="Read/Write" description="XBAR1_XBAR_IN_SELECT_INPUT_19 DAISY Register" name="IOMUXC_XBAR1_XBAR_IN_SELECT_INPUT_19" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4C0">
      <BitField description="Selecting Pads Involved in Daisy Chain." name="DAISY" size="1" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="KPP Registers" name="KPP" start="0x401FC000">
    <Register access="Read/Write" description="Keypad Control Register" name="KPP_KPCR" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x0">
      <BitField description="Keypad Row Enable" name="KRE" size="8" start="0">
        <Enum description="Row is not included in the keypad key press detect." name="KRE_0" start="0" />
        <Enum description="Row is included in the keypad key press detect." name="KRE_1" start="0x1" />
      </BitField>
      <BitField description="Keypad Column Strobe Open-Drain Enable" name="KCO" size="8" start="8">
        <Enum description="Column strobe output is totem pole drive." name="TOTEM_POLE" start="0" />
        <Enum description="Column strobe output is open drain." name="OPEN_DRAIN" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Keypad Status Register" name="KPP_KPSR" reset_mask="0xFFFF" reset_value="0x400" size="2" start="+0x2">
      <BitField description="Keypad Key Depress" name="KPKD" size="1" start="0">
        <Enum description="No key presses detected" name="KPKD_0" start="0" />
        <Enum description="A key has been depressed" name="KPKD_1" start="0x1" />
      </BitField>
      <BitField description="Keypad Key Release" name="KPKR" size="1" start="1">
        <Enum description="No key release detected" name="KPKR_0" start="0" />
        <Enum description="All keys have been released" name="KPKR_1" start="0x1" />
      </BitField>
      <BitField description="Key Depress Synchronizer Clear" name="KDSC" size="1" start="2">
        <Enum description="No effect" name="KDSC_0" start="0" />
        <Enum description="Set bits that clear the keypad depress synchronizer chain" name="KDSC_1" start="0x1" />
      </BitField>
      <BitField description="Key Release Synchronizer Set" name="KRSS" size="1" start="3">
        <Enum description="No effect" name="KRSS_0" start="0" />
        <Enum description="Set bits which sets keypad release synchronizer chain" name="KRSS_1" start="0x1" />
      </BitField>
      <BitField description="Keypad Key Depress Interrupt Enable" name="KDIE" size="1" start="8">
        <Enum description="No interrupt request is generated when KPKD is set." name="KDIE_0" start="0" />
        <Enum description="An interrupt request is generated when KPKD is set." name="KDIE_1" start="0x1" />
      </BitField>
      <BitField description="Keypad Release Interrupt Enable" name="KRIE" size="1" start="9">
        <Enum description="No interrupt request is generated when KPKR is set." name="KRIE_0" start="0" />
        <Enum description="An interrupt request is generated when KPKR is set." name="KRIE_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Keypad Data Direction Register" name="KPP_KDDR" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4">
      <BitField description="Keypad Row Data Direction" name="KRDD" size="8" start="0">
        <Enum description="ROWn pin configured as an input." name="INPUT" start="0" />
        <Enum description="ROWn pin configured as an output." name="OUTPUT" start="0x1" />
      </BitField>
      <BitField description="Keypad Column Data Direction Register" name="KCDD" size="8" start="8">
        <Enum description="COLn pin is configured as an input." name="INPUT" start="0" />
        <Enum description="COLn pin is configured as an output." name="OUTPUT" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Keypad Data Register" name="KPP_KPDR" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6">
      <BitField description="Keypad Row Data" name="KRD" size="8" start="0" />
      <BitField description="Keypad Column Data" name="KCD" size="8" start="8" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="FlexSPI" name="FLEXSPI" start="0x402A8000">
    <Register access="Read/Write" description="Module Control Register 0" name="MCR0" reset_mask="0xFFFFFFFF" reset_value="0xFFFF80C2" size="4" start="+0x0">
      <BitField description="Software Reset" name="SWRESET" size="1" start="0" />
      <BitField description="Module Disable" name="MDIS" size="1" start="1" />
      <BitField description="Sample Clock source selection for Flash Reading" name="RXCLKSRC" size="2" start="4">
        <Enum description="Dummy Read strobe generated by FlexSPI Controller and loopback internally." name="RXCLKSRC_0" start="0" />
        <Enum description="Dummy Read strobe generated by FlexSPI Controller and loopback from DQS pad." name="RXCLKSRC_1" start="0x1" />
        <Enum description="Flash provided Read strobe and input from DQS pad" name="RXCLKSRC_3" start="0x3" />
      </BitField>
      <BitField description="Enable AHB bus Read Access to IP RX FIFO." name="ARDFEN" size="1" start="6">
        <Enum description="IP RX FIFO should be read by IP Bus. AHB Bus read access to IP RX FIFO memory space will get bus error response." name="ARDFEN_0" start="0" />
        <Enum description="IP RX FIFO should be read by AHB Bus. IP Bus read access to IP RX FIFO memory space will always return data zero but no bus error response." name="ARDFEN_1" start="0x1" />
      </BitField>
      <BitField description="Enable AHB bus Write Access to IP TX FIFO." name="ATDFEN" size="1" start="7">
        <Enum description="IP TX FIFO should be written by IP Bus. AHB Bus write access to IP TX FIFO memory space will get bus error response." name="ATDFEN_0" start="0" />
        <Enum description="IP TX FIFO should be written by AHB Bus. IP Bus write access to IP TX FIFO memory space will be ignored but no bus error response." name="ATDFEN_1" start="0x1" />
      </BitField>
      <BitField description="The serial root clock could be divided inside FlexSPI . See Clocks section for more details on clocking." name="SERCLKDIV" size="3" start="8">
        <Enum description="Divided by 1" name="SERCLKDIV_0" start="0" />
        <Enum description="Divided by 2" name="SERCLKDIV_1" start="0x1" />
        <Enum description="Divided by 3" name="SERCLKDIV_2" start="0x2" />
        <Enum description="Divided by 4" name="SERCLKDIV_3" start="0x3" />
        <Enum description="Divided by 5" name="SERCLKDIV_4" start="0x4" />
        <Enum description="Divided by 6" name="SERCLKDIV_5" start="0x5" />
        <Enum description="Divided by 7" name="SERCLKDIV_6" start="0x6" />
        <Enum description="Divided by 8" name="SERCLKDIV_7" start="0x7" />
      </BitField>
      <BitField description="Half Speed Serial Flash access Enable." name="HSEN" size="1" start="11">
        <Enum description="Disable divide by 2 of serial flash clock for half speed commands." name="HSEN_0" start="0" />
        <Enum description="Enable divide by 2 of serial flash clock for half speed commands." name="HSEN_1" start="0x1" />
      </BitField>
      <BitField description="Doze mode enable bit" name="DOZEEN" size="1" start="12">
        <Enum description="Doze mode support disabled. AHB clock and serial clock will not be gated off when there is doze mode request from system." name="DOZEEN_0" start="0" />
        <Enum description="Doze mode support enabled. AHB clock and serial clock will be gated off when there is doze mode request from system." name="DOZEEN_1" start="0x1" />
      </BitField>
      <BitField description="This bit is to support Flash Octal mode access by combining Port A and B Data pins (A_DATA[3:0] and B_DATA[3:0]), when Port A and Port B are of 4 bit data width." name="COMBINATIONEN" size="1" start="13">
        <Enum description="Disable." name="DISABLE" start="0" />
        <Enum description="Enable." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="This bit is used to force SCLK output free-running. For FPGA applications, external device may use SCLK as reference clock to its internal PLL. If SCLK free-running is enabled, data sampling with loopback clock from SCLK pad is not supported (MCR0[RXCLKSRC]=2)." name="SCKFREERUNEN" size="1" start="14">
        <Enum description="Disable." name="DISABLE" start="0" />
        <Enum description="Enable." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Time out wait cycle for IP command grant." name="IPGRANTWAIT" size="8" start="16" />
      <BitField description="Timeout wait cycle for AHB command grant." name="AHBGRANTWAIT" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="Module Control Register 1" name="MCR1" reset_mask="0xFFFFFFFF" reset_value="0xFFFFFFFF" size="4" start="+0x4">
      <BitField description="AHB Read/Write access to Serial Flash Memory space will timeout if not data received from Flash or data not transmitted after AHBBUSWAIT * 1024 ahb clock cycles, AHB Bus will get an error response" name="AHBBUSWAIT" size="16" start="0" />
      <BitField description="Command Sequence Execution will timeout and abort after SEQWAIT * 1024 Serial Root Clock cycles" name="SEQWAIT" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="Module Control Register 2" name="MCR2" reset_mask="0xFFFFFFFF" reset_value="0x200081F7" size="4" start="+0x8">
      <BitField description="This bit determines whether AHB RX Buffer and AHB TX Buffer will be cleaned automatically when FlexSPI returns STOP mode ACK. Software should set this bit if AHB RX Buffer or AHB TX Buffer will be powered off in STOP mode. Otherwise AHB read access after exiting STOP mode may hit AHB RX Buffer or AHB TX Buffer but their data entries are invalid." name="CLRAHBBUFOPT" size="1" start="11">
        <Enum description="AHB RX/TX Buffer will not be cleaned automatically when FlexSPI return Stop mode ACK." name="CLRAHBBUFOPT_0" start="0" />
        <Enum description="AHB RX/TX Buffer will be cleaned automatically when FlexSPI return Stop mode ACK." name="CLRAHBBUFOPT_1" start="0x1" />
      </BitField>
      <BitField description="All external devices are same devices (both in types and size) for A1/A2/B1/B2." name="SAMEDEVICEEN" size="1" start="15">
        <Enum description="In Individual mode, FLSHA1CRx/FLSHA2CRx/FLSHB1CRx/FLSHB2CRx register setting will be applied to Flash A1/A2/B1/B2 separately. In Parallel mode, FLSHA1CRx register setting will be applied to Flash A1 and B1, FLSHA2CRx register setting will be applied to Flash A2 and B2. FLSHB1CRx/FLSHB2CRx register settings will be ignored." name="individual_parallel" start="0" />
        <Enum description="FLSHA1CR0/FLSHA1CR1/FLSHA1CR2 register settings will be applied to Flash A1/A2/B1/B2. FLSHA2CRx/FLSHB1CRx/FLSHB2CRx will be ignored." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="B_SCLK pad can be used as A_SCLK differential clock output (inverted clock to A_SCLK). In this case, port B flash access is not available. After changing the value of this field, MCR0[SWRESET] should be set." name="SCKBDIFFOPT" size="1" start="19">
        <Enum description="B_SCLK pad is used as port B SCLK clock output. Port B flash access is available." name="SCKBDIFFOPT_0" start="0" />
        <Enum description="B_SCLK pad is used as port A SCLK inverted clock output (Differential clock to A_SCLK). Port B flash access is not available." name="SCKBDIFFOPT_1" start="0x1" />
      </BitField>
      <BitField description="Wait cycle (in AHB clock cycle) for idle state before suspended command sequence resumed." name="RESUMEWAIT" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="AHB Bus Control Register" name="AHBCR" reset_mask="0xFFFFFFFF" reset_value="0x18" size="4" start="+0xC">
      <BitField description="Parallel mode enabled for AHB triggered Command (both read and write) ." name="APAREN" size="1" start="0">
        <Enum description="Flash will be accessed in Individual mode." name="individual" start="0" />
        <Enum description="Flash will be accessed in Parallel mode." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Clear the status/pointers of AHB RX Buffer. Auto-cleared." name="CLRAHBRXBUF" size="1" start="1" />
      <BitField description="Clear the status/pointers of AHB TX Buffer. Auto-cleared. For internal use only." name="CLRAHBTXBUF" size="1" start="2" />
      <BitField description="Enable AHB bus cachable read access support." name="CACHABLEEN" size="1" start="3">
        <Enum description="Disabled. When there is AHB bus cachable read access, FlexSPI will not check whether it hit AHB TX Buffer." name="CACHABLEEN_0" start="0" />
        <Enum description="Enabled. When there is AHB bus cachable read access, FlexSPI will check whether it hit AHB TX Buffer first." name="CACHABLEEN_1" start="0x1" />
      </BitField>
      <BitField description="Enable AHB bus bufferable write access support. This field affects the last beat of AHB write access, refer for more details about AHB bufferable write." name="BUFFERABLEEN" size="1" start="4">
        <Enum description="Disabled. For all AHB write access (no matter bufferable or non-bufferable ), FlexSPI will return AHB Bus ready after all data is transmitted to External device and AHB command finished." name="BUFFERABLEEN_0" start="0" />
        <Enum description="Enabled. For AHB bufferable write access, FlexSPI will return AHB Bus ready when the AHB command is granted by arbitrator and will not wait for AHB command finished." name="BUFFERABLEEN_1" start="0x1" />
      </BitField>
      <BitField description="AHB Read Prefetch Enable." name="PREFETCHEN" size="1" start="5" />
      <BitField description="AHB Read Address option bit. This option bit is intend to remove AHB burst start address alignment limitation." name="READADDROPT" size="1" start="6">
        <Enum description="There is AHB read burst start address alignment limitation when flash is accessed in parallel mode or flash is word-addressable." name="READADDROPT_0" start="0" />
        <Enum description="There is no AHB read burst start address alignment limitation. FlexSPI will fetch more data than AHB burst required to meet the alignment requirement." name="READADDROPT_1" start="0x1" />
      </BitField>
      <BitField description="AHB Read Size Alignment" name="READSZALIGN" size="1" start="10">
        <Enum description="AHB read size will be decided by other register setting like PREFETCH_EN" name="READSZALIGN_0" start="0" />
        <Enum description="AHB read size to up size to 8 bytes aligned, no prefetching" name="READSZALIGN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Interrupt Enable Register" name="INTEN" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="IP triggered Command Sequences Execution finished interrupt enable." name="IPCMDDONEEN" size="1" start="0" />
      <BitField description="IP triggered Command Sequences Grant Timeout interrupt enable." name="IPCMDGEEN" size="1" start="1" />
      <BitField description="AHB triggered Command Sequences Grant Timeout interrupt enable." name="AHBCMDGEEN" size="1" start="2" />
      <BitField description="IP triggered Command Sequences Error Detected interrupt enable." name="IPCMDERREN" size="1" start="3" />
      <BitField description="AHB triggered Command Sequences Error Detected interrupt enable." name="AHBCMDERREN" size="1" start="4" />
      <BitField description="IP RX FIFO WaterMark available interrupt enable." name="IPRXWAEN" size="1" start="5" />
      <BitField description="IP TX FIFO WaterMark empty interrupt enable." name="IPTXWEEN" size="1" start="6" />
      <BitField description="SCLK is stopped during command sequence because Async RX FIFO full interrupt enable." name="SCKSTOPBYRDEN" size="1" start="8" />
      <BitField description="SCLK is stopped during command sequence because Async TX FIFO empty interrupt enable." name="SCKSTOPBYWREN" size="1" start="9" />
      <BitField description="AHB Bus timeout interrupt.Refer Interrupts chapter for more details." name="AHBBUSTIMEOUTEN" size="1" start="10" />
      <BitField description="Sequence execution timeout interrupt enable.Refer Interrupts chapter for more details." name="SEQTIMEOUTEN" size="1" start="11" />
    </Register>
    <Register access="Read/Write" description="Interrupt Register" name="INTR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="IP triggered Command Sequences Execution finished interrupt. This interrupt is also generated when there is IPCMDGE or IPCMDERR interrupt generated." name="IPCMDDONE" size="1" start="0" />
      <BitField description="IP triggered Command Sequences Grant Timeout interrupt." name="IPCMDGE" size="1" start="1" />
      <BitField description="AHB triggered Command Sequences Grant Timeout interrupt." name="AHBCMDGE" size="1" start="2" />
      <BitField description="IP triggered Command Sequences Error Detected interrupt. When an error detected for IP command, this command will be ignored and not executed at all." name="IPCMDERR" size="1" start="3" />
      <BitField description="AHB triggered Command Sequences Error Detected interrupt. When an error detected for AHB command, this command will be ignored and not executed at all." name="AHBCMDERR" size="1" start="4" />
      <BitField description="IP RX FIFO watermark available interrupt." name="IPRXWA" size="1" start="5" />
      <BitField description="IP TX FIFO watermark empty interrupt." name="IPTXWE" size="1" start="6" />
      <BitField description="SCLK is stopped during command sequence because Async RX FIFO full interrupt." name="SCKSTOPBYRD" size="1" start="8" />
      <BitField description="SCLK is stopped during command sequence because Async TX FIFO empty interrupt." name="SCKSTOPBYWR" size="1" start="9" />
      <BitField description="AHB Bus timeout interrupt.Refer Interrupts chapter for more details." name="AHBBUSTIMEOUT" size="1" start="10" />
      <BitField description="Sequence execution timeout interrupt." name="SEQTIMEOUT" size="1" start="11" />
    </Register>
    <Register access="Read/Write" description="LUT Key Register" name="LUTKEY" reset_mask="0xFFFFFFFF" reset_value="0x5AF05AF0" size="4" start="+0x18">
      <BitField description="The Key to lock or unlock LUT." name="KEY" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="LUT Control Register" name="LUTCR" reset_mask="0xFFFFFFFF" reset_value="0x2" size="4" start="+0x1C">
      <BitField description="Lock LUT" name="LOCK" size="1" start="0" />
      <BitField description="Unlock LUT" name="UNLOCK" size="1" start="1" />
    </Register>
    <Register access="Read/Write" description="AHB RX Buffer 0 Control Register 0" name="AHBRXBUF0CR0" reset_mask="0xFFFFFFFF" reset_value="0x80000020" size="4" start="+0x20">
      <BitField description="AHB RX Buffer Size in 64 bits." name="BUFSZ" size="8" start="0" />
      <BitField description="This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)." name="MSTRID" size="4" start="16" />
      <BitField description="This priority for AHB Master Read which this AHB RX Buffer is assigned. 7 is the highest priority, 0 the lowest." name="PRIORITY" size="2" start="24" />
      <BitField description="AHB RX Buffer address region funciton enable" name="REGIONEN" size="1" start="30" />
      <BitField description="AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master." name="PREFETCHEN" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="AHB RX Buffer 1 Control Register 0" name="AHBRXBUF1CR0" reset_mask="0xFFFFFFFF" reset_value="0x80010020" size="4" start="+0x24">
      <BitField description="AHB RX Buffer Size in 64 bits." name="BUFSZ" size="8" start="0" />
      <BitField description="This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)." name="MSTRID" size="4" start="16" />
      <BitField description="This priority for AHB Master Read which this AHB RX Buffer is assigned. 7 is the highest priority, 0 the lowest." name="PRIORITY" size="2" start="24" />
      <BitField description="AHB RX Buffer address region funciton enable" name="REGIONEN" size="1" start="30" />
      <BitField description="AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master." name="PREFETCHEN" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="AHB RX Buffer 2 Control Register 0" name="AHBRXBUF2CR0" reset_mask="0xFFFFFFFF" reset_value="0x80020020" size="4" start="+0x28">
      <BitField description="AHB RX Buffer Size in 64 bits." name="BUFSZ" size="8" start="0" />
      <BitField description="This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)." name="MSTRID" size="4" start="16" />
      <BitField description="This priority for AHB Master Read which this AHB RX Buffer is assigned. 7 is the highest priority, 0 the lowest." name="PRIORITY" size="2" start="24" />
      <BitField description="AHB RX Buffer address region funciton enable" name="REGIONEN" size="1" start="30" />
      <BitField description="AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master." name="PREFETCHEN" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="AHB RX Buffer 3 Control Register 0" name="AHBRXBUF3CR0" reset_mask="0xFFFFFFFF" reset_value="0x80030020" size="4" start="+0x2C">
      <BitField description="AHB RX Buffer Size in 64 bits." name="BUFSZ" size="8" start="0" />
      <BitField description="This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)." name="MSTRID" size="4" start="16" />
      <BitField description="This priority for AHB Master Read which this AHB RX Buffer is assigned. 7 is the highest priority, 0 the lowest." name="PRIORITY" size="2" start="24" />
      <BitField description="AHB RX Buffer address region funciton enable" name="REGIONEN" size="1" start="30" />
      <BitField description="AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master." name="PREFETCHEN" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Flash Control Register 0" name="FLSHA1CR0" reset_mask="0xFFFFFFFF" reset_value="0x10000" size="4" start="+0x60">
      <BitField description="Flash Size in KByte." name="FLSHSZ" size="23" start="0" />
    </Register>
    <Register access="Read/Write" description="Flash Control Register 0" name="FLSHA2CR0" reset_mask="0xFFFFFFFF" reset_value="0x10000" size="4" start="+0x64">
      <BitField description="Flash Size in KByte." name="FLSHSZ" size="23" start="0" />
    </Register>
    <Register access="Read/Write" description="Flash Control Register 0" name="FLSHB1CR0" reset_mask="0xFFFFFFFF" reset_value="0x10000" size="4" start="+0x68">
      <BitField description="Flash Size in KByte." name="FLSHSZ" size="23" start="0" />
    </Register>
    <Register access="Read/Write" description="Flash Control Register 0" name="FLSHB2CR0" reset_mask="0xFFFFFFFF" reset_value="0x10000" size="4" start="+0x6C">
      <BitField description="Flash Size in KByte." name="FLSHSZ" size="23" start="0" />
    </Register>
    <Register access="Read/Write" description="Flash Control Register 1" name="FLSHCR1A1" reset_mask="0xFFFFFFFF" reset_value="0x63" size="4" start="+0x70">
      <BitField description="Serial Flash CS setup time." name="TCSS" size="5" start="0" />
      <BitField description="Serial Flash CS Hold time." name="TCSH" size="5" start="5" />
      <BitField description="Word Addressable." name="WA" size="1" start="10" />
      <BitField description="Column Address Size." name="CAS" size="4" start="11" />
      <BitField description="CS interval unit" name="CSINTERVALUNIT" size="1" start="15">
        <Enum description="The CS interval unit is 1 serial clock cycle" name="CSINTERVALUNIT_0" start="0" />
        <Enum description="The CS interval unit is 256 serial clock cycle" name="CSINTERVALUNIT_1" start="0x1" />
      </BitField>
      <BitField description="This field is used to set the minimum interval between flash device Chip selection deassertion and flash device Chip selection assertion. If external flash has a limitation on the interval between command sequences, this field should be set accordingly. If there is no limitation, set this field with value 0x0." name="CSINTERVAL" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="Flash Control Register 1" name="FLSHCR1A2" reset_mask="0xFFFFFFFF" reset_value="0x63" size="4" start="+0x74">
      <BitField description="Serial Flash CS setup time." name="TCSS" size="5" start="0" />
      <BitField description="Serial Flash CS Hold time." name="TCSH" size="5" start="5" />
      <BitField description="Word Addressable." name="WA" size="1" start="10" />
      <BitField description="Column Address Size." name="CAS" size="4" start="11" />
      <BitField description="CS interval unit" name="CSINTERVALUNIT" size="1" start="15">
        <Enum description="The CS interval unit is 1 serial clock cycle" name="CSINTERVALUNIT_0" start="0" />
        <Enum description="The CS interval unit is 256 serial clock cycle" name="CSINTERVALUNIT_1" start="0x1" />
      </BitField>
      <BitField description="This field is used to set the minimum interval between flash device Chip selection deassertion and flash device Chip selection assertion. If external flash has a limitation on the interval between command sequences, this field should be set accordingly. If there is no limitation, set this field with value 0x0." name="CSINTERVAL" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="Flash Control Register 1" name="FLSHCR1B1" reset_mask="0xFFFFFFFF" reset_value="0x63" size="4" start="+0x78">
      <BitField description="Serial Flash CS setup time." name="TCSS" size="5" start="0" />
      <BitField description="Serial Flash CS Hold time." name="TCSH" size="5" start="5" />
      <BitField description="Word Addressable." name="WA" size="1" start="10" />
      <BitField description="Column Address Size." name="CAS" size="4" start="11" />
      <BitField description="CS interval unit" name="CSINTERVALUNIT" size="1" start="15">
        <Enum description="The CS interval unit is 1 serial clock cycle" name="CSINTERVALUNIT_0" start="0" />
        <Enum description="The CS interval unit is 256 serial clock cycle" name="CSINTERVALUNIT_1" start="0x1" />
      </BitField>
      <BitField description="This field is used to set the minimum interval between flash device Chip selection deassertion and flash device Chip selection assertion. If external flash has a limitation on the interval between command sequences, this field should be set accordingly. If there is no limitation, set this field with value 0x0." name="CSINTERVAL" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="Flash Control Register 1" name="FLSHCR1B2" reset_mask="0xFFFFFFFF" reset_value="0x63" size="4" start="+0x7C">
      <BitField description="Serial Flash CS setup time." name="TCSS" size="5" start="0" />
      <BitField description="Serial Flash CS Hold time." name="TCSH" size="5" start="5" />
      <BitField description="Word Addressable." name="WA" size="1" start="10" />
      <BitField description="Column Address Size." name="CAS" size="4" start="11" />
      <BitField description="CS interval unit" name="CSINTERVALUNIT" size="1" start="15">
        <Enum description="The CS interval unit is 1 serial clock cycle" name="CSINTERVALUNIT_0" start="0" />
        <Enum description="The CS interval unit is 256 serial clock cycle" name="CSINTERVALUNIT_1" start="0x1" />
      </BitField>
      <BitField description="This field is used to set the minimum interval between flash device Chip selection deassertion and flash device Chip selection assertion. If external flash has a limitation on the interval between command sequences, this field should be set accordingly. If there is no limitation, set this field with value 0x0." name="CSINTERVAL" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="Flash Control Register 2" name="FLSHCR2A1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x80">
      <BitField description="Sequence Index for AHB Read triggered Command in LUT." name="ARDSEQID" size="4" start="0" />
      <BitField description="Sequence Number for AHB Read triggered Command in LUT." name="ARDSEQNUM" size="3" start="5" />
      <BitField description="Sequence Index for AHB Write triggered Command." name="AWRSEQID" size="4" start="8" />
      <BitField description="Sequence Number for AHB Write triggered Command." name="AWRSEQNUM" size="3" start="13" />
      <BitField description="For certain devices (such as FPGA), it need some time to write data into internal memory after the command sequences finished on FlexSPI interface" name="AWRWAIT" size="12" start="16" />
      <BitField description="AWRWAIT unit" name="AWRWAITUNIT" size="3" start="28">
        <Enum description="The AWRWAIT unit is 2 ahb clock cycle" name="AWRWAITUNIT_0" start="0" />
        <Enum description="The AWRWAIT unit is 8 ahb clock cycle" name="AWRWAITUNIT_1" start="0x1" />
        <Enum description="The AWRWAIT unit is 32 ahb clock cycle" name="AWRWAITUNIT_2" start="0x2" />
        <Enum description="The AWRWAIT unit is 128 ahb clock cycle" name="AWRWAITUNIT_3" start="0x3" />
        <Enum description="The AWRWAIT unit is 512 ahb clock cycle" name="AWRWAITUNIT_4" start="0x4" />
        <Enum description="The AWRWAIT unit is 2048 ahb clock cycle" name="AWRWAITUNIT_5" start="0x5" />
        <Enum description="The AWRWAIT unit is 8192 ahb clock cycle" name="AWRWAITUNIT_6" start="0x6" />
        <Enum description="The AWRWAIT unit is 32768 ahb clock cycle" name="AWRWAITUNIT_7" start="0x7" />
      </BitField>
      <BitField description="Clear the instruction pointer which is internally saved pointer by JMP_ON_CS. Refer Programmable Sequence Engine for details." name="CLRINSTRPTR" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Flash Control Register 2" name="FLSHCR2A2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x84">
      <BitField description="Sequence Index for AHB Read triggered Command in LUT." name="ARDSEQID" size="4" start="0" />
      <BitField description="Sequence Number for AHB Read triggered Command in LUT." name="ARDSEQNUM" size="3" start="5" />
      <BitField description="Sequence Index for AHB Write triggered Command." name="AWRSEQID" size="4" start="8" />
      <BitField description="Sequence Number for AHB Write triggered Command." name="AWRSEQNUM" size="3" start="13" />
      <BitField description="For certain devices (such as FPGA), it need some time to write data into internal memory after the command sequences finished on FlexSPI interface" name="AWRWAIT" size="12" start="16" />
      <BitField description="AWRWAIT unit" name="AWRWAITUNIT" size="3" start="28">
        <Enum description="The AWRWAIT unit is 2 ahb clock cycle" name="AWRWAITUNIT_0" start="0" />
        <Enum description="The AWRWAIT unit is 8 ahb clock cycle" name="AWRWAITUNIT_1" start="0x1" />
        <Enum description="The AWRWAIT unit is 32 ahb clock cycle" name="AWRWAITUNIT_2" start="0x2" />
        <Enum description="The AWRWAIT unit is 128 ahb clock cycle" name="AWRWAITUNIT_3" start="0x3" />
        <Enum description="The AWRWAIT unit is 512 ahb clock cycle" name="AWRWAITUNIT_4" start="0x4" />
        <Enum description="The AWRWAIT unit is 2048 ahb clock cycle" name="AWRWAITUNIT_5" start="0x5" />
        <Enum description="The AWRWAIT unit is 8192 ahb clock cycle" name="AWRWAITUNIT_6" start="0x6" />
        <Enum description="The AWRWAIT unit is 32768 ahb clock cycle" name="AWRWAITUNIT_7" start="0x7" />
      </BitField>
      <BitField description="Clear the instruction pointer which is internally saved pointer by JMP_ON_CS. Refer Programmable Sequence Engine for details." name="CLRINSTRPTR" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Flash Control Register 2" name="FLSHCR2B1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x88">
      <BitField description="Sequence Index for AHB Read triggered Command in LUT." name="ARDSEQID" size="4" start="0" />
      <BitField description="Sequence Number for AHB Read triggered Command in LUT." name="ARDSEQNUM" size="3" start="5" />
      <BitField description="Sequence Index for AHB Write triggered Command." name="AWRSEQID" size="4" start="8" />
      <BitField description="Sequence Number for AHB Write triggered Command." name="AWRSEQNUM" size="3" start="13" />
      <BitField description="For certain devices (such as FPGA), it need some time to write data into internal memory after the command sequences finished on FlexSPI interface" name="AWRWAIT" size="12" start="16" />
      <BitField description="AWRWAIT unit" name="AWRWAITUNIT" size="3" start="28">
        <Enum description="The AWRWAIT unit is 2 ahb clock cycle" name="AWRWAITUNIT_0" start="0" />
        <Enum description="The AWRWAIT unit is 8 ahb clock cycle" name="AWRWAITUNIT_1" start="0x1" />
        <Enum description="The AWRWAIT unit is 32 ahb clock cycle" name="AWRWAITUNIT_2" start="0x2" />
        <Enum description="The AWRWAIT unit is 128 ahb clock cycle" name="AWRWAITUNIT_3" start="0x3" />
        <Enum description="The AWRWAIT unit is 512 ahb clock cycle" name="AWRWAITUNIT_4" start="0x4" />
        <Enum description="The AWRWAIT unit is 2048 ahb clock cycle" name="AWRWAITUNIT_5" start="0x5" />
        <Enum description="The AWRWAIT unit is 8192 ahb clock cycle" name="AWRWAITUNIT_6" start="0x6" />
        <Enum description="The AWRWAIT unit is 32768 ahb clock cycle" name="AWRWAITUNIT_7" start="0x7" />
      </BitField>
      <BitField description="Clear the instruction pointer which is internally saved pointer by JMP_ON_CS. Refer Programmable Sequence Engine for details." name="CLRINSTRPTR" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Flash Control Register 2" name="FLSHCR2B2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8C">
      <BitField description="Sequence Index for AHB Read triggered Command in LUT." name="ARDSEQID" size="4" start="0" />
      <BitField description="Sequence Number for AHB Read triggered Command in LUT." name="ARDSEQNUM" size="3" start="5" />
      <BitField description="Sequence Index for AHB Write triggered Command." name="AWRSEQID" size="4" start="8" />
      <BitField description="Sequence Number for AHB Write triggered Command." name="AWRSEQNUM" size="3" start="13" />
      <BitField description="For certain devices (such as FPGA), it need some time to write data into internal memory after the command sequences finished on FlexSPI interface" name="AWRWAIT" size="12" start="16" />
      <BitField description="AWRWAIT unit" name="AWRWAITUNIT" size="3" start="28">
        <Enum description="The AWRWAIT unit is 2 ahb clock cycle" name="AWRWAITUNIT_0" start="0" />
        <Enum description="The AWRWAIT unit is 8 ahb clock cycle" name="AWRWAITUNIT_1" start="0x1" />
        <Enum description="The AWRWAIT unit is 32 ahb clock cycle" name="AWRWAITUNIT_2" start="0x2" />
        <Enum description="The AWRWAIT unit is 128 ahb clock cycle" name="AWRWAITUNIT_3" start="0x3" />
        <Enum description="The AWRWAIT unit is 512 ahb clock cycle" name="AWRWAITUNIT_4" start="0x4" />
        <Enum description="The AWRWAIT unit is 2048 ahb clock cycle" name="AWRWAITUNIT_5" start="0x5" />
        <Enum description="The AWRWAIT unit is 8192 ahb clock cycle" name="AWRWAITUNIT_6" start="0x6" />
        <Enum description="The AWRWAIT unit is 32768 ahb clock cycle" name="AWRWAITUNIT_7" start="0x7" />
      </BitField>
      <BitField description="Clear the instruction pointer which is internally saved pointer by JMP_ON_CS. Refer Programmable Sequence Engine for details." name="CLRINSTRPTR" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Flash Control Register 4" name="FLSHCR4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x94">
      <BitField description="Write mask option bit 1. This option bit could be used to remove AHB write burst start address alignment limitation." name="WMOPT1" size="1" start="0">
        <Enum description="DQS pin will be used as Write Mask when writing to external device. There is no limitation on AHB write burst start address alignment when flash is accessed in individual mode." name="DISABLE" start="0" />
        <Enum description="DQS pin will not be used as Write Mask when writing to external device. There is limitation on AHB write burst start address alignment when flash is accessed in individual mode." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Write mask enable bit for flash device on port A. When write mask function is needed for memory device on port A, this bit must be set." name="WMENA" size="1" start="2">
        <Enum description="Write mask is disabled, DQS(RWDS) pin will be un-driven when writing to external device." name="WMENA_0" start="0" />
        <Enum description="Write mask is enabled, DQS(RWDS) pin will be driven by FlexSPI as write mask output when writing to external device." name="WMENA_1" start="0x1" />
      </BitField>
      <BitField description="Write mask enable bit for flash device on port B. When write mask function is needed for memory device on port B, this bit must be set." name="WMENB" size="1" start="3">
        <Enum description="Write mask is disabled, DQS(RWDS) pin will be un-driven when writing to external device." name="WMENB_0" start="0" />
        <Enum description="Write mask is enabled, DQS(RWDS) pin will be driven by FlexSPI as write mask output when writing to external device." name="WMENB_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="IP Control Register 0" name="IPCR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xA0">
      <BitField description="Serial Flash Address for IP command." name="SFAR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="IP Control Register 1" name="IPCR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xA4">
      <BitField description="Flash Read/Program Data Size (in Bytes) for IP command." name="IDATSZ" size="16" start="0" />
      <BitField description="Sequence Index in LUT for IP command." name="ISEQID" size="4" start="16" />
      <BitField description="Sequence Number for IP command: ISEQNUM+1." name="ISEQNUM" size="3" start="24" />
      <BitField description="Parallel mode Enabled for IP command." name="IPAREN" size="1" start="31">
        <Enum description="Flash will be accessed in Individual mode." name="DISABLE" start="0" />
        <Enum description="Flash will be accessed in Parallel mode." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="IP Command Register" name="IPCMD" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xB0">
      <BitField description="Setting this bit will trigger an IP Command." name="TRG" size="1" start="0" />
    </Register>
    <Register access="Read/Write" description="IP RX FIFO Control Register" name="IPRXFCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xB8">
      <BitField description="Clear all valid data entries in IP RX FIFO." name="CLRIPRXF" size="1" start="0" />
      <BitField description="IP RX FIFO reading by DMA enabled." name="RXDMAEN" size="1" start="1">
        <Enum description="IP RX FIFO would be read by processor." name="RXDMAEN_0" start="0" />
        <Enum description="IP RX FIFO would be read by DMA." name="RXDMAEN_1" start="0x1" />
      </BitField>
      <BitField description="Watermark level is (RXWMRK+1)*64 Bits." name="RXWMRK" size="4" start="2" />
    </Register>
    <Register access="Read/Write" description="IP TX FIFO Control Register" name="IPTXFCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xBC">
      <BitField description="Clear all valid data entries in IP TX FIFO." name="CLRIPTXF" size="1" start="0" />
      <BitField description="IP TX FIFO filling by DMA enabled." name="TXDMAEN" size="1" start="1">
        <Enum description="IP TX FIFO would be filled by processor." name="TXDMAEN_0" start="0" />
        <Enum description="IP TX FIFO would be filled by DMA." name="TXDMAEN_1" start="0x1" />
      </BitField>
      <BitField description="Watermark level is (TXWMRK+1)*64 Bits." name="TXWMRK" size="4" start="2" />
    </Register>
    <Register access="Read/Write" description="DLL Control Register 0" name="DLLCRA" reset_mask="0xFFFFFFFF" reset_value="0x100" size="4" start="+0xC0">
      <BitField description="DLL calibration enable." name="DLLEN" size="1" start="0" />
      <BitField description="Software could force a reset on DLL by setting this field to 0x1. This will cause the DLL to lose lock and re-calibrate to detect an ref_clock half period phase shift. The reset action is edge triggered, so software need to clear this bit after set this bit (no delay limitation)." name="DLLRESET" size="1" start="1" />
      <BitField description="The delay target for slave delay line is: ((SLVDLYTARGET+1) * 1/32 * clock cycle of reference clock (serial root clock). If serial root clock is &gt;= 100 MHz, DLLEN set to 0x1, OVRDEN set to =0x0, then SLVDLYTARGET setting of 0xF is recommended." name="SLVDLYTARGET" size="4" start="3" />
      <BitField description="Slave clock delay line delay cell number selection override enable." name="OVRDEN" size="1" start="8" />
      <BitField description="Slave clock delay line delay cell number selection override value." name="OVRDVAL" size="6" start="9" />
    </Register>
    <Register access="Read/Write" description="DLL Control Register 0" name="DLLCRB" reset_mask="0xFFFFFFFF" reset_value="0x100" size="4" start="+0xC4">
      <BitField description="DLL calibration enable." name="DLLEN" size="1" start="0" />
      <BitField description="Software could force a reset on DLL by setting this field to 0x1. This will cause the DLL to lose lock and re-calibrate to detect an ref_clock half period phase shift. The reset action is edge triggered, so software need to clear this bit after set this bit (no delay limitation)." name="DLLRESET" size="1" start="1" />
      <BitField description="The delay target for slave delay line is: ((SLVDLYTARGET+1) * 1/32 * clock cycle of reference clock (serial root clock). If serial root clock is &gt;= 100 MHz, DLLEN set to 0x1, OVRDEN set to =0x0, then SLVDLYTARGET setting of 0xF is recommended." name="SLVDLYTARGET" size="4" start="3" />
      <BitField description="Slave clock delay line delay cell number selection override enable." name="OVRDEN" size="1" start="8" />
      <BitField description="Slave clock delay line delay cell number selection override value." name="OVRDVAL" size="6" start="9" />
    </Register>
    <Register access="ReadOnly" description="Status Register 0" name="STS0" reset_mask="0xFFFFFFFF" reset_value="0x2" size="4" start="+0xE0">
      <BitField description="This status bit indicates the state machine in SEQ_CTL is idle and there is command sequence executing on FlexSPI interface." name="SEQIDLE" size="1" start="0" />
      <BitField description="This status bit indicates the state machine in ARB_CTL is busy and there is command sequence granted by arbitrator and not finished yet on FlexSPI interface. When ARB_CTL state (ARBIDLE=0x1) is idle, there will be no transaction on FlexSPI interface also (SEQIDLE=0x1). So this bit should be polled to wait for FlexSPI controller become idle instead of SEQIDLE." name="ARBIDLE" size="1" start="1" />
      <BitField description="This status field indicates the trigger source of current command sequence granted by arbitrator. This field value is meaningless when ARB_CTL is not busy (STS0[ARBIDLE]=0x1)." name="ARBCMDSRC" size="2" start="2">
        <Enum description="Triggered by AHB read command (triggered by AHB read)." name="ARBCMDSRC_0" start="0" />
        <Enum description="Triggered by AHB write command (triggered by AHB Write)." name="ARBCMDSRC_1" start="0x1" />
        <Enum description="Triggered by IP command (triggered by setting register bit IPCMD.TRG)." name="ARBCMDSRC_2" start="0x2" />
        <Enum description="Triggered by suspended command (resumed)." name="ARBCMDSRC_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Status Register 1" name="STS1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xE4">
      <BitField description="Indicates the sequence index when an AHB command error is detected. This field will be cleared when INTR[AHBCMDERR] is write-1-clear(w1c)." name="AHBCMDERRID" size="4" start="0" />
      <BitField description="Indicates the Error Code when AHB command Error detected. This field will be cleared when INTR[AHBCMDERR] is write-1-clear(w1c)." name="AHBCMDERRCODE" size="4" start="8">
        <Enum description="No error." name="AHBCMDERRCODE_0" start="0" />
        <Enum description="AHB Write command with JMP_ON_CS instruction used in the sequence." name="AHBCMDERRCODE_2" start="0x2" />
        <Enum description="There is unknown instruction opcode in the sequence." name="AHBCMDERRCODE_3" start="0x3" />
        <Enum description="Instruction DUMMY_SDR/DUMMY_RWDS_SDR used in DDR sequence." name="AHBCMDERRCODE_4" start="0x4" />
        <Enum description="Instruction DUMMY_DDR/DUMMY_RWDS_DDR used in SDR sequence." name="AHBCMDERRCODE_5" start="0x5" />
        <Enum description="Sequence execution timeout." name="AHBCMDERRCODE_14" start="0xE" />
      </BitField>
      <BitField description="Indicates the sequence Index when IP command error detected. This field will be cleared when INTR[IPCMDERR] is write-1-clear(w1c)." name="IPCMDERRID" size="4" start="16" />
      <BitField description="Indicates the Error Code when IP command Error detected. This field will be cleared when INTR[IPCMDERR] is write-1-clear(w1c)." name="IPCMDERRCODE" size="4" start="24">
        <Enum description="No error." name="IPCMDERRCODE_0" start="0" />
        <Enum description="IP command with JMP_ON_CS instruction used in the sequence." name="IPCMDERRCODE_2" start="0x2" />
        <Enum description="There is unknown instruction opcode in the sequence." name="IPCMDERRCODE_3" start="0x3" />
        <Enum description="Instruction DUMMY_SDR/DUMMY_RWDS_SDR used in DDR sequence." name="IPCMDERRCODE_4" start="0x4" />
        <Enum description="Instruction DUMMY_DDR/DUMMY_RWDS_DDR used in SDR sequence." name="IPCMDERRCODE_5" start="0x5" />
        <Enum description="Flash access start address exceed the whole flash address range (A1/A2/B1/B2)." name="IPCMDERRCODE_6" start="0x6" />
        <Enum description="Sequence execution timeout." name="IPCMDERRCODE_14" start="0xE" />
        <Enum description="Flash boundary crossed." name="IPCMDERRCODE_15" start="0xF" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Status Register 2" name="STS2" reset_mask="0xFFFFFFFF" reset_value="0x1000100" size="4" start="+0xE8">
      <BitField description="Flash A sample clock slave delay line locked." name="ASLVLOCK" size="1" start="0" />
      <BitField description="Flash A sample clock reference delay line locked." name="AREFLOCK" size="1" start="1" />
      <BitField description="Flash A sample clock slave delay line delay cell number selection ." name="ASLVSEL" size="6" start="2" />
      <BitField description="Flash A sample clock reference delay line delay cell number selection." name="AREFSEL" size="6" start="8" />
      <BitField description="Flash B sample clock slave delay line locked." name="BSLVLOCK" size="1" start="16" />
      <BitField description="Flash B sample clock reference delay line locked." name="BREFLOCK" size="1" start="17" />
      <BitField description="Flash B sample clock slave delay line delay cell number selection." name="BSLVSEL" size="6" start="18" />
      <BitField description="Flash B sample clock reference delay line delay cell number selection." name="BREFSEL" size="6" start="24" />
    </Register>
    <Register access="ReadOnly" description="AHB Suspend Status Register" name="AHBSPNDSTS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xEC">
      <BitField description="Indicates if an AHB read prefetch command sequence has been suspended." name="ACTIVE" size="1" start="0" />
      <BitField description="AHB RX BUF ID for suspended command sequence." name="BUFID" size="3" start="1" />
      <BitField description="Left Data size for suspended command sequence (in byte)." name="DATLFT" size="16" start="16" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Status Register" name="IPRXFSTS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF0">
      <BitField description="Fill level of IP RX FIFO." name="FILL" size="8" start="0" />
      <BitField description="Total Read Data Counter: RDCNTR * 64 Bits." name="RDCNTR" size="16" start="16" />
    </Register>
    <Register access="ReadOnly" description="IP TX FIFO Status Register" name="IPTXFSTS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF4">
      <BitField description="Fill level of IP TX FIFO." name="FILL" size="8" start="0" />
      <BitField description="Total Write Data Counter: WRCNTR * 64 Bits." name="WRCNTR" size="16" start="16" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x100">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x104">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x108">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10C">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x110">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x114">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x118">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x11C">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[8]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x120">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[9]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x124">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[10]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x128">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[11]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x12C">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[12]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x130">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[13]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x134">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[14]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x138">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[15]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x13C">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[16]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x140">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[17]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x144">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[18]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x148">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[19]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14C">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[20]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x150">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[21]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x154">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[22]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x158">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[23]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x15C">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[24]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x160">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[25]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x164">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[26]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x168">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[27]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x16C">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[28]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x170">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[29]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x174">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[30]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x178">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="IP RX FIFO Data Register x" name="RFDR[31]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x17C">
      <BitField description="RX Data" name="RXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x180">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x184">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x188">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18C">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[4]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x190">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[5]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x194">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[6]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x198">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[7]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x19C">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[8]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1A0">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[9]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1A4">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[10]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1A8">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[11]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1AC">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[12]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1B0">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[13]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1B4">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[14]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1B8">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[15]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1BC">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[16]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C0">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[17]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C4">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[18]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C8">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[19]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1CC">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[20]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1D0">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[21]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1D4">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[22]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1D8">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[23]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1DC">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[24]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1E0">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[25]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1E4">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[26]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1E8">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[27]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1EC">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[28]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1F0">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[29]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1F4">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[30]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1F8">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="IP TX FIFO Data Register x" name="TFDR[31]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1FC">
      <BitField description="TX Data" name="TXDATA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[0]" reset_mask="0" reset_value="0" size="4" start="+0x200">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[1]" reset_mask="0" reset_value="0" size="4" start="+0x204">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[2]" reset_mask="0" reset_value="0" size="4" start="+0x208">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[3]" reset_mask="0" reset_value="0" size="4" start="+0x20C">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[4]" reset_mask="0" reset_value="0" size="4" start="+0x210">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[5]" reset_mask="0" reset_value="0" size="4" start="+0x214">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[6]" reset_mask="0" reset_value="0" size="4" start="+0x218">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[7]" reset_mask="0" reset_value="0" size="4" start="+0x21C">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[8]" reset_mask="0" reset_value="0" size="4" start="+0x220">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[9]" reset_mask="0" reset_value="0" size="4" start="+0x224">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[10]" reset_mask="0" reset_value="0" size="4" start="+0x228">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[11]" reset_mask="0" reset_value="0" size="4" start="+0x22C">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[12]" reset_mask="0" reset_value="0" size="4" start="+0x230">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[13]" reset_mask="0" reset_value="0" size="4" start="+0x234">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[14]" reset_mask="0" reset_value="0" size="4" start="+0x238">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[15]" reset_mask="0" reset_value="0" size="4" start="+0x23C">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[16]" reset_mask="0" reset_value="0" size="4" start="+0x240">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[17]" reset_mask="0" reset_value="0" size="4" start="+0x244">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[18]" reset_mask="0" reset_value="0" size="4" start="+0x248">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[19]" reset_mask="0" reset_value="0" size="4" start="+0x24C">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[20]" reset_mask="0" reset_value="0" size="4" start="+0x250">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[21]" reset_mask="0" reset_value="0" size="4" start="+0x254">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[22]" reset_mask="0" reset_value="0" size="4" start="+0x258">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[23]" reset_mask="0" reset_value="0" size="4" start="+0x25C">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[24]" reset_mask="0" reset_value="0" size="4" start="+0x260">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[25]" reset_mask="0" reset_value="0" size="4" start="+0x264">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[26]" reset_mask="0" reset_value="0" size="4" start="+0x268">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[27]" reset_mask="0" reset_value="0" size="4" start="+0x26C">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[28]" reset_mask="0" reset_value="0" size="4" start="+0x270">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[29]" reset_mask="0" reset_value="0" size="4" start="+0x274">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[30]" reset_mask="0" reset_value="0" size="4" start="+0x278">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[31]" reset_mask="0" reset_value="0" size="4" start="+0x27C">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[32]" reset_mask="0" reset_value="0" size="4" start="+0x280">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[33]" reset_mask="0" reset_value="0" size="4" start="+0x284">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[34]" reset_mask="0" reset_value="0" size="4" start="+0x288">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[35]" reset_mask="0" reset_value="0" size="4" start="+0x28C">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[36]" reset_mask="0" reset_value="0" size="4" start="+0x290">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[37]" reset_mask="0" reset_value="0" size="4" start="+0x294">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[38]" reset_mask="0" reset_value="0" size="4" start="+0x298">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[39]" reset_mask="0" reset_value="0" size="4" start="+0x29C">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[40]" reset_mask="0" reset_value="0" size="4" start="+0x2A0">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[41]" reset_mask="0" reset_value="0" size="4" start="+0x2A4">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[42]" reset_mask="0" reset_value="0" size="4" start="+0x2A8">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[43]" reset_mask="0" reset_value="0" size="4" start="+0x2AC">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[44]" reset_mask="0" reset_value="0" size="4" start="+0x2B0">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[45]" reset_mask="0" reset_value="0" size="4" start="+0x2B4">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[46]" reset_mask="0" reset_value="0" size="4" start="+0x2B8">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[47]" reset_mask="0" reset_value="0" size="4" start="+0x2BC">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[48]" reset_mask="0" reset_value="0" size="4" start="+0x2C0">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[49]" reset_mask="0" reset_value="0" size="4" start="+0x2C4">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[50]" reset_mask="0" reset_value="0" size="4" start="+0x2C8">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[51]" reset_mask="0" reset_value="0" size="4" start="+0x2CC">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[52]" reset_mask="0" reset_value="0" size="4" start="+0x2D0">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[53]" reset_mask="0" reset_value="0" size="4" start="+0x2D4">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[54]" reset_mask="0" reset_value="0" size="4" start="+0x2D8">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[55]" reset_mask="0" reset_value="0" size="4" start="+0x2DC">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[56]" reset_mask="0" reset_value="0" size="4" start="+0x2E0">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[57]" reset_mask="0" reset_value="0" size="4" start="+0x2E4">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[58]" reset_mask="0" reset_value="0" size="4" start="+0x2E8">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[59]" reset_mask="0" reset_value="0" size="4" start="+0x2EC">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[60]" reset_mask="0" reset_value="0" size="4" start="+0x2F0">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[61]" reset_mask="0" reset_value="0" size="4" start="+0x2F4">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[62]" reset_mask="0" reset_value="0" size="4" start="+0x2F8">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
    <Register access="Read/Write" description="LUT x" name="LUT[63]" reset_mask="0" reset_value="0" size="4" start="+0x2FC">
      <BitField description="OPERAND0" name="OPERAND0" size="8" start="0" />
      <BitField description="NUM_PADS0" name="NUM_PADS0" size="2" start="8" />
      <BitField description="OPCODE" name="OPCODE0" size="6" start="10" />
      <BitField description="OPERAND1" name="OPERAND1" size="8" start="16" />
      <BitField description="NUM_PADS1" name="NUM_PADS1" size="2" start="24" />
      <BitField description="OPCODE1" name="OPCODE1" size="6" start="26" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="USB" name="USB" start="0x402E0000">
    <Register access="ReadOnly" description="Identification register" name="USB_ID" reset_mask="0xFFFFFFFF" reset_value="0xE4A1FA05" size="4" start="+0x0">
      <BitField description="Configuration number" name="ID" size="6" start="0" />
      <BitField description="Complement version of ID" name="NID" size="6" start="8" />
      <BitField description="Revision number of the controller core." name="REVISION" size="8" start="16" />
    </Register>
    <Register access="ReadOnly" description="Hardware General" name="USB_HWGENERAL" reset_mask="0xFFFFFFFF" reset_value="0x35" size="4" start="+0x4">
      <BitField description="Data width of the transciever connected to the controller core. PHYW bit reset value is" name="PHYW" size="2" start="4">
        <Enum description="8 bit wide data bus Software non-programmable" name="PHYW_0" start="0" />
        <Enum description="16 bit wide data bus Software non-programmable" name="PHYW_1" start="0x1" />
        <Enum description="Reset to 8 bit wide data bus Software programmable" name="PHYW_2" start="0x2" />
        <Enum description="Reset to 16 bit wide data bus Software programmable" name="PHYW_3" start="0x3" />
      </BitField>
      <BitField description="Transciever type" name="PHYM" size="3" start="6">
        <Enum description="UTMI/UMTI+" name="PHYM_0" start="0" />
        <Enum description="ULPI DDR" name="PHYM_1" start="0x1" />
        <Enum description="ULPI" name="PHYM_2" start="0x2" />
        <Enum description="Serial Only" name="PHYM_3" start="0x3" />
        <Enum description="Software programmable - reset to UTMI/UTMI+" name="PHYM_4" start="0x4" />
        <Enum description="Software programmable - reset to ULPI DDR" name="PHYM_5" start="0x5" />
        <Enum description="Software programmable - reset to ULPI" name="PHYM_6" start="0x6" />
        <Enum description="Software programmable - reset to Serial" name="PHYM_7" start="0x7" />
      </BitField>
      <BitField description="Serial interface mode capability" name="SM" size="2" start="9">
        <Enum description="No Serial Engine, always use parallel signalling." name="SM_0" start="0" />
        <Enum description="Serial Engine present, always use serial signalling for FS/LS." name="SM_1" start="0x1" />
        <Enum description="Software programmable - Reset to use parallel signalling for FS/LS" name="SM_2" start="0x2" />
        <Enum description="Software programmable - Reset to use serial signalling for FS/LS" name="SM_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Host Hardware Parameters" name="USB_HWHOST" reset_mask="0xFFFFFFFF" reset_value="0x10020001" size="4" start="+0x8">
      <BitField description="Host Capable. Indicating whether host operation mode is supported or not." name="HC" size="1" start="0">
        <Enum description="Not supported" name="HC_0" start="0" />
        <Enum description="Supported" name="HC_1" start="0x1" />
      </BitField>
      <BitField description="The Nmber of downstream ports supported by the host controller is (NPORT+1)" name="NPORT" size="3" start="1" />
    </Register>
    <Register access="ReadOnly" description="Device Hardware Parameters" name="USB_HWDEVICE" reset_mask="0xFFFFFFFF" reset_value="0x11" size="4" start="+0xC">
      <BitField description="Device Capable. Indicating whether device operation mode is supported or not." name="DC" size="1" start="0">
        <Enum description="Not supported" name="DC_0" start="0" />
        <Enum description="Supported" name="DC_1" start="0x1" />
      </BitField>
      <BitField description="Device Endpoint Number" name="DEVEP" size="5" start="1" />
    </Register>
    <Register access="ReadOnly" description="TX Buffer Hardware Parameters" name="USB_HWTXBUF" reset_mask="0xFFFFFFFF" reset_value="0x80080B08" size="4" start="+0x10">
      <BitField description="Default burst size for memory to TX buffer transfer" name="TXBURST" size="8" start="0" />
      <BitField description="TX FIFO Buffer size is: (2^TXCHANADD) * 4 Bytes" name="TXCHANADD" size="8" start="16" />
    </Register>
    <Register access="ReadOnly" description="RX Buffer Hardware Parameters" name="USB_HWRXBUF" reset_mask="0xFFFFFFFF" reset_value="0x808" size="4" start="+0x14">
      <BitField description="Default burst size for memory to RX buffer transfer" name="RXBURST" size="8" start="0" />
      <BitField description="Buffer total size for all receive endpoints is (2^RXADD)" name="RXADD" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="General Purpose Timer #0 Load" name="USB_GPTIMER0LD" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x80">
      <BitField description="General Purpose Timer Load Value These bit fields are loaded to GPTCNT bits when GPTRST bit is set '1b'" name="GPTLD" size="24" start="0" />
    </Register>
    <Register access="Read/Write" description="General Purpose Timer #0 Controller" name="USB_GPTIMER0CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x84">
      <BitField description="General Purpose Timer Counter. This field is the count value of the countdown timer." name="GPTCNT" size="24" start="0" />
      <BitField description="General Purpose Timer Mode In one shot mode, the timer will count down to zero, generate an interrupt, and stop until the counter is reset by software; In repeat mode, the timer will count down to zero, generate an interrupt and automatically reload the counter value from GPTLD bits to start again" name="GPTMODE" size="1" start="24">
        <Enum description="One Shot Mode" name="GPTMODE_0" start="0" />
        <Enum description="Repeat Mode" name="GPTMODE_1" start="0x1" />
      </BitField>
      <BitField description="General Purpose Timer Reset" name="GPTRST" size="1" start="30">
        <Enum description="No action" name="GPTRST_0" start="0" />
        <Enum description="Load counter value from GPTLD bits in n_GPTIMER0LD" name="GPTRST_1" start="0x1" />
      </BitField>
      <BitField description="General Purpose Timer Run GPTCNT bits are not effected when setting or clearing this bit." name="GPTRUN" size="1" start="31">
        <Enum description="Stop counting" name="GPTRUN_0" start="0" />
        <Enum description="Run" name="GPTRUN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="General Purpose Timer #1 Load" name="USB_GPTIMER1LD" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x88">
      <BitField description="General Purpose Timer Load Value These bit fields are loaded to GPTCNT bits when GPTRST bit is set '1b'" name="GPTLD" size="24" start="0" />
    </Register>
    <Register access="Read/Write" description="General Purpose Timer #1 Controller" name="USB_GPTIMER1CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8C">
      <BitField description="General Purpose Timer Counter. This field is the count value of the countdown timer." name="GPTCNT" size="24" start="0" />
      <BitField description="General Purpose Timer Mode In one shot mode, the timer will count down to zero, generate an interrupt, and stop until the counter is reset by software" name="GPTMODE" size="1" start="24">
        <Enum description="One Shot Mode" name="GPTMODE_0" start="0" />
        <Enum description="Repeat Mode" name="GPTMODE_1" start="0x1" />
      </BitField>
      <BitField description="General Purpose Timer Reset" name="GPTRST" size="1" start="30">
        <Enum description="No action" name="GPTRST_0" start="0" />
        <Enum description="Load counter value from GPTLD bits in USB_n_GPTIMER0LD" name="GPTRST_1" start="0x1" />
      </BitField>
      <BitField description="General Purpose Timer Run GPTCNT bits are not effected when setting or clearing this bit." name="GPTRUN" size="1" start="31">
        <Enum description="Stop counting" name="GPTRUN_0" start="0" />
        <Enum description="Run" name="GPTRUN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="System Bus Config" name="USB_SBUSCFG" reset_mask="0xFFFFFFFF" reset_value="0x2" size="4" start="+0x90">
      <BitField description="AHB master interface Burst configuration These bits control AHB master transfer type sequence (or priority)" name="AHBBRST" size="3" start="0">
        <Enum description="Incremental burst of unspecified length only" name="AHBBRST_0" start="0" />
        <Enum description="INCR4 burst, then single transfer" name="AHBBRST_1" start="0x1" />
        <Enum description="INCR8 burst, INCR4 burst, then single transfer" name="AHBBRST_2" start="0x2" />
        <Enum description="INCR16 burst, INCR8 burst, INCR4 burst, then single transfer" name="AHBBRST_3" start="0x3" />
        <Enum description="INCR4 burst, then incremental burst of unspecified length" name="AHBBRST_5" start="0x5" />
        <Enum description="INCR8 burst, INCR4 burst, then incremental burst of unspecified length" name="AHBBRST_6" start="0x6" />
        <Enum description="INCR16 burst, INCR8 burst, INCR4 burst, then incremental burst of unspecified length" name="AHBBRST_7" start="0x7" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Capability Registers Length" name="USB_CAPLENGTH" reset_mask="0xFF" reset_value="0x40" size="1" start="+0x100">
      <BitField description="These bits are used as an offset to add to register base to find the beginning of the Operational Register" name="CAPLENGTH" size="8" start="0" />
    </Register>
    <Register access="ReadOnly" description="Host Controller Interface Version" name="USB_HCIVERSION" reset_mask="0xFFFF" reset_value="0x100" size="2" start="+0x102">
      <BitField description="Host Controller Interface Version Number Default value is '10h', which means EHCI rev1.0." name="HCIVERSION" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Host Controller Structural Parameters" name="USB_HCSPARAMS" reset_mask="0xFFFFFFFF" reset_value="0x10011" size="4" start="+0x104">
      <BitField description="Number of downstream ports" name="N_PORTS" size="4" start="0" />
      <BitField description="Port Power Control This field indicates whether the host controller implementation includes port power control" name="PPC" size="1" start="4" />
      <BitField description="Number of Ports per Companion Controller This field indicates the number of ports supported per internal Companion Controller" name="N_PCC" size="4" start="8" />
      <BitField description="Number of Companion Controller (N_CC)" name="N_CC" size="4" start="12">
        <Enum description="There is no internal Companion Controller and port-ownership hand-off is not supported." name="N_CC_0" start="0" />
        <Enum description="There are internal companion controller(s) and port-ownership hand-offs is supported." name="N_CC_1" start="0x1" />
      </BitField>
      <BitField description="Port Indicators (P INDICATOR) This bit indicates whether the ports support port indicator control" name="PI" size="1" start="16" />
      <BitField description="Number of Ports per Transaction Translator (N_PTT)" name="N_PTT" size="4" start="20" />
      <BitField description="Number of Transaction Translators (N_TT)" name="N_TT" size="4" start="24" />
    </Register>
    <Register access="ReadOnly" description="Host Controller Capability Parameters" name="USB_HCCPARAMS" reset_mask="0xFFFFFFFF" reset_value="0x6" size="4" start="+0x108">
      <BitField description="64-bit Addressing Capability This bit is set '0b' in all controller core, no 64-bit addressing capability is supported" name="ADC" size="1" start="0" />
      <BitField description="Programmable Frame List Flag If this bit is set to zero, then the system software must use a frame list length of 1024 elements with this host controller" name="PFL" size="1" start="1" />
      <BitField description="Asynchronous Schedule Park Capability If this bit is set to a one, then the host controller supports the park feature for high-speed queue heads in the Asynchronous Schedule" name="ASP" size="1" start="2" />
      <BitField description="Isochronous Scheduling Threshold" name="IST" size="4" start="4" />
      <BitField description="EHCI Extended Capabilities Pointer" name="EECP" size="8" start="8" />
    </Register>
    <Register access="ReadOnly" description="Device Controller Interface Version" name="USB_DCIVERSION" reset_mask="0xFFFF" reset_value="0x1" size="2" start="+0x120">
      <BitField description="Device Controller Interface Version Number Default value is '01h', which means rev0.1." name="DCIVERSION" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Device Controller Capability Parameters" name="USB_DCCPARAMS" reset_mask="0xFFFFFFFF" reset_value="0x188" size="4" start="+0x124">
      <BitField description="Device Endpoint Number This field indicates the number of endpoints built into the device controller" name="DEN" size="5" start="0" />
      <BitField description="Device Capable When this bit is 1, this controller is capable of operating as a USB 2.0 device." name="DC" size="1" start="7" />
      <BitField description="Host Capable When this bit is 1, this controller is capable of operating as an EHCI compatible USB 2" name="HC" size="1" start="8" />
    </Register>
    <Register access="Read/Write" description="USB Command Register" name="USB_USBCMD" reset_mask="0xFFFFFFFF" reset_value="0x80000" size="4" start="+0x140">
      <BitField description="Run/Stop (RS) - Read/Write" name="RS" size="1" start="0" />
      <BitField description="Controller Reset (RESET) - Read/Write" name="RST" size="1" start="1" />
      <BitField description="See description at bit 15" name="FS_1" size="2" start="2" />
      <BitField description="Periodic Schedule Enable- Read/Write" name="PSE" size="1" start="4">
        <Enum description="Do not process the Periodic Schedule" name="PSE_0" start="0" />
        <Enum description="Use the PERIODICLISTBASE register to access the Periodic Schedule." name="PSE_1" start="0x1" />
      </BitField>
      <BitField description="Asynchronous Schedule Enable - Read/Write" name="ASE" size="1" start="5">
        <Enum description="Do not process the Asynchronous Schedule." name="ASE_0" start="0" />
        <Enum description="Use the ASYNCLISTADDR register to access the Asynchronous Schedule." name="ASE_1" start="0x1" />
      </BitField>
      <BitField description="Interrupt on Async Advance Doorbell - Read/Write" name="IAA" size="1" start="6" />
      <BitField description="Asynchronous Schedule Park Mode Count - Read/Write" name="ASP" size="2" start="8" />
      <BitField description="Asynchronous Schedule Park Mode Enable - Read/Write" name="ASPE" size="1" start="11" />
      <BitField description="Setup TripWire - Read/Write" name="SUTW" size="1" start="13" />
      <BitField description="Add dTD TripWire - Read/Write" name="ATDTW" size="1" start="14" />
      <BitField description="Frame List Size - (Read/Write or Read Only)" name="FS_2" size="1" start="15">
        <Enum description="1024 elements (4096 bytes) Default value" name="FS_2_0" start="0" />
        <Enum description="512 elements (2048 bytes)" name="FS_2_1" start="0x1" />
      </BitField>
      <BitField description="Interrupt Threshold Control -Read/Write" name="ITC" size="8" start="16">
        <Enum description="Immediate (no threshold)" name="ITC_0" start="0" />
        <Enum description="1 micro-frame" name="ITC_1" start="0x1" />
        <Enum description="2 micro-frames" name="ITC_2" start="0x2" />
        <Enum description="4 micro-frames" name="ITC_4" start="0x4" />
        <Enum description="8 micro-frames" name="ITC_8" start="0x8" />
        <Enum description="16 micro-frames" name="ITC_16" start="0x10" />
        <Enum description="32 micro-frames" name="ITC_32" start="0x20" />
        <Enum description="64 micro-frames" name="ITC_64" start="0x40" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="USB Status Register" name="USB_USBSTS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x144">
      <BitField description="USB Interrupt (USBINT) - R/WC" name="UI" size="1" start="0" />
      <BitField description="USB Error Interrupt (USBERRINT) - R/WC" name="UEI" size="1" start="1" />
      <BitField description="Port Change Detect - R/WC" name="PCI" size="1" start="2" />
      <BitField description="Frame List Rollover - R/WC" name="FRI" size="1" start="3" />
      <BitField description="System Error- R/WC" name="SEI" size="1" start="4" />
      <BitField description="Interrupt on Async Advance - R/WC" name="AAI" size="1" start="5" />
      <BitField description="USB Reset Received - R/WC" name="URI" size="1" start="6" />
      <BitField description="SOF Received - R/WC" name="SRI" size="1" start="7" />
      <BitField description="DCSuspend - R/WC" name="SLI" size="1" start="8" />
      <BitField description="ULPI Interrupt - R/WC" name="ULPII" size="1" start="10" />
      <BitField description="HCHaIted - Read Only" name="HCH" size="1" start="12" />
      <BitField description="Reclamation - Read Only" name="RCL" size="1" start="13" />
      <BitField description="Periodic Schedule Status - Read Only" name="PS" size="1" start="14" />
      <BitField description="Asynchronous Schedule Status - Read Only" name="AS" size="1" start="15" />
      <BitField description="NAK Interrupt Bit--RO" name="NAKI" size="1" start="16" />
      <BitField description="General Purpose Timer Interrupt 0(GPTINT0)--R/WC" name="TI0" size="1" start="24" />
      <BitField description="General Purpose Timer Interrupt 1(GPTINT1)--R/WC" name="TI1" size="1" start="25" />
    </Register>
    <Register access="Read/Write" description="Interrupt Enable Register" name="USB_USBINTR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x148">
      <BitField description="USB Interrupt Enable When this bit is one and the UI bit in n_USBSTS register is a one the controller will issue an interrupt" name="UE" size="1" start="0" />
      <BitField description="USB Error Interrupt Enable When this bit is one and the UEI bit in n_USBSTS register is a one the controller will issue an interrupt" name="UEE" size="1" start="1" />
      <BitField description="Port Change Detect Interrupt Enable When this bit is one and the PCI bit in n_USBSTS register is a one the controller will issue an interrupt" name="PCE" size="1" start="2" />
      <BitField description="Frame List Rollover Interrupt Enable When this bit is one and the FRI bit in n_USBSTS register is a one the controller will issue an interrupt" name="FRE" size="1" start="3" />
      <BitField description="System Error Interrupt Enable When this bit is one and the SEI bit in n_USBSTS register is a one the controller will issue an interrupt" name="SEE" size="1" start="4" />
      <BitField description="Async Advance Interrupt Enable When this bit is one and the AAI bit in n_USBSTS register is a one the controller will issue an interrupt" name="AAE" size="1" start="5" />
      <BitField description="USB Reset Interrupt Enable When this bit is one and the URI bit in n_USBSTS register is a one the controller will issue an interrupt" name="URE" size="1" start="6" />
      <BitField description="SOF Received Interrupt Enable When this bit is one and the SRI bit in n_USBSTS register is a one the controller will issue an interrupt" name="SRE" size="1" start="7" />
      <BitField description="Sleep Interrupt Enable When this bit is one and the SLI bit in n_n_USBSTS register is a one the controller will issue an interrupt" name="SLE" size="1" start="8" />
      <BitField description="ULPI Interrupt Enable When this bit is one and the UPLII bit in n_USBSTS register is a one the controller will issue an interrupt" name="ULPIE" size="1" start="10" />
      <BitField description="NAK Interrupt Enable When this bit is one and the NAKI bit in n_USBSTS register is a one the controller will issue an interrupt" name="NAKE" size="1" start="16" />
      <BitField description="USB Host Asynchronous Interrupt Enable When this bit is one, and the UAI bit in the n_USBSTS register is one, host controller will issue an interrupt at the next interrupt threshold" name="UAIE" size="1" start="18" />
      <BitField description="USB Host Periodic Interrupt Enable When this bit is one, and the UPI bit in the n_USBSTS register is one, host controller will issue an interrupt at the next interrupt threshold" name="UPIE" size="1" start="19" />
      <BitField description="General Purpose Timer #0 Interrupt Enable When this bit is one and the TI0 bit in n_USBSTS register is a one the controller will issue an interrupt" name="TIE0" size="1" start="24" />
      <BitField description="General Purpose Timer #1 Interrupt Enable When this bit is one and the TI1 bit in n_USBSTS register is a one the controller will issue an interrupt" name="TIE1" size="1" start="25" />
    </Register>
    <Register access="Read/Write" description="USB Frame Index" name="USB_FRINDEX" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14C">
      <BitField description="Frame Index" name="FRINDEX" size="14" start="0">
        <Enum description="(1024) 12" name="FRINDEX_0" start="0" />
        <Enum description="(512) 11" name="FRINDEX_1" start="0x1" />
        <Enum description="(256) 10" name="FRINDEX_2" start="0x2" />
        <Enum description="(128) 9" name="FRINDEX_3" start="0x3" />
        <Enum description="(64) 8" name="FRINDEX_4" start="0x4" />
        <Enum description="(32) 7" name="FRINDEX_5" start="0x5" />
        <Enum description="(16) 6" name="FRINDEX_6" start="0x6" />
        <Enum description="(8) 5" name="FRINDEX_7" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Device Address" name="USB_DEVICEADDR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x154">
      <BitField description="Device Address Advance" name="USBADRA" size="1" start="24" />
      <BitField description="Device Address. These bits correspond to the USB device address" name="USBADR" size="7" start="25" />
    </Register>
    <Register access="Read/Write" description="Frame List Base Address" name="USB_PERIODICLISTBASE" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x154">
      <BitField description="Base Address (Low)" name="BASEADR" size="20" start="12" />
    </Register>
    <Register access="Read/Write" description="Next Asynch. Address" name="USB_ASYNCLISTADDR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x158">
      <BitField description="Link Pointer Low (LPL)" name="ASYBASE" size="27" start="5" />
    </Register>
    <Register access="Read/Write" description="Endpoint List Address" name="USB_ENDPTLISTADDR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x158">
      <BitField description="Endpoint List Pointer(Low)" name="EPBASE" size="21" start="11" />
    </Register>
    <Register access="Read/Write" description="Programmable Burst Size" name="USB_BURSTSIZE" reset_mask="0xFFFFFFFF" reset_value="0x808" size="4" start="+0x160">
      <BitField description="Programmable RX Burst Size" name="RXPBURST" size="8" start="0" />
      <BitField description="Programmable TX Burst Size" name="TXPBURST" size="9" start="8" />
    </Register>
    <Register access="Read/Write" description="TX FIFO Fill Tuning" name="USB_TXFILLTUNING" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x164">
      <BitField description="Scheduler Overhead" name="TXSCHOH" size="8" start="0" />
      <BitField description="Scheduler Health Counter" name="TXSCHHEALTH" size="5" start="8" />
      <BitField description="FIFO Burst Threshold" name="TXFIFOTHRES" size="6" start="16" />
    </Register>
    <Register access="Read/Write" description="Endpoint NAK" name="USB_ENDPTNAK" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x178">
      <BitField description="RX Endpoint NAK - R/WC" name="EPRN" size="8" start="0" />
      <BitField description="TX Endpoint NAK - R/WC" name="EPTN" size="8" start="16" />
    </Register>
    <Register access="Read/Write" description="Endpoint NAK Enable" name="USB_ENDPTNAKEN" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x17C">
      <BitField description="RX Endpoint NAK Enable - R/W" name="EPRNE" size="8" start="0" />
      <BitField description="TX Endpoint NAK Enable - R/W" name="EPTNE" size="8" start="16" />
    </Register>
    <Register access="ReadOnly" description="Configure Flag Register" name="USB_CONFIGFLAG" reset_mask="0xFFFFFFFF" reset_value="0x1" size="4" start="+0x180">
      <BitField description="Configure Flag Host software sets this bit as the last action in its process of configuring the Host Controller" name="CF" size="1" start="0">
        <Enum description="Port routing control logic default-routes each port to an implementation dependent classic host controller." name="CF_0" start="0" />
        <Enum description="Port routing control logic default-routes all ports to this host controller." name="CF_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Port Status &amp; Control" name="USB_PORTSC1" reset_mask="0xFFFFFFFF" reset_value="0x10000000" size="4" start="+0x184">
      <BitField description="Current Connect Status-Read Only" name="CCS" size="1" start="0" />
      <BitField description="Connect Status Change-R/WC" name="CSC" size="1" start="1" />
      <BitField description="Port Enabled/Disabled-Read/Write" name="PE" size="1" start="2" />
      <BitField description="Port Enable/Disable Change-R/WC" name="PEC" size="1" start="3" />
      <BitField description="Over-current Active-Read Only" name="OCA" size="1" start="4">
        <Enum description="This port does not have an over-current condition." name="OCA_0" start="0" />
        <Enum description="This port currently has an over-current condition" name="OCA_1" start="0x1" />
      </BitField>
      <BitField description="Over-current Change-R/WC" name="OCC" size="1" start="5" />
      <BitField description="Force Port Resume -Read/Write" name="FPR" size="1" start="6" />
      <BitField description="Suspend - Read/Write or Read Only" name="SUSP" size="1" start="7" />
      <BitField description="Port Reset - Read/Write or Read Only" name="PR" size="1" start="8" />
      <BitField description="High-Speed Port - Read Only" name="HSP" size="1" start="9" />
      <BitField description="Line Status-Read Only" name="LS" size="2" start="10">
        <Enum description="SE0" name="LS_0" start="0" />
        <Enum description="K-state" name="LS_1" start="0x1" />
        <Enum description="J-state" name="LS_2" start="0x2" />
        <Enum description="Undefined" name="LS_3" start="0x3" />
      </BitField>
      <BitField description="Port Power (PP)-Read/Write or Read Only" name="PP" size="1" start="12" />
      <BitField description="Port Owner-Read/Write" name="PO" size="1" start="13" />
      <BitField description="Port Indicator Control - Read/Write" name="PIC" size="2" start="14">
        <Enum description="Port indicators are off" name="PIC_0" start="0" />
        <Enum description="Amber" name="PIC_1" start="0x1" />
        <Enum description="Green" name="PIC_2" start="0x2" />
        <Enum description="Undefined" name="PIC_3" start="0x3" />
      </BitField>
      <BitField description="Port Test Control - Read/Write" name="PTC" size="4" start="16">
        <Enum description="TEST_MODE_DISABLE" name="PTC_0" start="0" />
        <Enum description="J_STATE" name="PTC_1" start="0x1" />
        <Enum description="K_STATE" name="PTC_2" start="0x2" />
        <Enum description="SE0 (host) / NAK (device)" name="PTC_3" start="0x3" />
        <Enum description="Packet" name="PTC_4" start="0x4" />
        <Enum description="FORCE_ENABLE_HS" name="PTC_5" start="0x5" />
        <Enum description="FORCE_ENABLE_FS" name="PTC_6" start="0x6" />
        <Enum description="FORCE_ENABLE_LS" name="PTC_7" start="0x7" />
      </BitField>
      <BitField description="Wake on Connect Enable (WKCNNT_E) - Read/Write" name="WKCN" size="1" start="20" />
      <BitField description="Wake on Disconnect Enable (WKDSCNNT_E) - Read/Write" name="WKDC" size="1" start="21" />
      <BitField description="Wake on Over-current Enable (WKOC_E) - Read/Write" name="WKOC" size="1" start="22" />
      <BitField description="PHY Low Power Suspend - Clock Disable (PLPSCD) - Read/Write" name="PHCD" size="1" start="23">
        <Enum description="Enable PHY clock" name="PHCD_0" start="0" />
        <Enum description="Disable PHY clock" name="PHCD_1" start="0x1" />
      </BitField>
      <BitField description="Port Force Full Speed Connect - Read/Write" name="PFSC" size="1" start="24">
        <Enum description="Normal operation" name="PFSC_0" start="0" />
        <Enum description="Forced to full speed" name="PFSC_1" start="0x1" />
      </BitField>
      <BitField description="See description at bits 31-30" name="PTS_2" size="1" start="25" />
      <BitField description="Port Speed - Read Only. This register field indicates the speed at which the port is operating." name="PSPD" size="2" start="26">
        <Enum description="Full Speed" name="PSPD_0" start="0" />
        <Enum description="Low Speed" name="PSPD_1" start="0x1" />
        <Enum description="High Speed" name="PSPD_2" start="0x2" />
        <Enum description="Undefined" name="PSPD_3" start="0x3" />
      </BitField>
      <BitField description="Parallel Transceiver Width This bit has no effect if serial interface engine is used" name="PTW" size="1" start="28">
        <Enum description="Select the 8-bit UTMI interface [60MHz]" name="PTW_0" start="0" />
        <Enum description="Select the 16-bit UTMI interface [30MHz]" name="PTW_1" start="0x1" />
      </BitField>
      <BitField description="Serial Transceiver Select 1 Serial Interface Engine is selected 0 Parallel Interface signals is selected Serial Interface Engine can be used in combination with UTMI+/ULPI physical interface to provide FS/LS signaling instead of the parallel interface signals" name="STS" size="1" start="29" />
      <BitField description="All USB port interface modes are listed in this field description, but not all are supported" name="PTS_1" size="2" start="30" />
    </Register>
    <Register access="Read/Write" description="On-The-Go Status &amp; control" name="USB_OTGSC" reset_mask="0xFFFFFFFF" reset_value="0x1120" size="4" start="+0x1A4">
      <BitField description="VBUS_Discharge - Read/Write. Setting this bit causes VBus to discharge through a resistor." name="VD" size="1" start="0" />
      <BitField description="VBUS Charge - Read/Write" name="VC" size="1" start="1" />
      <BitField description="OTG Termination - Read/Write" name="OT" size="1" start="3" />
      <BitField description="Data Pulsing - Read/Write" name="DP" size="1" start="4" />
      <BitField description="ID Pullup - Read/Write This bit provide control over the ID pull-up resistor; 0 = off, 1 = on [default]" name="IDPU" size="1" start="5" />
      <BitField description="USB ID - Read Only. 0 = A device, 1 = B device" name="ID" size="1" start="8" />
      <BitField description="A VBus Valid - Read Only. Indicates VBus is above the A VBus valid threshold." name="AVV" size="1" start="9" />
      <BitField description="A Session Valid - Read Only. Indicates VBus is above the A session valid threshold." name="ASV" size="1" start="10" />
      <BitField description="B Session Valid - Read Only. Indicates VBus is above the B session valid threshold." name="BSV" size="1" start="11" />
      <BitField description="B Session End - Read Only. Indicates VBus is below the B session end threshold." name="BSE" size="1" start="12" />
      <BitField description="1 millisecond timer toggle - Read Only. This bit toggles once per millisecond." name="TOG_1MS" size="1" start="13" />
      <BitField description="Data Bus Pulsing Status - Read Only" name="DPS" size="1" start="14" />
      <BitField description="USB ID Interrupt Status - Read/Write" name="IDIS" size="1" start="16" />
      <BitField description="A VBus Valid Interrupt Status - Read/Write to Clear" name="AVVIS" size="1" start="17" />
      <BitField description="A Session Valid Interrupt Status - Read/Write to Clear" name="ASVIS" size="1" start="18" />
      <BitField description="B Session Valid Interrupt Status - Read/Write to Clear" name="BSVIS" size="1" start="19" />
      <BitField description="B Session End Interrupt Status - Read/Write to Clear" name="BSEIS" size="1" start="20" />
      <BitField description="1 millisecond timer Interrupt Status - Read/Write to Clear" name="STATUS_1MS" size="1" start="21" />
      <BitField description="Data Pulse Interrupt Status - Read/Write to Clear" name="DPIS" size="1" start="22" />
      <BitField description="USB ID Interrupt Enable - Read/Write. Setting this bit enables the USB ID interrupt." name="IDIE" size="1" start="24" />
      <BitField description="A VBus Valid Interrupt Enable - Read/Write. Setting this bit enables the A VBus valid interrupt." name="AVVIE" size="1" start="25" />
      <BitField description="A Session Valid Interrupt Enable - Read/Write" name="ASVIE" size="1" start="26" />
      <BitField description="B Session Valid Interrupt Enable - Read/Write" name="BSVIE" size="1" start="27" />
      <BitField description="B Session End Interrupt Enable - Read/Write. Setting this bit enables the B session end interrupt." name="BSEIE" size="1" start="28" />
      <BitField description="1 millisecond timer Interrupt Enable - Read/Write" name="EN_1MS" size="1" start="29" />
      <BitField description="Data Pulse Interrupt Enable" name="DPIE" size="1" start="30" />
    </Register>
    <Register access="Read/Write" description="USB Device Mode" name="USB_USBMODE" reset_mask="0xFFFFFFFF" reset_value="0x5000" size="4" start="+0x1A8">
      <BitField description="Controller Mode - R/WO" name="CM" size="2" start="0">
        <Enum description="Idle [Default for combination host/device]" name="CM_0" start="0" />
        <Enum description="Device Controller [Default for device only controller]" name="CM_2" start="0x2" />
        <Enum description="Host Controller [Default for host only controller]" name="CM_3" start="0x3" />
      </BitField>
      <BitField description="Endian Select - Read/Write" name="ES" size="1" start="2">
        <Enum description="Little Endian [Default]" name="ES_0" start="0" />
        <Enum description="Big Endian" name="ES_1" start="0x1" />
      </BitField>
      <BitField description="Setup Lockout Mode" name="SLOM" size="1" start="3">
        <Enum description="Setup Lockouts On (default);" name="SLOM_0" start="0" />
        <Enum description="Setup Lockouts Off (DCD requires use of Setup Data Buffer Tripwire in USBCMDUSB Command Register ." name="SLOM_1" start="0x1" />
      </BitField>
      <BitField description="Stream Disable Mode" name="SDIS" size="1" start="4" />
    </Register>
    <Register access="Read/Write" description="Endpoint Setup Status" name="USB_ENDPTSETUPSTAT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1AC">
      <BitField description="Setup Endpoint Status" name="ENDPTSETUPSTAT" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Endpoint Prime" name="USB_ENDPTPRIME" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1B0">
      <BitField description="Prime Endpoint Receive Buffer - R/WS" name="PERB" size="8" start="0" />
      <BitField description="Prime Endpoint Transmit Buffer - R/WS" name="PETB" size="8" start="16" />
    </Register>
    <Register access="Read/Write" description="Endpoint Flush" name="USB_ENDPTFLUSH" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1B4">
      <BitField description="Flush Endpoint Receive Buffer - R/WS" name="FERB" size="8" start="0" />
      <BitField description="Flush Endpoint Transmit Buffer - R/WS" name="FETB" size="8" start="16" />
    </Register>
    <Register access="ReadOnly" description="Endpoint Status" name="USB_ENDPTSTAT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1B8">
      <BitField description="Endpoint Receive Buffer Ready -- Read Only" name="ERBR" size="8" start="0" />
      <BitField description="Endpoint Transmit Buffer Ready -- Read Only" name="ETBR" size="8" start="16" />
    </Register>
    <Register access="Read/Write" description="Endpoint Complete" name="USB_ENDPTCOMPLETE" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1BC">
      <BitField description="Endpoint Receive Complete Event - RW/C" name="ERCE" size="8" start="0" />
      <BitField description="Endpoint Transmit Complete Event - R/WC" name="ETCE" size="8" start="16" />
    </Register>
    <Register access="Read/Write" description="Endpoint Control0" name="USB_ENDPTCTRL0" reset_mask="0xFFFFFFFF" reset_value="0x800080" size="4" start="+0x1C0">
      <BitField description="RX Endpoint Stall - Read/Write 0 End Point OK" name="RXS" size="1" start="0" />
      <BitField description="RX Endpoint Type - Read/Write 00 Control Endpoint0 is fixed as a Control End Point." name="RXT" size="2" start="2" />
      <BitField description="RX Endpoint Enable 1 Enabled Endpoint0 is always enabled." name="RXE" size="1" start="7" />
      <BitField description="TX Endpoint Stall - Read/Write 0 End Point OK [Default] 1 End Point Stalled Software can write a one to this bit to force the endpoint to return a STALL handshake to the Host" name="TXS" size="1" start="16" />
      <BitField description="TX Endpoint Type - Read/Write 00 - Control Endpoint0 is fixed as a Control End Point." name="TXT" size="2" start="18" />
      <BitField description="TX Endpoint Enable 1 Enabled Endpoint0 is always enabled." name="TXE" size="1" start="23" />
    </Register>
    <Register access="Read/Write" description="Endpoint Control 1" name="USB_ENDPTCTRL1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C4">
      <BitField description="RX Endpoint Stall - Read/Write 0 End Point OK" name="RXS" size="1" start="0" />
      <BitField description="RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero" name="RXD" size="1" start="1" />
      <BitField description="RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" name="RXT" size="2" start="2" />
      <BitField description="RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero" name="RXI" size="1" start="5" />
      <BitField description="RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device" name="RXR" size="1" start="6" />
      <BitField description="RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" name="RXE" size="1" start="7" />
      <BitField description="TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared" name="TXS" size="1" start="16" />
      <BitField description="TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0" name="TXD" size="1" start="17" />
      <BitField description="TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" name="TXT" size="2" start="18" />
      <BitField description="TX Data Toggle Inhibit 0 PID Sequencing Enabled" name="TXI" size="1" start="21" />
      <BitField description="TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device" name="TXR" size="1" start="22" />
      <BitField description="TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" name="TXE" size="1" start="23" />
    </Register>
    <Register access="Read/Write" description="Endpoint Control 2" name="USB_ENDPTCTRL2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C8">
      <BitField description="RX Endpoint Stall - Read/Write 0 End Point OK" name="RXS" size="1" start="0" />
      <BitField description="RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero" name="RXD" size="1" start="1" />
      <BitField description="RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" name="RXT" size="2" start="2" />
      <BitField description="RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero" name="RXI" size="1" start="5" />
      <BitField description="RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device" name="RXR" size="1" start="6" />
      <BitField description="RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" name="RXE" size="1" start="7" />
      <BitField description="TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared" name="TXS" size="1" start="16" />
      <BitField description="TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0" name="TXD" size="1" start="17" />
      <BitField description="TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" name="TXT" size="2" start="18" />
      <BitField description="TX Data Toggle Inhibit 0 PID Sequencing Enabled" name="TXI" size="1" start="21" />
      <BitField description="TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device" name="TXR" size="1" start="22" />
      <BitField description="TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" name="TXE" size="1" start="23" />
    </Register>
    <Register access="Read/Write" description="Endpoint Control 3" name="USB_ENDPTCTRL3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1CC">
      <BitField description="RX Endpoint Stall - Read/Write 0 End Point OK" name="RXS" size="1" start="0" />
      <BitField description="RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero" name="RXD" size="1" start="1" />
      <BitField description="RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" name="RXT" size="2" start="2" />
      <BitField description="RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero" name="RXI" size="1" start="5" />
      <BitField description="RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device" name="RXR" size="1" start="6" />
      <BitField description="RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" name="RXE" size="1" start="7" />
      <BitField description="TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared" name="TXS" size="1" start="16" />
      <BitField description="TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0" name="TXD" size="1" start="17" />
      <BitField description="TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" name="TXT" size="2" start="18" />
      <BitField description="TX Data Toggle Inhibit 0 PID Sequencing Enabled" name="TXI" size="1" start="21" />
      <BitField description="TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device" name="TXR" size="1" start="22" />
      <BitField description="TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" name="TXE" size="1" start="23" />
    </Register>
    <Register access="Read/Write" description="Endpoint Control 4" name="USB_ENDPTCTRL4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1D0">
      <BitField description="RX Endpoint Stall - Read/Write 0 End Point OK" name="RXS" size="1" start="0" />
      <BitField description="RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero" name="RXD" size="1" start="1" />
      <BitField description="RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" name="RXT" size="2" start="2" />
      <BitField description="RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero" name="RXI" size="1" start="5" />
      <BitField description="RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device" name="RXR" size="1" start="6" />
      <BitField description="RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" name="RXE" size="1" start="7" />
      <BitField description="TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared" name="TXS" size="1" start="16" />
      <BitField description="TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0" name="TXD" size="1" start="17" />
      <BitField description="TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" name="TXT" size="2" start="18" />
      <BitField description="TX Data Toggle Inhibit 0 PID Sequencing Enabled" name="TXI" size="1" start="21" />
      <BitField description="TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device" name="TXR" size="1" start="22" />
      <BitField description="TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" name="TXE" size="1" start="23" />
    </Register>
    <Register access="Read/Write" description="Endpoint Control 5" name="USB_ENDPTCTRL5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1D4">
      <BitField description="RX Endpoint Stall - Read/Write 0 End Point OK" name="RXS" size="1" start="0" />
      <BitField description="RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero" name="RXD" size="1" start="1" />
      <BitField description="RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" name="RXT" size="2" start="2" />
      <BitField description="RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero" name="RXI" size="1" start="5" />
      <BitField description="RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device" name="RXR" size="1" start="6" />
      <BitField description="RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" name="RXE" size="1" start="7" />
      <BitField description="TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared" name="TXS" size="1" start="16" />
      <BitField description="TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0" name="TXD" size="1" start="17" />
      <BitField description="TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" name="TXT" size="2" start="18" />
      <BitField description="TX Data Toggle Inhibit 0 PID Sequencing Enabled" name="TXI" size="1" start="21" />
      <BitField description="TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device" name="TXR" size="1" start="22" />
      <BitField description="TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" name="TXE" size="1" start="23" />
    </Register>
    <Register access="Read/Write" description="Endpoint Control 6" name="USB_ENDPTCTRL6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1D8">
      <BitField description="RX Endpoint Stall - Read/Write 0 End Point OK" name="RXS" size="1" start="0" />
      <BitField description="RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero" name="RXD" size="1" start="1" />
      <BitField description="RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" name="RXT" size="2" start="2" />
      <BitField description="RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero" name="RXI" size="1" start="5" />
      <BitField description="RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device" name="RXR" size="1" start="6" />
      <BitField description="RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" name="RXE" size="1" start="7" />
      <BitField description="TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared" name="TXS" size="1" start="16" />
      <BitField description="TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0" name="TXD" size="1" start="17" />
      <BitField description="TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" name="TXT" size="2" start="18" />
      <BitField description="TX Data Toggle Inhibit 0 PID Sequencing Enabled" name="TXI" size="1" start="21" />
      <BitField description="TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device" name="TXR" size="1" start="22" />
      <BitField description="TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" name="TXE" size="1" start="23" />
    </Register>
    <Register access="Read/Write" description="Endpoint Control 7" name="USB_ENDPTCTRL7" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1DC">
      <BitField description="RX Endpoint Stall - Read/Write 0 End Point OK" name="RXS" size="1" start="0" />
      <BitField description="RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero" name="RXD" size="1" start="1" />
      <BitField description="RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" name="RXT" size="2" start="2" />
      <BitField description="RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero" name="RXI" size="1" start="5" />
      <BitField description="RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device" name="RXR" size="1" start="6" />
      <BitField description="RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" name="RXE" size="1" start="7" />
      <BitField description="TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared" name="TXS" size="1" start="16" />
      <BitField description="TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0" name="TXD" size="1" start="17" />
      <BitField description="TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" name="TXT" size="2" start="18" />
      <BitField description="TX Data Toggle Inhibit 0 PID Sequencing Enabled" name="TXI" size="1" start="21" />
      <BitField description="TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device" name="TXR" size="1" start="22" />
      <BitField description="TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" name="TXE" size="1" start="23" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="USB" name="USBNC" start="0x402E0000">
    <Register access="Read/Write" description="USB OTG1 Control Register" name="USBNC_USB_OTG1_CTRL" reset_mask="0xFFFFFFFF" reset_value="0x30001000" size="4" start="+0x800">
      <BitField description="Disable OTG1 Overcurrent Detection" name="OVER_CUR_DIS" size="1" start="7">
        <Enum description="Enables overcurrent detection" name="OVER_CUR_DIS_0" start="0" />
        <Enum description="Disables overcurrent detection" name="OVER_CUR_DIS_1" start="0x1" />
      </BitField>
      <BitField description="OTG1 Polarity of Overcurrent The polarity of OTG1 port overcurrent event" name="OVER_CUR_POL" size="1" start="8">
        <Enum description="High active (high on this signal represents an overcurrent condition)" name="OVER_CUR_POL_0" start="0" />
        <Enum description="Low active (low on this signal represents an overcurrent condition)" name="OVER_CUR_POL_1" start="0x1" />
      </BitField>
      <BitField description="OTG1 Power Polarity This bit should be set according to PMIC Power Pin polarity." name="PWR_POL" size="1" start="9">
        <Enum description="PMIC Power Pin is Low active." name="PWR_POL_0" start="0" />
        <Enum description="PMIC Power Pin is High active." name="PWR_POL_1" start="0x1" />
      </BitField>
      <BitField description="OTG1 Wake-up Interrupt Enable This bit enables or disables the OTG1 wake-up interrupt" name="WIE" size="1" start="10">
        <Enum description="Interrupt Disabled" name="WIE_0" start="0" />
        <Enum description="Interrupt Enabled" name="WIE_1" start="0x1" />
      </BitField>
      <BitField description="OTG1 Software Wake-up Enable" name="WKUP_SW_EN" size="1" start="14">
        <Enum description="Disable" name="WKUP_SW_EN_0" start="0" />
        <Enum description="Enable" name="WKUP_SW_EN_1" start="0x1" />
      </BitField>
      <BitField description="OTG1 Software Wake-up" name="WKUP_SW" size="1" start="15">
        <Enum description="Inactive" name="WKUP_SW_0" start="0" />
        <Enum description="Force wake-up" name="WKUP_SW_1" start="0x1" />
      </BitField>
      <BitField description="OTG1 Wake-up on ID change enable" name="WKUP_ID_EN" size="1" start="16">
        <Enum description="Disable" name="WKUP_ID_EN_0" start="0" />
        <Enum description="Enable" name="WKUP_ID_EN_1" start="0x1" />
      </BitField>
      <BitField description="OTG1 wake-up on VBUS change enable" name="WKUP_VBUS_EN" size="1" start="17">
        <Enum description="Disable" name="WKUP_VBUS_EN_0" start="0" />
        <Enum description="Enable" name="WKUP_VBUS_EN_1" start="0x1" />
      </BitField>
      <BitField description="Wake-up on DPDM change enable" name="WKUP_DPDM_EN" size="1" start="29">
        <Enum description="DPDM changes wake-up to be disabled only when VBUS is 0." name="WKUP_DPDM_EN_0" start="0" />
        <Enum description="(Default) DPDM changes wake-up to be enabled, it is for device only." name="WKUP_DPDM_EN_1" start="0x1" />
      </BitField>
      <BitField description="OTG1 Wake-up Interrupt Request This bit indicates that a wake-up interrupt request is received on the OTG1 port" name="WIR" size="1" start="31">
        <Enum description="No wake-up interrupt request received" name="WIR_0" start="0" />
        <Enum description="Wake-up Interrupt Request received" name="WIR_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="OTG1 UTMI PHY Control 0 Register" name="USBNC_USB_OTG1_PHY_CTRL_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x818">
      <BitField description="Indicating whether OTG1 UTMI PHY clock is valid" name="UTMI_CLK_VLD" size="1" start="31">
        <Enum description="Invalid" name="UTMI_CLK_VLD_0" start="0" />
        <Enum description="Valid" name="UTMI_CLK_VLD_1" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="DCP register reference index" name="DCP" start="0x402FC000">
    <Register access="Read/Write" description="DCP control register 0" name="DCP_CTRL" reset_mask="0xFFFFFFFF" reset_value="0xF0800000" size="4" start="+0x0">
      <BitField description="Per-channel interrupt enable bit" name="CHANNEL_INTERRUPT_ENABLE" size="8" start="0">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Enable automatic context switching for the channels" name="ENABLE_CONTEXT_SWITCHING" size="1" start="21" />
      <BitField description="The software must set this bit to enable the caching of contexts between the operations" name="ENABLE_CONTEXT_CACHING" size="1" start="22" />
      <BitField description="The software must set this bit to enable the ragged writes to the unaligned buffers to be gathered between multiple write operations" name="GATHER_RESIDUAL_WRITES" size="1" start="23" />
      <BitField description="Indicates whether the SHA1/SHA2 functions are present." name="PRESENT_SHA" size="1" start="28">
        <Enum description="Absent" name="Absent" start="0" />
        <Enum description="Present" name="Present" start="0x1" />
      </BitField>
      <BitField description="Indicates whether the crypto (cipher/hash) functions are present." name="PRESENT_CRYPTO" size="1" start="29">
        <Enum description="Absent" name="Absent" start="0" />
        <Enum description="Present" name="Present" start="0x1" />
      </BitField>
      <BitField description="This bit must be set to zero for a normal operation" name="CLKGATE" size="1" start="30" />
      <BitField description="Set this bit to zero to enable a normal DCP operation" name="SFTRST" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="DCP control register 0" name="DCP_CTRL_SET" reset_mask="0xFFFFFFFF" reset_value="0xF0800000" size="4" start="+0x4">
      <BitField description="Per-channel interrupt enable bit" name="CHANNEL_INTERRUPT_ENABLE" size="8" start="0">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Enable automatic context switching for the channels" name="ENABLE_CONTEXT_SWITCHING" size="1" start="21" />
      <BitField description="The software must set this bit to enable the caching of contexts between the operations" name="ENABLE_CONTEXT_CACHING" size="1" start="22" />
      <BitField description="The software must set this bit to enable the ragged writes to the unaligned buffers to be gathered between multiple write operations" name="GATHER_RESIDUAL_WRITES" size="1" start="23" />
      <BitField description="Indicates whether the SHA1/SHA2 functions are present." name="PRESENT_SHA" size="1" start="28">
        <Enum description="Absent" name="Absent" start="0" />
        <Enum description="Present" name="Present" start="0x1" />
      </BitField>
      <BitField description="Indicates whether the crypto (cipher/hash) functions are present." name="PRESENT_CRYPTO" size="1" start="29">
        <Enum description="Absent" name="Absent" start="0" />
        <Enum description="Present" name="Present" start="0x1" />
      </BitField>
      <BitField description="This bit must be set to zero for a normal operation" name="CLKGATE" size="1" start="30" />
      <BitField description="Set this bit to zero to enable a normal DCP operation" name="SFTRST" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="DCP control register 0" name="DCP_CTRL_CLR" reset_mask="0xFFFFFFFF" reset_value="0xF0800000" size="4" start="+0x8">
      <BitField description="Per-channel interrupt enable bit" name="CHANNEL_INTERRUPT_ENABLE" size="8" start="0">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Enable automatic context switching for the channels" name="ENABLE_CONTEXT_SWITCHING" size="1" start="21" />
      <BitField description="The software must set this bit to enable the caching of contexts between the operations" name="ENABLE_CONTEXT_CACHING" size="1" start="22" />
      <BitField description="The software must set this bit to enable the ragged writes to the unaligned buffers to be gathered between multiple write operations" name="GATHER_RESIDUAL_WRITES" size="1" start="23" />
      <BitField description="Indicates whether the SHA1/SHA2 functions are present." name="PRESENT_SHA" size="1" start="28">
        <Enum description="Absent" name="Absent" start="0" />
        <Enum description="Present" name="Present" start="0x1" />
      </BitField>
      <BitField description="Indicates whether the crypto (cipher/hash) functions are present." name="PRESENT_CRYPTO" size="1" start="29">
        <Enum description="Absent" name="Absent" start="0" />
        <Enum description="Present" name="Present" start="0x1" />
      </BitField>
      <BitField description="This bit must be set to zero for a normal operation" name="CLKGATE" size="1" start="30" />
      <BitField description="Set this bit to zero to enable a normal DCP operation" name="SFTRST" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="DCP control register 0" name="DCP_CTRL_TOG" reset_mask="0xFFFFFFFF" reset_value="0xF0800000" size="4" start="+0xC">
      <BitField description="Per-channel interrupt enable bit" name="CHANNEL_INTERRUPT_ENABLE" size="8" start="0">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Enable automatic context switching for the channels" name="ENABLE_CONTEXT_SWITCHING" size="1" start="21" />
      <BitField description="The software must set this bit to enable the caching of contexts between the operations" name="ENABLE_CONTEXT_CACHING" size="1" start="22" />
      <BitField description="The software must set this bit to enable the ragged writes to the unaligned buffers to be gathered between multiple write operations" name="GATHER_RESIDUAL_WRITES" size="1" start="23" />
      <BitField description="Indicates whether the SHA1/SHA2 functions are present." name="PRESENT_SHA" size="1" start="28">
        <Enum description="Absent" name="Absent" start="0" />
        <Enum description="Present" name="Present" start="0x1" />
      </BitField>
      <BitField description="Indicates whether the crypto (cipher/hash) functions are present." name="PRESENT_CRYPTO" size="1" start="29">
        <Enum description="Absent" name="Absent" start="0" />
        <Enum description="Present" name="Present" start="0x1" />
      </BitField>
      <BitField description="This bit must be set to zero for a normal operation" name="CLKGATE" size="1" start="30" />
      <BitField description="Set this bit to zero to enable a normal DCP operation" name="SFTRST" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="DCP status register" name="DCP_STAT" reset_mask="0xFFFFFFFF" reset_value="0x10000000" size="4" start="+0x10">
      <BitField description="Indicates which channels have pending interrupt requests" name="IRQ" size="4" start="0" />
      <BitField description="Indicates which channels are ready to proceed with a transfer (the active channel is also included)" name="READY_CHANNELS" size="8" start="16">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Current (active) channel (encoded)" name="CUR_CHANNEL" size="4" start="24">
        <Enum description="None" name="None" start="0" />
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x3" />
        <Enum description="CH3" name="CH3" start="0x4" />
      </BitField>
      <BitField description="When set, it indicates that the OTP key is shifted from the fuse block and is ready for use." name="OTP_KEY_READY" size="1" start="28" />
    </Register>
    <Register access="Read/Write" description="DCP status register" name="DCP_STAT_SET" reset_mask="0xFFFFFFFF" reset_value="0x10000000" size="4" start="+0x14">
      <BitField description="Indicates which channels have pending interrupt requests" name="IRQ" size="4" start="0" />
      <BitField description="Indicates which channels are ready to proceed with a transfer (the active channel is also included)" name="READY_CHANNELS" size="8" start="16">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Current (active) channel (encoded)" name="CUR_CHANNEL" size="4" start="24">
        <Enum description="None" name="None" start="0" />
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x3" />
        <Enum description="CH3" name="CH3" start="0x4" />
      </BitField>
      <BitField description="When set, it indicates that the OTP key is shifted from the fuse block and is ready for use." name="OTP_KEY_READY" size="1" start="28" />
    </Register>
    <Register access="Read/Write" description="DCP status register" name="DCP_STAT_CLR" reset_mask="0xFFFFFFFF" reset_value="0x10000000" size="4" start="+0x18">
      <BitField description="Indicates which channels have pending interrupt requests" name="IRQ" size="4" start="0" />
      <BitField description="Indicates which channels are ready to proceed with a transfer (the active channel is also included)" name="READY_CHANNELS" size="8" start="16">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Current (active) channel (encoded)" name="CUR_CHANNEL" size="4" start="24">
        <Enum description="None" name="None" start="0" />
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x3" />
        <Enum description="CH3" name="CH3" start="0x4" />
      </BitField>
      <BitField description="When set, it indicates that the OTP key is shifted from the fuse block and is ready for use." name="OTP_KEY_READY" size="1" start="28" />
    </Register>
    <Register access="Read/Write" description="DCP status register" name="DCP_STAT_TOG" reset_mask="0xFFFFFFFF" reset_value="0x10000000" size="4" start="+0x1C">
      <BitField description="Indicates which channels have pending interrupt requests" name="IRQ" size="4" start="0" />
      <BitField description="Indicates which channels are ready to proceed with a transfer (the active channel is also included)" name="READY_CHANNELS" size="8" start="16">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Current (active) channel (encoded)" name="CUR_CHANNEL" size="4" start="24">
        <Enum description="None" name="None" start="0" />
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x3" />
        <Enum description="CH3" name="CH3" start="0x4" />
      </BitField>
      <BitField description="When set, it indicates that the OTP key is shifted from the fuse block and is ready for use." name="OTP_KEY_READY" size="1" start="28" />
    </Register>
    <Register access="Read/Write" description="DCP channel control register" name="DCP_CHANNELCTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Setting a bit in this field enables the DMA channel associated with it" name="ENABLE_CHANNEL" size="8" start="0">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Setting a bit in this field causes the corresponding channel to have high-priority arbitration" name="HIGH_PRIORITY_CHANNEL" size="8" start="8">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Indicates that the interrupt for channel 0 must be merged with the other interrupts on the shared dcp_irq interrupt" name="CH0_IRQ_MERGED" size="1" start="16" />
    </Register>
    <Register access="Read/Write" description="DCP channel control register" name="DCP_CHANNELCTRL_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Setting a bit in this field enables the DMA channel associated with it" name="ENABLE_CHANNEL" size="8" start="0">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Setting a bit in this field causes the corresponding channel to have high-priority arbitration" name="HIGH_PRIORITY_CHANNEL" size="8" start="8">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Indicates that the interrupt for channel 0 must be merged with the other interrupts on the shared dcp_irq interrupt" name="CH0_IRQ_MERGED" size="1" start="16" />
    </Register>
    <Register access="Read/Write" description="DCP channel control register" name="DCP_CHANNELCTRL_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28">
      <BitField description="Setting a bit in this field enables the DMA channel associated with it" name="ENABLE_CHANNEL" size="8" start="0">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Setting a bit in this field causes the corresponding channel to have high-priority arbitration" name="HIGH_PRIORITY_CHANNEL" size="8" start="8">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Indicates that the interrupt for channel 0 must be merged with the other interrupts on the shared dcp_irq interrupt" name="CH0_IRQ_MERGED" size="1" start="16" />
    </Register>
    <Register access="Read/Write" description="DCP channel control register" name="DCP_CHANNELCTRL_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="Setting a bit in this field enables the DMA channel associated with it" name="ENABLE_CHANNEL" size="8" start="0">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Setting a bit in this field causes the corresponding channel to have high-priority arbitration" name="HIGH_PRIORITY_CHANNEL" size="8" start="8">
        <Enum description="CH0" name="CH0" start="0x1" />
        <Enum description="CH1" name="CH1" start="0x2" />
        <Enum description="CH2" name="CH2" start="0x4" />
        <Enum description="CH3" name="CH3" start="0x8" />
      </BitField>
      <BitField description="Indicates that the interrupt for channel 0 must be merged with the other interrupts on the shared dcp_irq interrupt" name="CH0_IRQ_MERGED" size="1" start="16" />
    </Register>
    <Register access="Read/Write" description="DCP capability 0 register" name="DCP_CAPABILITY0" reset_mask="0xFFFFFFFF" reset_value="0x404" size="4" start="+0x30">
      <BitField description="Encoded value indicating the number of key-storage locations implemented in the design" name="NUM_KEYS" size="8" start="0" />
      <BitField description="Encoded value indicating the number of channels implemented in the design" name="NUM_CHANNELS" size="4" start="8" />
      <BitField description="Write to a 1 to disable the per-device unique key" name="DISABLE_UNIQUE_KEY" size="1" start="29" />
      <BitField description="Write to 1 to disable the decryption" name="DISABLE_DECRYPT" size="1" start="31" />
    </Register>
    <Register access="ReadOnly" description="DCP capability 1 register" name="DCP_CAPABILITY1" reset_mask="0xFFFFFFFF" reset_value="0x70001" size="4" start="+0x40">
      <BitField description="One-hot field indicating which cipher algorithms are available" name="CIPHER_ALGORITHMS" size="16" start="0">
        <Enum description="AES128" name="AES128" start="0x1" />
      </BitField>
      <BitField description="One-hot field indicating which hashing features are implemented in the hardware" name="HASH_ALGORITHMS" size="16" start="16">
        <Enum description="SHA1" name="SHA1" start="0x1" />
        <Enum description="CRC32" name="CRC32" start="0x2" />
        <Enum description="SHA256" name="SHA256" start="0x4" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="DCP context buffer pointer" name="DCP_CONTEXT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x50">
      <BitField description="Context pointer address" name="ADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP key index" name="DCP_KEY" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x60">
      <BitField description="Key subword pointer" name="SUBWORD" size="2" start="0" />
      <BitField description="Key index pointer. The valid indices are 0-[number_keys]." name="INDEX" size="2" start="4" />
    </Register>
    <Register access="Read/Write" description="DCP key data" name="DCP_KEYDATA" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x70">
      <BitField description="Word 0 data for the key. This is the least-significant word." name="DATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="DCP work packet 0 status register" name="DCP_PACKET0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x80">
      <BitField description="Next pointer register" name="ADDR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="DCP work packet 1 status register" name="DCP_PACKET1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x90">
      <BitField description="Reflects whether the channel must issue an interrupt upon the completion of the packet." name="INTERRUPT" size="1" start="0" />
      <BitField description="Reflects whether the channel's semaphore must be decremented at the end of the current operation" name="DECR_SEMAPHORE" size="1" start="1" />
      <BitField description="Reflects whether the next command pointer register must be loaded into the channel's current descriptor pointer" name="CHAIN" size="1" start="2" />
      <BitField description="Reflects whether the next packet's address is located following this packet's payload." name="CHAIN_CONTIGUOUS" size="1" start="3" />
      <BitField description="Reflects whether the selected memory-copy (memcopy) function should be enabled for this operation." name="ENABLE_MEMCOPY" size="1" start="4" />
      <BitField description="Reflects whether the selected cipher function must be enabled for this operation." name="ENABLE_CIPHER" size="1" start="5" />
      <BitField description="Reflects whether the selected hashing function must be enabled for this operation." name="ENABLE_HASH" size="1" start="6" />
      <BitField description="Reflects whether the DCP must perform a blit operation" name="ENABLE_BLIT" size="1" start="7" />
      <BitField description="When the cipher block is enabled, this bit indicates whether the operation is encryption or decryption" name="CIPHER_ENCRYPT" size="1" start="8">
        <Enum description="DECRYPT" name="DECRYPT" start="0" />
        <Enum description="ENCRYPT" name="ENCRYPT" start="0x1" />
      </BitField>
      <BitField description="Reflects whether the cipher block must load the initialization vector from the payload for this operation" name="CIPHER_INIT" size="1" start="9" />
      <BitField description="Reflects whether a hardware-based key must be used" name="OTP_KEY" size="1" start="10" />
      <BitField description="When set, it indicates the payload contains the key" name="PAYLOAD_KEY" size="1" start="11" />
      <BitField description="Reflects whether the current hashing block is the initial block in the hashing operation, so the hash registers must be initialized before the operation" name="HASH_INIT" size="1" start="12" />
      <BitField description="Reflects whether the current hashing block is the final block in the hashing operation, so the hash padding must be applied by the hardware" name="HASH_TERM" size="1" start="13" />
      <BitField description="Reflects whether the calculated hash value must be compared to the hash provided in the payload." name="CHECK_HASH" size="1" start="14" />
      <BitField description="When the hashing is enabled, this bit controls whether the input or output data is hashed." name="HASH_OUTPUT" size="1" start="15">
        <Enum description="INPUT" name="INPUT" start="0" />
        <Enum description="OUTPUT" name="OUTPUT" start="0x1" />
      </BitField>
      <BitField description="When this bit is set (MEMCOPY and BLIT modes only), the DCP simply fills the destination buffer with the value found in the source address field" name="CONSTANT_FILL" size="1" start="16" />
      <BitField description="This bit is used to test the channel semaphore transition to 0. FOR TEST USE ONLY!" name="TEST_SEMA_IRQ" size="1" start="17" />
      <BitField description="Reflects whether the DCP engine swaps the key bytes (big-endian key)." name="KEY_BYTESWAP" size="1" start="18" />
      <BitField description="Reflects whether the DCP engine swaps the key words (big-endian key)." name="KEY_WORDSWAP" size="1" start="19" />
      <BitField description="Reflects whether the DCP engine byteswaps the input data (big-endian data)." name="INPUT_BYTESWAP" size="1" start="20" />
      <BitField description="Reflects whether the DCP engine wordswaps the input data (big-endian data)." name="INPUT_WORDSWAP" size="1" start="21" />
      <BitField description="Reflects whether the DCP engine byteswaps the output data (big-endian data)." name="OUTPUT_BYTESWAP" size="1" start="22" />
      <BitField description="Reflects whether the DCP engine wordswaps the output data (big-endian data)." name="OUTPUT_WORDSWAP" size="1" start="23" />
      <BitField description="Packet Tag" name="TAG" size="8" start="24" />
    </Register>
    <Register access="ReadOnly" description="DCP work packet 2 status register" name="DCP_PACKET2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xA0">
      <BitField description="Cipher selection field" name="CIPHER_SELECT" size="4" start="0">
        <Enum description="AES128" name="AES128" start="0" />
      </BitField>
      <BitField description="Cipher mode selection field. Reflects the mode of operation for the cipher operations." name="CIPHER_MODE" size="4" start="4">
        <Enum description="ECB" name="ECB" start="0" />
        <Enum description="CBC" name="CBC" start="0x1" />
      </BitField>
      <BitField description="Key selection field" name="KEY_SELECT" size="8" start="8">
        <Enum description="KEY0" name="KEY0" start="0" />
        <Enum description="KEY1" name="KEY1" start="0x1" />
        <Enum description="KEY2" name="KEY2" start="0x2" />
        <Enum description="KEY3" name="KEY3" start="0x3" />
        <Enum description="UNIQUE_KEY" name="UNIQUE_KEY" start="0xFE" />
        <Enum description="OTP_KEY" name="OTP_KEY" start="0xFF" />
      </BitField>
      <BitField description="Hash Selection Field" name="HASH_SELECT" size="4" start="16">
        <Enum description="SHA1" name="SHA1" start="0" />
        <Enum description="CRC32" name="CRC32" start="0x1" />
        <Enum description="SHA256" name="SHA256" start="0x2" />
      </BitField>
      <BitField description="Cipher configuration bits. Optional configuration bits are required for the ciphers." name="CIPHER_CFG" size="8" start="24" />
    </Register>
    <Register access="ReadOnly" description="DCP work packet 3 status register" name="DCP_PACKET3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xB0">
      <BitField description="Source buffer address pointer" name="ADDR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="DCP work packet 4 status register" name="DCP_PACKET4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC0">
      <BitField description="Destination buffer address pointer" name="ADDR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="DCP work packet 5 status register" name="DCP_PACKET5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD0">
      <BitField description="Byte count register. This value is the working value and updates as the operation proceeds." name="COUNT" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="DCP work packet 6 status register" name="DCP_PACKET6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xE0">
      <BitField description="This regiser reflects the payload pointer for the current control packet." name="ADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 0 command pointer address register" name="DCP_CH0CMDPTR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x100">
      <BitField description="Pointer to the descriptor structure to be processed for channel 0." name="ADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 0 semaphore register" name="DCP_CH0SEMA" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x110">
      <BitField description="The value written to this field is added to the semaphore count in an atomic way such that the simultaneous software adds and DCP hardware substracts happening on the same clock are protected" name="INCREMENT" size="8" start="0" />
      <BitField description="This read-only field shows the current (instantaneous) value of the semaphore counter." name="VALUE" size="8" start="16" />
    </Register>
    <Register access="Read/Write" description="DCP channel 0 status register" name="DCP_CH0STAT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x120">
      <BitField description="This bit indicates that a hashing check operation mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet payload" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates the additional error codes for some of the error conditions" name="ERROR_CODE" size="8" start="16">
        <Enum description="Error signalled because the next pointer is 0x00000000" name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error signalled because the semaphore is non-zero and neither chain bit is set" name="NO_CHAIN" start="0x2" />
        <Enum description="Error signalled because an error is reported reading/writing the context buffer" name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error signalled because an error is reported reading/writing the payload" name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error signalled because the control packet specifies an invalid mode select (for instance, blit + hash)" name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure" name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 0 status register" name="DCP_CH0STAT_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x124">
      <BitField description="This bit indicates that a hashing check operation mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet payload" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates the additional error codes for some of the error conditions" name="ERROR_CODE" size="8" start="16">
        <Enum description="Error signalled because the next pointer is 0x00000000" name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error signalled because the semaphore is non-zero and neither chain bit is set" name="NO_CHAIN" start="0x2" />
        <Enum description="Error signalled because an error is reported reading/writing the context buffer" name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error signalled because an error is reported reading/writing the payload" name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error signalled because the control packet specifies an invalid mode select (for instance, blit + hash)" name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure" name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 0 status register" name="DCP_CH0STAT_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x128">
      <BitField description="This bit indicates that a hashing check operation mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet payload" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates the additional error codes for some of the error conditions" name="ERROR_CODE" size="8" start="16">
        <Enum description="Error signalled because the next pointer is 0x00000000" name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error signalled because the semaphore is non-zero and neither chain bit is set" name="NO_CHAIN" start="0x2" />
        <Enum description="Error signalled because an error is reported reading/writing the context buffer" name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error signalled because an error is reported reading/writing the payload" name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error signalled because the control packet specifies an invalid mode select (for instance, blit + hash)" name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure" name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 0 status register" name="DCP_CH0STAT_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x12C">
      <BitField description="This bit indicates that a hashing check operation mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet payload" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates the additional error codes for some of the error conditions" name="ERROR_CODE" size="8" start="16">
        <Enum description="Error signalled because the next pointer is 0x00000000" name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error signalled because the semaphore is non-zero and neither chain bit is set" name="NO_CHAIN" start="0x2" />
        <Enum description="Error signalled because an error is reported reading/writing the context buffer" name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error signalled because an error is reported reading/writing the payload" name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error signalled because the control packet specifies an invalid mode select (for instance, blit + hash)" name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure" name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 0 options register" name="DCP_CH0OPTS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x130">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 0 options register" name="DCP_CH0OPTS_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x134">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 0 options register" name="DCP_CH0OPTS_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x138">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 0 options register" name="DCP_CH0OPTS_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x13C">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 1 command pointer address register" name="DCP_CH1CMDPTR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x140">
      <BitField description="Pointer to the descriptor structure to be processed for channel 1." name="ADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 1 semaphore register" name="DCP_CH1SEMA" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x150">
      <BitField description="The value written to this field is added to the semaphore count in an atomic way, such that the simultaneous software adds and the DCP hardware substracts happening on the same clock are protected" name="INCREMENT" size="8" start="0" />
      <BitField description="This read-only field shows the current (instantaneous) value of the semaphore counter." name="VALUE" size="8" start="16" />
    </Register>
    <Register access="Read/Write" description="DCP channel 1 status register" name="DCP_CH1STAT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x160">
      <BitField description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates the additional error codes for some of the error conditions." name="ERROR_CODE" size="8" start="16">
        <Enum description="Error is signalled because the next pointer is 0x00000000." name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." name="NO_CHAIN" start="0x2" />
        <Enum description="Error is signalled because an error was reported when reading/writing the context buffer." name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error is signalled because an error was reported when reading/writing the payload." name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure." name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 1 status register" name="DCP_CH1STAT_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x164">
      <BitField description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates the additional error codes for some of the error conditions." name="ERROR_CODE" size="8" start="16">
        <Enum description="Error is signalled because the next pointer is 0x00000000." name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." name="NO_CHAIN" start="0x2" />
        <Enum description="Error is signalled because an error was reported when reading/writing the context buffer." name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error is signalled because an error was reported when reading/writing the payload." name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure." name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 1 status register" name="DCP_CH1STAT_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x168">
      <BitField description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates the additional error codes for some of the error conditions." name="ERROR_CODE" size="8" start="16">
        <Enum description="Error is signalled because the next pointer is 0x00000000." name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." name="NO_CHAIN" start="0x2" />
        <Enum description="Error is signalled because an error was reported when reading/writing the context buffer." name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error is signalled because an error was reported when reading/writing the payload." name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure." name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 1 status register" name="DCP_CH1STAT_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x16C">
      <BitField description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates the additional error codes for some of the error conditions." name="ERROR_CODE" size="8" start="16">
        <Enum description="Error is signalled because the next pointer is 0x00000000." name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." name="NO_CHAIN" start="0x2" />
        <Enum description="Error is signalled because an error was reported when reading/writing the context buffer." name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error is signalled because an error was reported when reading/writing the payload." name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure." name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 1 options register" name="DCP_CH1OPTS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x170">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 1 options register" name="DCP_CH1OPTS_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x174">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 1 options register" name="DCP_CH1OPTS_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x178">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 1 options register" name="DCP_CH1OPTS_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x17C">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 2 command pointer address register" name="DCP_CH2CMDPTR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x180">
      <BitField description="Pointer to the descriptor structure to be processed for channel 2." name="ADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 2 semaphore register" name="DCP_CH2SEMA" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x190">
      <BitField description="The value written to this field is added to the semaphore count in an atomic way, such that the simultaneous software adds and DCP hardware substracts happening on the same clock are protected" name="INCREMENT" size="8" start="0" />
      <BitField description="This read-only field shows the current (instantaneous) value of the semaphore counter." name="VALUE" size="8" start="16" />
    </Register>
    <Register access="Read/Write" description="DCP channel 2 status register" name="DCP_CH2STAT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1A0">
      <BitField description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates additional error codes for some of the error conditions." name="ERROR_CODE" size="8" start="16">
        <Enum description="Error is signalled because the next pointer is 0x00000000." name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." name="NO_CHAIN" start="0x2" />
        <Enum description="Error is signalled because an error was reported while reading/writing the context buffer." name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error is signalled because an error was reported while reading/writing the payload." name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error is signalled because the control packet specifies an invalid mode select (for instance, blit + hash)." name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure." name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 2 status register" name="DCP_CH2STAT_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1A4">
      <BitField description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates additional error codes for some of the error conditions." name="ERROR_CODE" size="8" start="16">
        <Enum description="Error is signalled because the next pointer is 0x00000000." name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." name="NO_CHAIN" start="0x2" />
        <Enum description="Error is signalled because an error was reported while reading/writing the context buffer." name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error is signalled because an error was reported while reading/writing the payload." name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error is signalled because the control packet specifies an invalid mode select (for instance, blit + hash)." name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure." name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 2 status register" name="DCP_CH2STAT_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1A8">
      <BitField description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates additional error codes for some of the error conditions." name="ERROR_CODE" size="8" start="16">
        <Enum description="Error is signalled because the next pointer is 0x00000000." name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." name="NO_CHAIN" start="0x2" />
        <Enum description="Error is signalled because an error was reported while reading/writing the context buffer." name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error is signalled because an error was reported while reading/writing the payload." name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error is signalled because the control packet specifies an invalid mode select (for instance, blit + hash)." name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure." name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 2 status register" name="DCP_CH2STAT_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1AC">
      <BitField description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates additional error codes for some of the error conditions." name="ERROR_CODE" size="8" start="16">
        <Enum description="Error is signalled because the next pointer is 0x00000000." name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." name="NO_CHAIN" start="0x2" />
        <Enum description="Error is signalled because an error was reported while reading/writing the context buffer." name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error is signalled because an error was reported while reading/writing the payload." name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error is signalled because the control packet specifies an invalid mode select (for instance, blit + hash)." name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure." name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 2 options register" name="DCP_CH2OPTS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1B0">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 2 options register" name="DCP_CH2OPTS_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1B4">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 2 options register" name="DCP_CH2OPTS_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1B8">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 2 options register" name="DCP_CH2OPTS_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1BC">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 3 command pointer address register" name="DCP_CH3CMDPTR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C0">
      <BitField description="Pointer to the descriptor structure to be processed for channel 3." name="ADDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 3 semaphore register" name="DCP_CH3SEMA" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1D0">
      <BitField description="The value written to this field is added to the semaphore count in an atomic way, such that the simultaneous software adds and DCP hardware substracts happening on the same clock are protected" name="INCREMENT" size="8" start="0" />
      <BitField description="This read-only field shows the current (instantaneous) value of the semaphore counter." name="VALUE" size="8" start="16" />
    </Register>
    <Register access="Read/Write" description="DCP channel 3 status register" name="DCP_CH3STAT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1E0">
      <BitField description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload or when writing the status back to the packet paylaod" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates additional error codes for some of the error conditions." name="ERROR_CODE" size="8" start="16">
        <Enum description="Error is signalled because the next pointer is 0x00000000." name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." name="NO_CHAIN" start="0x2" />
        <Enum description="Error is signalled because an error was reported while reading/writing the context buffer." name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error is signalled because an error was reported while reading/writing the payload." name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure." name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 3 status register" name="DCP_CH3STAT_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1E4">
      <BitField description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload or when writing the status back to the packet paylaod" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates additional error codes for some of the error conditions." name="ERROR_CODE" size="8" start="16">
        <Enum description="Error is signalled because the next pointer is 0x00000000." name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." name="NO_CHAIN" start="0x2" />
        <Enum description="Error is signalled because an error was reported while reading/writing the context buffer." name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error is signalled because an error was reported while reading/writing the payload." name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure." name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 3 status register" name="DCP_CH3STAT_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1E8">
      <BitField description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload or when writing the status back to the packet paylaod" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates additional error codes for some of the error conditions." name="ERROR_CODE" size="8" start="16">
        <Enum description="Error is signalled because the next pointer is 0x00000000." name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." name="NO_CHAIN" start="0x2" />
        <Enum description="Error is signalled because an error was reported while reading/writing the context buffer." name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error is signalled because an error was reported while reading/writing the payload." name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure." name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 3 status register" name="DCP_CH3STAT_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1EC">
      <BitField description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" name="HASH_MISMATCH" size="1" start="1" />
      <BitField description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" name="ERROR_SETUP" size="1" start="2" />
      <BitField description="This bit indicates that a bus error occurred when reading the packet or payload or when writing the status back to the packet paylaod" name="ERROR_PACKET" size="1" start="3" />
      <BitField description="This bit indicates that a bus error occurred when reading from the source buffer" name="ERROR_SRC" size="1" start="4" />
      <BitField description="This bit indicates that a bus error occurred when storing to the destination buffer" name="ERROR_DST" size="1" start="5" />
      <BitField description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" name="ERROR_PAGEFAULT" size="1" start="6" />
      <BitField description="Indicates additional error codes for some of the error conditions." name="ERROR_CODE" size="8" start="16">
        <Enum description="Error is signalled because the next pointer is 0x00000000." name="NEXT_CHAIN_IS_0" start="0x1" />
        <Enum description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." name="NO_CHAIN" start="0x2" />
        <Enum description="Error is signalled because an error was reported while reading/writing the context buffer." name="CONTEXT_ERROR" start="0x3" />
        <Enum description="Error is signalled because an error was reported while reading/writing the payload." name="PAYLOAD_ERROR" start="0x4" />
        <Enum description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." name="INVALID_MODE" start="0x5" />
      </BitField>
      <BitField description="Indicates the tag from the last completed packet in the command structure." name="TAG" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="DCP channel 3 options register" name="DCP_CH3OPTS" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1F0">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 3 options register" name="DCP_CH3OPTS_SET" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1F4">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 3 options register" name="DCP_CH3OPTS_CLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1F8">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP channel 3 options register" name="DCP_CH3OPTS_TOG" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1FC">
      <BitField description="This field indicates the recovery time for the channel" name="RECOVERY_TIMER" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP debug select register" name="DCP_DBGSELECT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x400">
      <BitField description="Selects a value to read via the debug data register." name="INDEX" size="8" start="0">
        <Enum description="CONTROL" name="CONTROL" start="0x1" />
        <Enum description="OTPKEY0" name="OTPKEY0" start="0x10" />
        <Enum description="OTPKEY1" name="OTPKEY1" start="0x11" />
        <Enum description="OTPKEY2" name="OTPKEY2" start="0x12" />
        <Enum description="OTPKEY3" name="OTPKEY3" start="0x13" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="DCP debug data register" name="DCP_DBGDATA" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x410">
      <BitField description="Debug data" name="DATA" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="DCP page table register" name="DCP_PAGETABLE" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x420">
      <BitField description="Page table enable control" name="ENABLE" size="1" start="0" />
      <BitField description="Page table flush control. To flush the TLB, write this bit to 1 and then back to 0." name="FLUSH" size="1" start="1" />
      <BitField description="Page table base address" name="BASE" size="30" start="2" />
    </Register>
    <Register access="ReadOnly" description="DCP version register" name="DCP_VERSION" reset_mask="0xFFFFFFFF" reset_value="0x2010000" size="4" start="+0x430">
      <BitField description="Fixed read-only value reflecting the stepping of the version of the design implementation." name="STEP" size="16" start="0" />
      <BitField description="Fixed read-only value reflecting the MINOR version of the design implementation." name="MINOR" size="8" start="16" />
      <BitField description="Fixed read-only value reflecting the MAJOR version of the design implementation." name="MAJOR" size="8" start="24" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="SPDIF" name="SPDIF" start="0x40380000">
    <Register access="Read/Write" description="SPDIF Configuration Register" name="SPDIF_SCR" reset_mask="0xFFFFFFFF" reset_value="0x400" size="4" start="+0x0">
      <BitField description="no description available" name="USrc_Sel" size="2" start="0">
        <Enum description="No embedded U channel" name="USrc_Sel_0" start="0" />
        <Enum description="U channel from SPDIF receive block (CD mode)" name="USrc_Sel_1" start="0x1" />
        <Enum description="U channel from on chip transmitter" name="USrc_Sel_3" start="0x3" />
      </BitField>
      <BitField description="no description available" name="TxSel" size="3" start="2">
        <Enum description="Off and output 0" name="TxSel_0" start="0" />
        <Enum description="Feed-through SPDIFIN" name="TxSel_1" start="0x1" />
        <Enum description="Tx Normal operation" name="TxSel_5" start="0x5" />
      </BitField>
      <BitField description="no description available" name="ValCtrl" size="1" start="5">
        <Enum description="Outgoing Validity always set" name="ValCtrl_0" start="0" />
        <Enum description="Outgoing Validity always clear" name="ValCtrl_1" start="0x1" />
      </BitField>
      <BitField description="DMA Transmit Request Enable (Tx FIFO empty)" name="DMA_TX_En" size="1" start="8" />
      <BitField description="DMA Receive Request Enable (RX FIFO full)" name="DMA_Rx_En" size="1" start="9" />
      <BitField description="no description available" name="TxFIFO_Ctrl" size="2" start="10">
        <Enum description="Send out digital zero on SPDIF Tx" name="TxFIFO_Ctrl_0" start="0" />
        <Enum description="Tx Normal operation" name="TxFIFO_Ctrl_1" start="0x1" />
        <Enum description="Reset to 1 sample remaining" name="TxFIFO_Ctrl_2" start="0x2" />
      </BitField>
      <BitField description="When write 1 to this bit, it will cause SPDIF software reset" name="soft_reset" size="1" start="12" />
      <BitField description="When write 1 to this bit, it will cause SPDIF enter low-power mode" name="LOW_POWER" size="1" start="13" />
      <BitField description="no description available" name="TxFIFOEmpty_Sel" size="2" start="15">
        <Enum description="Empty interrupt if 0 sample in Tx left and right FIFOs" name="TxFIFOEmpty_Sel_0" start="0" />
        <Enum description="Empty interrupt if at most 4 sample in Tx left and right FIFOs" name="TxFIFOEmpty_Sel_1" start="0x1" />
        <Enum description="Empty interrupt if at most 8 sample in Tx left and right FIFOs" name="TxFIFOEmpty_Sel_2" start="0x2" />
        <Enum description="Empty interrupt if at most 12 sample in Tx left and right FIFOs" name="TxFIFOEmpty_Sel_3" start="0x3" />
      </BitField>
      <BitField description="no description available" name="TxAutoSync" size="1" start="17">
        <Enum description="Tx FIFO auto sync off" name="TxAutoSync_0" start="0" />
        <Enum description="Tx FIFO auto sync on" name="TxAutoSync_1" start="0x1" />
      </BitField>
      <BitField description="no description available" name="RxAutoSync" size="1" start="18">
        <Enum description="Rx FIFO auto sync off" name="RxAutoSync_0" start="0" />
        <Enum description="RxFIFO auto sync on" name="RxAutoSync_1" start="0x1" />
      </BitField>
      <BitField description="no description available" name="RxFIFOFull_Sel" size="2" start="19">
        <Enum description="Full interrupt if at least 1 sample in Rx left and right FIFOs" name="RxFIFOFull_Sel_0" start="0" />
        <Enum description="Full interrupt if at least 4 sample in Rx left and right FIFOs" name="RxFIFOFull_Sel_1" start="0x1" />
        <Enum description="Full interrupt if at least 8 sample in Rx left and right FIFOs" name="RxFIFOFull_Sel_2" start="0x2" />
        <Enum description="Full interrupt if at least 16 sample in Rx left and right FIFO" name="RxFIFOFull_Sel_3" start="0x3" />
      </BitField>
      <BitField description="no description available" name="RxFIFO_Rst" size="1" start="21">
        <Enum description="Normal operation" name="RxFIFO_Rst_0" start="0" />
        <Enum description="Reset register to 1 sample remaining" name="RxFIFO_Rst_1" start="0x1" />
      </BitField>
      <BitField description="no description available" name="RxFIFO_Off_On" size="1" start="22">
        <Enum description="SPDIF Rx FIFO is on" name="RxFIFO_Off_On_0" start="0" />
        <Enum description="SPDIF Rx FIFO is off. Does not accept data from interface" name="RxFIFO_Off_On_1" start="0x1" />
      </BitField>
      <BitField description="no description available" name="RxFIFO_Ctrl" size="1" start="23">
        <Enum description="Normal operation" name="RxFIFO_Ctrl_0" start="0" />
        <Enum description="Always read zero from Rx data register" name="RxFIFO_Ctrl_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="CDText Control Register" name="SPDIF_SRCD" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="no description available" name="USyncMode" size="1" start="1">
        <Enum description="Non-CD data" name="USyncMode_0" start="0" />
        <Enum description="CD user channel subcode" name="USyncMode_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="PhaseConfig Register" name="SPDIF_SRPC" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="Gain selection:" name="GainSel" size="3" start="3">
        <Enum description="24*(2**10)" name="GainSel_0" start="0" />
        <Enum description="16*(2**10)" name="GainSel_1" start="0x1" />
        <Enum description="12*(2**10)" name="GainSel_2" start="0x2" />
        <Enum description="8*(2**10)" name="GainSel_3" start="0x3" />
        <Enum description="6*(2**10)" name="GainSel_4" start="0x4" />
        <Enum description="4*(2**10)" name="GainSel_5" start="0x5" />
        <Enum description="3*(2**10)" name="GainSel_6" start="0x6" />
      </BitField>
      <BitField description="LOCK bit to show that the internal DPLL is locked, read only" name="LOCK" size="1" start="6" />
      <BitField description="Clock source selection, all other settings not shown are reserved:" name="ClkSrc_Sel" size="4" start="7">
        <Enum description="if (DPLL Locked) SPDIF_RxClk else REF_CLK_32K (XTALOSC)" name="ClkSrc_Sel_0" start="0" />
        <Enum description="if (DPLL Locked) SPDIF_RxClk else tx_clk (SPDIF0_CLK_ROOT)" name="ClkSrc_Sel_1" start="0x1" />
        <Enum description="if (DPLL Locked) SPDIF_RxClk else SPDIF_EXT_CLK" name="ClkSrc_Sel_3" start="0x3" />
        <Enum description="REF_CLK_32K (XTALOSC)" name="ClkSrc_Sel_5" start="0x5" />
        <Enum description="tx_clk (SPDIF0_CLK_ROOT)" name="ClkSrc_Sel_6" start="0x6" />
        <Enum description="SPDIF_EXT_CLK" name="ClkSrc_Sel_8" start="0x8" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="InterruptEn Register" name="SPDIF_SIE" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="SPDIF Rx FIFO full, can't be cleared with reg. IntClear. To clear it, read from Rx FIFO." name="RxFIFOFul" size="1" start="0" />
      <BitField description="SPDIF Tx FIFO empty, can't be cleared with reg. IntClear. To clear it, write toTx FIFO." name="TxEm" size="1" start="1" />
      <BitField description="SPDIF receiver loss of lock" name="LockLoss" size="1" start="2" />
      <BitField description="Rx FIFO resync" name="RxFIFOResyn" size="1" start="3" />
      <BitField description="Rx FIFO underrun/overrun" name="RxFIFOUnOv" size="1" start="4" />
      <BitField description="U/Q Channel framing error" name="UQErr" size="1" start="5" />
      <BitField description="U/Q Channel sync found" name="UQSync" size="1" start="6" />
      <BitField description="Q Channel receive register overrun" name="QRxOv" size="1" start="7" />
      <BitField description="Q Channel receive register full, can't be cleared with reg" name="QRxFul" size="1" start="8" />
      <BitField description="U Channel receive register overrun" name="URxOv" size="1" start="9" />
      <BitField description="U Channel receive register full, can't be cleared with reg" name="URxFul" size="1" start="10" />
      <BitField description="SPDIF receiver found parity bit error" name="BitErr" size="1" start="14" />
      <BitField description="SPDIF receiver found illegal symbol" name="SymErr" size="1" start="15" />
      <BitField description="SPDIF validity flag no good" name="ValNoGood" size="1" start="16" />
      <BitField description="SPDIF receive change in value of control channel" name="CNew" size="1" start="17" />
      <BitField description="SPDIF Tx FIFO resync" name="TxResyn" size="1" start="18" />
      <BitField description="SPDIF Tx FIFO under/overrun" name="TxUnOv" size="1" start="19" />
      <BitField description="SPDIF receiver's DPLL is locked" name="Lock" size="1" start="20" />
    </Register>
    <Register access="WriteOnly" description="InterruptClear Register" name="SPDIF_SIC" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="SPDIF receiver loss of lock" name="LockLoss" size="1" start="2" />
      <BitField description="Rx FIFO resync" name="RxFIFOResyn" size="1" start="3" />
      <BitField description="Rx FIFO underrun/overrun" name="RxFIFOUnOv" size="1" start="4" />
      <BitField description="U/Q Channel framing error" name="UQErr" size="1" start="5" />
      <BitField description="U/Q Channel sync found" name="UQSync" size="1" start="6" />
      <BitField description="Q Channel receive register overrun" name="QRxOv" size="1" start="7" />
      <BitField description="U Channel receive register overrun" name="URxOv" size="1" start="9" />
      <BitField description="SPDIF receiver found parity bit error" name="BitErr" size="1" start="14" />
      <BitField description="SPDIF receiver found illegal symbol" name="SymErr" size="1" start="15" />
      <BitField description="SPDIF validity flag no good" name="ValNoGood" size="1" start="16" />
      <BitField description="SPDIF receive change in value of control channel" name="CNew" size="1" start="17" />
      <BitField description="SPDIF Tx FIFO resync" name="TxResyn" size="1" start="18" />
      <BitField description="SPDIF Tx FIFO under/overrun" name="TxUnOv" size="1" start="19" />
      <BitField description="SPDIF receiver's DPLL is locked" name="Lock" size="1" start="20" />
    </Register>
    <Register access="ReadOnly" description="InterruptStat Register" name="SPDIF_SIS" reset_mask="0xFFFFFFFF" reset_value="0x2" size="4" start="+0x10">
      <BitField description="SPDIF Rx FIFO full, can't be cleared with reg. IntClear. To clear it, read from Rx FIFO." name="RxFIFOFul" size="1" start="0" />
      <BitField description="SPDIF Tx FIFO empty, can't be cleared with reg. IntClear. To clear it, write toTx FIFO." name="TxEm" size="1" start="1" />
      <BitField description="SPDIF receiver loss of lock" name="LockLoss" size="1" start="2" />
      <BitField description="Rx FIFO resync" name="RxFIFOResyn" size="1" start="3" />
      <BitField description="Rx FIFO underrun/overrun" name="RxFIFOUnOv" size="1" start="4" />
      <BitField description="U/Q Channel framing error" name="UQErr" size="1" start="5" />
      <BitField description="U/Q Channel sync found" name="UQSync" size="1" start="6" />
      <BitField description="Q Channel receive register overrun" name="QRxOv" size="1" start="7" />
      <BitField description="Q Channel receive register full, can't be cleared with reg" name="QRxFul" size="1" start="8" />
      <BitField description="U Channel receive register overrun" name="URxOv" size="1" start="9" />
      <BitField description="U Channel receive register full, can't be cleared with reg" name="URxFul" size="1" start="10" />
      <BitField description="SPDIF receiver found parity bit error" name="BitErr" size="1" start="14" />
      <BitField description="SPDIF receiver found illegal symbol" name="SymErr" size="1" start="15" />
      <BitField description="SPDIF validity flag no good" name="ValNoGood" size="1" start="16" />
      <BitField description="SPDIF receive change in value of control channel" name="CNew" size="1" start="17" />
      <BitField description="SPDIF Tx FIFO resync" name="TxResyn" size="1" start="18" />
      <BitField description="SPDIF Tx FIFO under/overrun" name="TxUnOv" size="1" start="19" />
      <BitField description="SPDIF receiver's DPLL is locked" name="Lock" size="1" start="20" />
    </Register>
    <Register access="ReadOnly" description="SPDIFRxLeft Register" name="SPDIF_SRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="Processor receive SPDIF data left" name="RxDataLeft" size="24" start="0" />
    </Register>
    <Register access="ReadOnly" description="SPDIFRxRight Register" name="SPDIF_SRR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Processor receive SPDIF data right" name="RxDataRight" size="24" start="0" />
    </Register>
    <Register access="ReadOnly" description="SPDIFRxCChannel_h Register" name="SPDIF_SRCSH" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="SPDIF receive C channel register, contains first 24 bits of C channel without interpretation" name="RxCChannel_h" size="24" start="0" />
    </Register>
    <Register access="ReadOnly" description="SPDIFRxCChannel_l Register" name="SPDIF_SRCSL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="SPDIF receive C channel register, contains next 24 bits of C channel without interpretation" name="RxCChannel_l" size="24" start="0" />
    </Register>
    <Register access="ReadOnly" description="UchannelRx Register" name="SPDIF_SRU" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="SPDIF receive U channel register, contains next 3 U channel bytes" name="RxUChannel" size="24" start="0" />
    </Register>
    <Register access="ReadOnly" description="QchannelRx Register" name="SPDIF_SRQ" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28">
      <BitField description="SPDIF receive Q channel register, contains next 3 Q channel bytes" name="RxQChannel" size="24" start="0" />
    </Register>
    <Register access="WriteOnly" description="SPDIFTxLeft Register" name="SPDIF_STL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="SPDIF transmit left channel data. It is write-only, and always returns zeros when read" name="TxDataLeft" size="24" start="0" />
    </Register>
    <Register access="WriteOnly" description="SPDIFTxRight Register" name="SPDIF_STR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x30">
      <BitField description="SPDIF transmit right channel data. It is write-only, and always returns zeros when read" name="TxDataRight" size="24" start="0" />
    </Register>
    <Register access="Read/Write" description="SPDIFTxCChannelCons_h Register" name="SPDIF_STCSCH" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x34">
      <BitField description="SPDIF transmit Cons" name="TxCChannelCons_h" size="24" start="0" />
    </Register>
    <Register access="Read/Write" description="SPDIFTxCChannelCons_l Register" name="SPDIF_STCSCL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x38">
      <BitField description="SPDIF transmit Cons" name="TxCChannelCons_l" size="24" start="0" />
    </Register>
    <Register access="ReadOnly" description="FreqMeas Register" name="SPDIF_SRFM" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x44">
      <BitField description="Frequency measurement data" name="FreqMeas" size="24" start="0" />
    </Register>
    <Register access="Read/Write" description="SPDIFTxClk Register" name="SPDIF_STC" reset_mask="0xFFFFFFFF" reset_value="0x20F00" size="4" start="+0x50">
      <BitField description="Divider factor (1-128)" name="TxClk_DF" size="7" start="0">
        <Enum description="divider factor is 1" name="TxClk_DF_0" start="0" />
        <Enum description="divider factor is 2" name="TxClk_DF_1" start="0x1" />
        <Enum description="divider factor is 128" name="TxClk_DF_127" start="0x7F" />
      </BitField>
      <BitField description="Spdif transfer clock enable. When data is going to be transfered, this bit should be set to1." name="tx_all_clk_en" size="1" start="7">
        <Enum description="disable transfer clock." name="tx_all_clk_en_0" start="0" />
        <Enum description="enable transfer clock." name="tx_all_clk_en_1" start="0x1" />
      </BitField>
      <BitField description="no description available" name="TxClk_Source" size="3" start="8">
        <Enum description="XTALOSC input (XTALOSC clock)" name="TxClk_Source_0" start="0" />
        <Enum description="tx_clk input (from SPDIF0_CLK_ROOT. See CCM.)" name="TxClk_Source_1" start="0x1" />
        <Enum description="tx_clk1 (from SAI1)" name="TxClk_Source_2" start="0x2" />
        <Enum description="tx_clk2 SPDIF_EXT_CLK, from pads" name="TxClk_Source_3" start="0x3" />
        <Enum description="tx_clk3 (from SAI2)" name="TxClk_Source_4" start="0x4" />
        <Enum description="ipg_clk input (frequency divided)" name="TxClk_Source_5" start="0x5" />
        <Enum description="tx_clk4 (from SAI3)" name="TxClk_Source_6" start="0x6" />
      </BitField>
      <BitField description="system clock divider factor, 2~512." name="SYSCLK_DF" size="9" start="11">
        <Enum description="no clock signal" name="SYSCLK_DF_0" start="0" />
        <Enum description="divider factor is 2" name="SYSCLK_DF_1" start="0x1" />
        <Enum description="divider factor is 512" name="SYSCLK_DF_511" start="0x1FF" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="SAI" name="SAI1" start="0x40384000">
    <Register access="ReadOnly" description="Version ID" name="VERID" reset_mask="0xFFFFFFFF" reset_value="0x3000000" size="4" start="+0x0">
      <BitField description="Feature Specification Number" name="FEATURE" size="16" start="0">
        <Enum description="Standard feature set." name="STD" start="0" />
      </BitField>
      <BitField description="Minor Version Number" name="MINOR" size="8" start="16" />
      <BitField description="Major Version Number" name="MAJOR" size="8" start="24" />
    </Register>
    <Register access="ReadOnly" description="Parameter" name="PARAM" reset_mask="0xFFFFFFFF" reset_value="0x50504" size="4" start="+0x4">
      <BitField description="Number of Datalines" name="DATALINE" size="4" start="0" />
      <BitField description="FIFO Size" name="FIFO" size="4" start="8" />
      <BitField description="Frame Size" name="FRAME" size="4" start="16" />
    </Register>
    <Register access="Read/Write" description="Transmit Control" name="TCSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="FIFO Request DMA Enable" name="FRDE" size="1" start="0">
        <Enum description="Disables the DMA request." name="DISABLE" start="0" />
        <Enum description="Enables the DMA request." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning DMA Enable" name="FWDE" size="1" start="1">
        <Enum description="Disables the DMA request." name="DISABLE" start="0" />
        <Enum description="Enables the DMA request." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Request Interrupt Enable" name="FRIE" size="1" start="8">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning Interrupt Enable" name="FWIE" size="1" start="9">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Interrupt Enable" name="FEIE" size="1" start="10">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Sync Error Interrupt Enable" name="SEIE" size="1" start="11">
        <Enum description="Disables interrupt." name="DISABLE" start="0" />
        <Enum description="Enables interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Word Start Interrupt Enable" name="WSIE" size="1" start="12">
        <Enum description="Disables interrupt." name="DISABLE" start="0" />
        <Enum description="Enables interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Request Flag" name="FRF" size="1" start="16">
        <Enum description="Transmit FIFO watermark has not been reached." name="NO_FLAG" start="0" />
        <Enum description="Transmit FIFO watermark has been reached." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning Flag" name="FWF" size="1" start="17">
        <Enum description="No enabled transmit FIFO is empty." name="DISABLE" start="0" />
        <Enum description="Enabled transmit FIFO is empty." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Flag" name="FEF" size="1" start="18">
        <Enum description="Transmit underrun not detected." name="NO_FLAG" start="0" />
        <Enum description="Transmit underrun detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Sync Error Flag" name="SEF" size="1" start="19">
        <Enum description="Sync error not detected." name="NO_FLAG" start="0" />
        <Enum description="Frame sync error detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Word Start Flag" name="WSF" size="1" start="20">
        <Enum description="Start of word not detected." name="NO_FLAG" start="0" />
        <Enum description="Start of word detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Software Reset" name="SR" size="1" start="24">
        <Enum description="No effect." name="DISABLE" start="0" />
        <Enum description="Software reset." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Reset" name="FR" size="1" start="25">
        <Enum description="No effect." name="NO_EFFECT" start="0" />
        <Enum description="FIFO reset." name="RESET" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Enable" name="BCE" size="1" start="28">
        <Enum description="Transmit bit clock is disabled." name="DISABLE" start="0" />
        <Enum description="Transmit bit clock is enabled." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Debug Enable" name="DBGE" size="1" start="29">
        <Enum description="Transmitter is disabled in Debug mode, after completing the current frame." name="DISABLE" start="0" />
        <Enum description="Transmitter is enabled in Debug mode." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Stop Enable" name="STOPE" size="1" start="30">
        <Enum description="Transmitter disabled in Stop mode." name="DISABLE" start="0" />
        <Enum description="Transmitter enabled in Stop mode." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Transmitter Enable" name="TE" size="1" start="31">
        <Enum description="Transmitter is disabled." name="DISABLE" start="0" />
        <Enum description="Transmitter is enabled, or transmitter has been disabled and has not yet reached end of frame." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 1" name="TCR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Transmit FIFO Watermark" name="TFW" size="5" start="0" />
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 2" name="TCR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Bit Clock Divide" name="DIV" size="8" start="0" />
      <BitField description="Bit Clock Direction" name="BCD" size="1" start="24">
        <Enum description="Bit clock is generated externally in Slave mode." name="EXT_IN_SLAVE" start="0" />
        <Enum description="Bit clock is generated internally in Master mode." name="INT_IN_MASTER" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Polarity" name="BCP" size="1" start="25">
        <Enum description="Bit clock is active high with drive outputs on rising edge and sample inputs on falling edge." name="ACTIVE_HIGH" start="0" />
        <Enum description="Bit clock is active low with drive outputs on falling edge and sample inputs on rising edge." name="ACTIVE_LOW" start="0x1" />
      </BitField>
      <BitField description="MCLK Select" name="MSEL" size="2" start="26">
        <Enum description="Bus Clock selected." name="BUS_CLOCK" start="0" />
        <Enum description="Master Clock (MCLK) 1 option selected." name="MCLK1" start="0x1" />
        <Enum description="Master Clock (MCLK) 2 option selected." name="MCLK2" start="0x2" />
        <Enum description="Master Clock (MCLK) 3 option selected." name="MCLK3" start="0x3" />
      </BitField>
      <BitField description="Bit Clock Input" name="BCI" size="1" start="28">
        <Enum description="No effect." name="DISABLE" start="0" />
        <Enum description="Internal logic is clocked as if bit clock was externally generated." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Swap" name="BCS" size="1" start="29">
        <Enum description="Use the normal bit clock source." name="DISABLE" start="0" />
        <Enum description="Swap the bit clock source." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Synchronous Mode" name="SYNC" size="1" start="30">
        <Enum description="Asynchronous mode." name="ASYNC" start="0" />
        <Enum description="Synchronous with receiver." name="SYNC_W_RX" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 3" name="TCR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="Word Flag Configuration" name="WDFL" size="5" start="0" />
      <BitField description="Transmit Channel Enable" name="TCE" size="4" start="16" />
      <BitField description="Channel FIFO Reset" name="CFR" size="4" start="24" />
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 4" name="TCR4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Frame Sync Direction" name="FSD" size="1" start="0">
        <Enum description="Frame sync is generated externally in Slave mode." name="EXT_IN_SLAVE_MODE" start="0" />
        <Enum description="Frame sync is generated internally in Master mode." name="INT_IN_MASTER_MODE" start="0x1" />
      </BitField>
      <BitField description="Frame Sync Polarity" name="FSP" size="1" start="1">
        <Enum description="Frame sync is active high." name="ACTIVE_HIGH" start="0" />
        <Enum description="Frame sync is active low." name="ACTIVE_LOW" start="0x1" />
      </BitField>
      <BitField description="On Demand Mode" name="ONDEM" size="1" start="2">
        <Enum description="Internal frame sync is generated continuously." name="CONTINUOUS_FRAME_SYNC" start="0" />
        <Enum description="Internal frame sync is generated when the FIFO warning flag is clear." name="ON_DEMAND_FRAME_SYNC" start="0x1" />
      </BitField>
      <BitField description="Frame Sync Early" name="FSE" size="1" start="3">
        <Enum description="Frame sync asserts with the first bit of the frame." name="DISABLE" start="0" />
        <Enum description="Frame sync asserts one bit before the first bit of the frame." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="MSB First" name="MF" size="1" start="4">
        <Enum description="LSB is transmitted first." name="DISABLE" start="0" />
        <Enum description="MSB is transmitted first." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Channel Mode" name="CHMOD" size="1" start="5">
        <Enum description="TDM mode, transmit data pins are tri-stated when slots are masked or channels are disabled." name="TDM_MODE" start="0" />
        <Enum description="Output mode, transmit data pins are never tri-stated and will output zero when slots are masked or channels are disabled." name="OUTPUT_MODE" start="0x1" />
      </BitField>
      <BitField description="Sync Width" name="SYWD" size="5" start="8" />
      <BitField description="Frame size" name="FRSZ" size="5" start="16" />
      <BitField description="FIFO Packing Mode" name="FPACK" size="2" start="24">
        <Enum description="FIFO packing is disabled." name="DISABLED" start="0" />
        <Enum description="8-bit FIFO packing is enabled." name="EIGHT_BIT_FIFO_PACKING" start="0x2" />
        <Enum description="16-bit FIFO packing is enabled." name="SIXTEEN_BIT_FIFO_PACKING" start="0x3" />
      </BitField>
      <BitField description="FIFO Combine Mode" name="FCOMB" size="2" start="26">
        <Enum description="FIFO combine mode disabled." name="DISABLED" start="0" />
        <Enum description="FIFO combine mode enabled on FIFO reads (from transmit shift registers)." name="ENABLED_ON_FIFO_READS" start="0x1" />
        <Enum description="FIFO combine mode enabled on FIFO writes (by software)." name="ENABLED_ON_FIFO_WRITES" start="0x2" />
        <Enum description="FIFO combine mode enabled on FIFO reads (from transmit shift registers) and writes (by software)." name="ENABLED_ON_FIFO_READS_WRITES" start="0x3" />
      </BitField>
      <BitField description="FIFO Continue on Error" name="FCONT" size="1" start="28">
        <Enum description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." name="DISABLE" start="0" />
        <Enum description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 5" name="TCR5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="First Bit Shifted" name="FBT" size="5" start="8" />
      <BitField description="Word 0 Width" name="W0W" size="5" start="16" />
      <BitField description="Word N Width" name="WNW" size="5" start="24" />
    </Register>
    <Register access="Read/Write" description="Transmit Data" name="TDR[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Transmit Data Register" name="TDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Transmit Data" name="TDR[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Transmit Data Register" name="TDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Transmit Data" name="TDR[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28">
      <BitField description="Transmit Data Register" name="TDR" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Transmit Data" name="TDR[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="Transmit Data Register" name="TDR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Transmit FIFO" name="TFR[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="Read FIFO Pointer" name="RFP" size="6" start="0" />
      <BitField description="Write FIFO Pointer" name="WFP" size="6" start="16" />
      <BitField description="Write Channel Pointer" name="WCP" size="1" start="31">
        <Enum description="No effect." name="DISABLE" start="0" />
        <Enum description="FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Transmit FIFO" name="TFR[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x44">
      <BitField description="Read FIFO Pointer" name="RFP" size="6" start="0" />
      <BitField description="Write FIFO Pointer" name="WFP" size="6" start="16" />
      <BitField description="Write Channel Pointer" name="WCP" size="1" start="31">
        <Enum description="No effect." name="DISABLE" start="0" />
        <Enum description="FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Transmit FIFO" name="TFR[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x48">
      <BitField description="Read FIFO Pointer" name="RFP" size="6" start="0" />
      <BitField description="Write FIFO Pointer" name="WFP" size="6" start="16" />
      <BitField description="Write Channel Pointer" name="WCP" size="1" start="31">
        <Enum description="No effect." name="DISABLE" start="0" />
        <Enum description="FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Transmit FIFO" name="TFR[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4C">
      <BitField description="Read FIFO Pointer" name="RFP" size="6" start="0" />
      <BitField description="Write FIFO Pointer" name="WFP" size="6" start="16" />
      <BitField description="Write Channel Pointer" name="WCP" size="1" start="31">
        <Enum description="No effect." name="DISABLE" start="0" />
        <Enum description="FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Transmit Mask" name="TMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x60">
      <BitField description="Transmit Word Mask" name="TWM" size="32" start="0">
        <Enum description="Word N is enabled." name="WORD_N_ENABLED" start="0" />
        <Enum description="Word N is masked. The transmit data pins are tri-stated or drive zero when masked." name="WORD_N_MASKED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Receive Control" name="RCSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x88">
      <BitField description="FIFO Request DMA Enable" name="FRDE" size="1" start="0">
        <Enum description="Disables the DMA request." name="DISABLE" start="0" />
        <Enum description="Enables the DMA request." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning DMA Enable" name="FWDE" size="1" start="1">
        <Enum description="Disables the DMA request." name="DISABLE" start="0" />
        <Enum description="Enables the DMA request." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Request Interrupt Enable" name="FRIE" size="1" start="8">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning Interrupt Enable" name="FWIE" size="1" start="9">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Interrupt Enable" name="FEIE" size="1" start="10">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Sync Error Interrupt Enable" name="SEIE" size="1" start="11">
        <Enum description="Disables interrupt." name="DISABLE" start="0" />
        <Enum description="Enables interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Word Start Interrupt Enable" name="WSIE" size="1" start="12">
        <Enum description="Disables interrupt." name="DISABLE" start="0" />
        <Enum description="Enables interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Request Flag" name="FRF" size="1" start="16">
        <Enum description="Receive FIFO watermark not reached." name="BELOW_WATERMARK" start="0" />
        <Enum description="Receive FIFO watermark has been reached." name="WATERMARK_REACHED" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning Flag" name="FWF" size="1" start="17">
        <Enum description="No enabled receive FIFO is full." name="NOT_FULL" start="0" />
        <Enum description="Enabled receive FIFO is full." name="FULL" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Flag" name="FEF" size="1" start="18">
        <Enum description="Receive overflow not detected." name="NO_FLAG" start="0" />
        <Enum description="Receive overflow detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Sync Error Flag" name="SEF" size="1" start="19">
        <Enum description="Sync error not detected." name="NO_FLAG" start="0" />
        <Enum description="Frame sync error detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Word Start Flag" name="WSF" size="1" start="20">
        <Enum description="Start of word not detected." name="NO_FLAG" start="0" />
        <Enum description="Start of word detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Software Reset" name="SR" size="1" start="24">
        <Enum description="No effect." name="NO_EFFECT" start="0" />
        <Enum description="Software reset." name="SW_RESET" start="0x1" />
      </BitField>
      <BitField description="FIFO Reset" name="FR" size="1" start="25">
        <Enum description="No effect." name="NO_EFFECT" start="0" />
        <Enum description="FIFO reset." name="FIFO_RESET" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Enable" name="BCE" size="1" start="28">
        <Enum description="Receive bit clock is disabled." name="DISABLE" start="0" />
        <Enum description="Receive bit clock is enabled." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Debug Enable" name="DBGE" size="1" start="29">
        <Enum description="Receiver is disabled in Debug mode, after completing the current frame." name="DISABLE" start="0" />
        <Enum description="Receiver is enabled in Debug mode." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Stop Enable" name="STOPE" size="1" start="30">
        <Enum description="Receiver disabled in Stop mode." name="DISABLE" start="0" />
        <Enum description="Receiver enabled in Stop mode." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Receiver Enable" name="RE" size="1" start="31">
        <Enum description="Receiver is disabled." name="DISABLE" start="0" />
        <Enum description="Receiver is enabled, or receiver has been disabled and has not yet reached end of frame." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Receive Configuration 1" name="RCR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8C">
      <BitField description="Receive FIFO Watermark" name="RFW" size="5" start="0" />
    </Register>
    <Register access="Read/Write" description="Receive Configuration 2" name="RCR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x90">
      <BitField description="Bit Clock Divide" name="DIV" size="8" start="0" />
      <BitField description="Bit Clock Direction" name="BCD" size="1" start="24">
        <Enum description="Bit clock is generated externally in Slave mode." name="EXT_SLAVE_MODE" start="0" />
        <Enum description="Bit clock is generated internally in Master mode." name="INT_MASTER_MODE" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Polarity" name="BCP" size="1" start="25">
        <Enum description="Bit Clock is active high with drive outputs on rising edge and sample inputs on falling edge." name="ACTIVE_HIGH" start="0" />
        <Enum description="Bit Clock is active low with drive outputs on falling edge and sample inputs on rising edge." name="ACTIVE_LOW" start="0x1" />
      </BitField>
      <BitField description="MCLK Select" name="MSEL" size="2" start="26">
        <Enum description="Bus Clock selected." name="BUS_CLOCK" start="0" />
        <Enum description="Master Clock (MCLK) 1 option selected." name="MCLK1" start="0x1" />
        <Enum description="Master Clock (MCLK) 2 option selected." name="MCLK2" start="0x2" />
        <Enum description="Master Clock (MCLK) 3 option selected." name="MCLK3" start="0x3" />
      </BitField>
      <BitField description="Bit Clock Input" name="BCI" size="1" start="28">
        <Enum description="No effect." name="NO_EFFECT" start="0" />
        <Enum description="Internal logic is clocked as if bit clock was externally generated." name="CLOCKED_AS_IF_EXT_GENERATED" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Swap" name="BCS" size="1" start="29">
        <Enum description="Use the normal bit clock source." name="NORMAL" start="0" />
        <Enum description="Swap the bit clock source." name="SWAP_BIT_CLK_SOURCE" start="0x1" />
      </BitField>
      <BitField description="Synchronous Mode" name="SYNC" size="1" start="30">
        <Enum description="Asynchronous mode." name="Async" start="0" />
        <Enum description="Synchronous with transmitter." name="SYNC_W_TX" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Receive Configuration 3" name="RCR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x94">
      <BitField description="Word Flag Configuration" name="WDFL" size="5" start="0" />
      <BitField description="Receive Channel Enable" name="RCE" size="4" start="16" />
      <BitField description="Channel FIFO Reset" name="CFR" size="4" start="24" />
    </Register>
    <Register access="Read/Write" description="Receive Configuration 4" name="RCR4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x98">
      <BitField description="Frame Sync Direction" name="FSD" size="1" start="0">
        <Enum description="Frame Sync is generated externally in Slave mode." name="EXT_SLAVE_MODE" start="0" />
        <Enum description="Frame Sync is generated internally in Master mode." name="INT_MASTER_MODE" start="0x1" />
      </BitField>
      <BitField description="Frame Sync Polarity" name="FSP" size="1" start="1">
        <Enum description="Frame sync is active high." name="ACTIVE_HIGH" start="0" />
        <Enum description="Frame sync is active low." name="ACTIVE_LOW" start="0x1" />
      </BitField>
      <BitField description="On Demand Mode" name="ONDEM" size="1" start="2">
        <Enum description="Internal frame sync is generated continuously." name="DISABLE" start="0" />
        <Enum description="Internal frame sync is generated when the FIFO warning flag is clear." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Frame Sync Early" name="FSE" size="1" start="3">
        <Enum description="Frame sync asserts with the first bit of the frame." name="DISABLE" start="0" />
        <Enum description="Frame sync asserts one bit before the first bit of the frame." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="MSB First" name="MF" size="1" start="4">
        <Enum description="LSB is received first." name="DISABLE" start="0" />
        <Enum description="MSB is received first." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Sync Width" name="SYWD" size="5" start="8" />
      <BitField description="Frame Size" name="FRSZ" size="5" start="16" />
      <BitField description="FIFO Packing Mode" name="FPACK" size="2" start="24">
        <Enum description="FIFO packing is disabled" name="DISABLED" start="0" />
        <Enum description="8-bit FIFO packing is enabled" name="EIGHT_BIT_PACKING" start="0x2" />
        <Enum description="16-bit FIFO packing is enabled" name="SIXTEEN_BIT_PACKING" start="0x3" />
      </BitField>
      <BitField description="FIFO Combine Mode" name="FCOMB" size="2" start="26">
        <Enum description="FIFO combine mode disabled." name="DISABLED" start="0" />
        <Enum description="FIFO combine mode enabled on FIFO writes (from receive shift registers)." name="ENA_ON_FIFO_WRITES" start="0x1" />
        <Enum description="FIFO combine mode enabled on FIFO reads (by software)." name="ENA_ON_FIFO_READS" start="0x2" />
        <Enum description="FIFO combine mode enabled on FIFO writes (from receive shift registers) and reads (by software)." name="ENA_ON_FIFO_WRITES_READS" start="0x3" />
      </BitField>
      <BitField description="FIFO Continue on Error" name="FCONT" size="1" start="28">
        <Enum description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." name="DISABLE" start="0" />
        <Enum description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Receive Configuration 5" name="RCR5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x9C">
      <BitField description="First Bit Shifted" name="FBT" size="5" start="8" />
      <BitField description="Word 0 Width" name="W0W" size="5" start="16" />
      <BitField description="Word N Width" name="WNW" size="5" start="24" />
    </Register>
    <Register access="ReadOnly" description="Receive Data" name="RDR[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xA0">
      <BitField description="Receive Data Register" name="RDR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Receive Data" name="RDR[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xA4">
      <BitField description="Receive Data Register" name="RDR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Receive Data" name="RDR[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xA8">
      <BitField description="Receive Data Register" name="RDR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Receive Data" name="RDR[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xAC">
      <BitField description="Receive Data Register" name="RDR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Receive FIFO" name="RFR[0]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC0">
      <BitField description="Read FIFO Pointer" name="RFP" size="6" start="0" />
      <BitField description="Receive Channel Pointer" name="RCP" size="1" start="15">
        <Enum description="No effect." name="DISABLE" start="0" />
        <Enum description="FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Write FIFO Pointer" name="WFP" size="6" start="16" />
    </Register>
    <Register access="ReadOnly" description="Receive FIFO" name="RFR[1]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC4">
      <BitField description="Read FIFO Pointer" name="RFP" size="6" start="0" />
      <BitField description="Receive Channel Pointer" name="RCP" size="1" start="15">
        <Enum description="No effect." name="DISABLE" start="0" />
        <Enum description="FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Write FIFO Pointer" name="WFP" size="6" start="16" />
    </Register>
    <Register access="ReadOnly" description="Receive FIFO" name="RFR[2]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC8">
      <BitField description="Read FIFO Pointer" name="RFP" size="6" start="0" />
      <BitField description="Receive Channel Pointer" name="RCP" size="1" start="15">
        <Enum description="No effect." name="DISABLE" start="0" />
        <Enum description="FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Write FIFO Pointer" name="WFP" size="6" start="16" />
    </Register>
    <Register access="ReadOnly" description="Receive FIFO" name="RFR[3]" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xCC">
      <BitField description="Read FIFO Pointer" name="RFP" size="6" start="0" />
      <BitField description="Receive Channel Pointer" name="RCP" size="1" start="15">
        <Enum description="No effect." name="DISABLE" start="0" />
        <Enum description="FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Write FIFO Pointer" name="WFP" size="6" start="16" />
    </Register>
    <Register access="Read/Write" description="Receive Mask" name="RMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xE0">
      <BitField description="Receive Word Mask" name="RWM" size="32" start="0">
        <Enum description="Word N is enabled." name="WORD_N_ENABLED" start="0" />
        <Enum description="Word N is masked." name="WORD_N_MASKED" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="SAI" name="SAI2" start="0x40388000">
    <Register access="ReadOnly" description="Version ID" name="VERID" reset_mask="0xFFFFFFFF" reset_value="0x3000000" size="4" start="+0x0">
      <BitField description="Feature Specification Number" name="FEATURE" size="16" start="0">
        <Enum description="Standard feature set." name="STD" start="0" />
      </BitField>
      <BitField description="Minor Version Number" name="MINOR" size="8" start="16" />
      <BitField description="Major Version Number" name="MAJOR" size="8" start="24" />
    </Register>
    <Register access="ReadOnly" description="Parameter" name="PARAM" reset_mask="0xFFFFFFFF" reset_value="0x50501" size="4" start="+0x4">
      <BitField description="Number of Datalines" name="DATALINE" size="4" start="0" />
      <BitField description="FIFO Size" name="FIFO" size="4" start="8" />
      <BitField description="Frame Size" name="FRAME" size="4" start="16" />
    </Register>
    <Register access="Read/Write" description="Transmit Control" name="TCSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="FIFO Request DMA Enable" name="FRDE" size="1" start="0">
        <Enum description="Disables the DMA request." name="DISABLE" start="0" />
        <Enum description="Enables the DMA request." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning DMA Enable" name="FWDE" size="1" start="1">
        <Enum description="Disables the DMA request." name="DISABLE" start="0" />
        <Enum description="Enables the DMA request." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Request Interrupt Enable" name="FRIE" size="1" start="8">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning Interrupt Enable" name="FWIE" size="1" start="9">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Interrupt Enable" name="FEIE" size="1" start="10">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Sync Error Interrupt Enable" name="SEIE" size="1" start="11">
        <Enum description="Disables interrupt." name="DISABLE" start="0" />
        <Enum description="Enables interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Word Start Interrupt Enable" name="WSIE" size="1" start="12">
        <Enum description="Disables interrupt." name="DISABLE" start="0" />
        <Enum description="Enables interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Request Flag" name="FRF" size="1" start="16">
        <Enum description="Transmit FIFO watermark has not been reached." name="NO_FLAG" start="0" />
        <Enum description="Transmit FIFO watermark has been reached." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning Flag" name="FWF" size="1" start="17">
        <Enum description="No enabled transmit FIFO is empty." name="DISABLE" start="0" />
        <Enum description="Enabled transmit FIFO is empty." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Flag" name="FEF" size="1" start="18">
        <Enum description="Transmit underrun not detected." name="NO_FLAG" start="0" />
        <Enum description="Transmit underrun detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Sync Error Flag" name="SEF" size="1" start="19">
        <Enum description="Sync error not detected." name="NO_FLAG" start="0" />
        <Enum description="Frame sync error detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Word Start Flag" name="WSF" size="1" start="20">
        <Enum description="Start of word not detected." name="NO_FLAG" start="0" />
        <Enum description="Start of word detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Software Reset" name="SR" size="1" start="24">
        <Enum description="No effect." name="DISABLE" start="0" />
        <Enum description="Software reset." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Reset" name="FR" size="1" start="25">
        <Enum description="No effect." name="NO_EFFECT" start="0" />
        <Enum description="FIFO reset." name="RESET" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Enable" name="BCE" size="1" start="28">
        <Enum description="Transmit bit clock is disabled." name="DISABLE" start="0" />
        <Enum description="Transmit bit clock is enabled." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Debug Enable" name="DBGE" size="1" start="29">
        <Enum description="Transmitter is disabled in Debug mode, after completing the current frame." name="DISABLE" start="0" />
        <Enum description="Transmitter is enabled in Debug mode." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Stop Enable" name="STOPE" size="1" start="30">
        <Enum description="Transmitter disabled in Stop mode." name="DISABLE" start="0" />
        <Enum description="Transmitter enabled in Stop mode." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Transmitter Enable" name="TE" size="1" start="31">
        <Enum description="Transmitter is disabled." name="DISABLE" start="0" />
        <Enum description="Transmitter is enabled, or transmitter has been disabled and has not yet reached end of frame." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 1" name="TCR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Transmit FIFO Watermark" name="TFW" size="5" start="0" />
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 2" name="TCR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Bit Clock Divide" name="DIV" size="8" start="0" />
      <BitField description="Bit Clock Direction" name="BCD" size="1" start="24">
        <Enum description="Bit clock is generated externally in Slave mode." name="EXT_IN_SLAVE" start="0" />
        <Enum description="Bit clock is generated internally in Master mode." name="INT_IN_MASTER" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Polarity" name="BCP" size="1" start="25">
        <Enum description="Bit clock is active high with drive outputs on rising edge and sample inputs on falling edge." name="ACTIVE_HIGH" start="0" />
        <Enum description="Bit clock is active low with drive outputs on falling edge and sample inputs on rising edge." name="ACTIVE_LOW" start="0x1" />
      </BitField>
      <BitField description="MCLK Select" name="MSEL" size="2" start="26">
        <Enum description="Bus Clock selected." name="BUS_CLOCK" start="0" />
        <Enum description="Master Clock (MCLK) 1 option selected." name="MCLK1" start="0x1" />
        <Enum description="Master Clock (MCLK) 2 option selected." name="MCLK2" start="0x2" />
        <Enum description="Master Clock (MCLK) 3 option selected." name="MCLK3" start="0x3" />
      </BitField>
      <BitField description="Bit Clock Input" name="BCI" size="1" start="28">
        <Enum description="No effect." name="DISABLE" start="0" />
        <Enum description="Internal logic is clocked as if bit clock was externally generated." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Swap" name="BCS" size="1" start="29">
        <Enum description="Use the normal bit clock source." name="DISABLE" start="0" />
        <Enum description="Swap the bit clock source." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Synchronous Mode" name="SYNC" size="1" start="30">
        <Enum description="Asynchronous mode." name="ASYNC" start="0" />
        <Enum description="Synchronous with receiver." name="SYNC_W_RX" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 3" name="TCR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="Word Flag Configuration" name="WDFL" size="5" start="0" />
      <BitField description="Transmit Channel Enable" name="TCE" size="1" start="16" />
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 4" name="TCR4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Frame Sync Direction" name="FSD" size="1" start="0">
        <Enum description="Frame sync is generated externally in Slave mode." name="EXT_IN_SLAVE_MODE" start="0" />
        <Enum description="Frame sync is generated internally in Master mode." name="INT_IN_MASTER_MODE" start="0x1" />
      </BitField>
      <BitField description="Frame Sync Polarity" name="FSP" size="1" start="1">
        <Enum description="Frame sync is active high." name="ACTIVE_HIGH" start="0" />
        <Enum description="Frame sync is active low." name="ACTIVE_LOW" start="0x1" />
      </BitField>
      <BitField description="On Demand Mode" name="ONDEM" size="1" start="2">
        <Enum description="Internal frame sync is generated continuously." name="CONTINUOUS_FRAME_SYNC" start="0" />
        <Enum description="Internal frame sync is generated when the FIFO warning flag is clear." name="ON_DEMAND_FRAME_SYNC" start="0x1" />
      </BitField>
      <BitField description="Frame Sync Early" name="FSE" size="1" start="3">
        <Enum description="Frame sync asserts with the first bit of the frame." name="DISABLE" start="0" />
        <Enum description="Frame sync asserts one bit before the first bit of the frame." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="MSB First" name="MF" size="1" start="4">
        <Enum description="LSB is transmitted first." name="DISABLE" start="0" />
        <Enum description="MSB is transmitted first." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Channel Mode" name="CHMOD" size="1" start="5">
        <Enum description="TDM mode, transmit data pins are tri-stated when slots are masked or channels are disabled." name="TDM_MODE" start="0" />
        <Enum description="Output mode, transmit data pins are never tri-stated and will output zero when slots are masked or channels are disabled." name="OUTPUT_MODE" start="0x1" />
      </BitField>
      <BitField description="Sync Width" name="SYWD" size="5" start="8" />
      <BitField description="Frame size" name="FRSZ" size="5" start="16" />
      <BitField description="FIFO Packing Mode" name="FPACK" size="2" start="24">
        <Enum description="FIFO packing is disabled." name="DISABLED" start="0" />
        <Enum description="8-bit FIFO packing is enabled." name="EIGHT_BIT_FIFO_PACKING" start="0x2" />
        <Enum description="16-bit FIFO packing is enabled." name="SIXTEEN_BIT_FIFO_PACKING" start="0x3" />
      </BitField>
      <BitField description="FIFO Continue on Error" name="FCONT" size="1" start="28">
        <Enum description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." name="DISABLE" start="0" />
        <Enum description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 5" name="TCR5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="First Bit Shifted" name="FBT" size="5" start="8" />
      <BitField description="Word 0 Width" name="W0W" size="5" start="16" />
      <BitField description="Word N Width" name="WNW" size="5" start="24" />
    </Register>
    <Register access="Read/Write" description="Transmit Data" name="TDR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Transmit Data Register" name="TDR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Transmit FIFO" name="TFR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="Read FIFO Pointer" name="RFP" size="6" start="0" />
      <BitField description="Write FIFO Pointer" name="WFP" size="6" start="16" />
    </Register>
    <Register access="Read/Write" description="Transmit Mask" name="TMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x60">
      <BitField description="Transmit Word Mask" name="TWM" size="32" start="0">
        <Enum description="Word N is enabled." name="WORD_N_ENABLED" start="0" />
        <Enum description="Word N is masked. The transmit data pins are tri-stated or drive zero when masked." name="WORD_N_MASKED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Receive Control" name="RCSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x88">
      <BitField description="FIFO Request DMA Enable" name="FRDE" size="1" start="0">
        <Enum description="Disables the DMA request." name="DISABLE" start="0" />
        <Enum description="Enables the DMA request." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning DMA Enable" name="FWDE" size="1" start="1">
        <Enum description="Disables the DMA request." name="DISABLE" start="0" />
        <Enum description="Enables the DMA request." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Request Interrupt Enable" name="FRIE" size="1" start="8">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning Interrupt Enable" name="FWIE" size="1" start="9">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Interrupt Enable" name="FEIE" size="1" start="10">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Sync Error Interrupt Enable" name="SEIE" size="1" start="11">
        <Enum description="Disables interrupt." name="DISABLE" start="0" />
        <Enum description="Enables interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Word Start Interrupt Enable" name="WSIE" size="1" start="12">
        <Enum description="Disables interrupt." name="DISABLE" start="0" />
        <Enum description="Enables interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Request Flag" name="FRF" size="1" start="16">
        <Enum description="Receive FIFO watermark not reached." name="BELOW_WATERMARK" start="0" />
        <Enum description="Receive FIFO watermark has been reached." name="WATERMARK_REACHED" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning Flag" name="FWF" size="1" start="17">
        <Enum description="No enabled receive FIFO is full." name="NOT_FULL" start="0" />
        <Enum description="Enabled receive FIFO is full." name="FULL" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Flag" name="FEF" size="1" start="18">
        <Enum description="Receive overflow not detected." name="NO_FLAG" start="0" />
        <Enum description="Receive overflow detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Sync Error Flag" name="SEF" size="1" start="19">
        <Enum description="Sync error not detected." name="NO_FLAG" start="0" />
        <Enum description="Frame sync error detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Word Start Flag" name="WSF" size="1" start="20">
        <Enum description="Start of word not detected." name="NO_FLAG" start="0" />
        <Enum description="Start of word detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Software Reset" name="SR" size="1" start="24">
        <Enum description="No effect." name="NO_EFFECT" start="0" />
        <Enum description="Software reset." name="SW_RESET" start="0x1" />
      </BitField>
      <BitField description="FIFO Reset" name="FR" size="1" start="25">
        <Enum description="No effect." name="NO_EFFECT" start="0" />
        <Enum description="FIFO reset." name="FIFO_RESET" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Enable" name="BCE" size="1" start="28">
        <Enum description="Receive bit clock is disabled." name="DISABLE" start="0" />
        <Enum description="Receive bit clock is enabled." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Debug Enable" name="DBGE" size="1" start="29">
        <Enum description="Receiver is disabled in Debug mode, after completing the current frame." name="DISABLE" start="0" />
        <Enum description="Receiver is enabled in Debug mode." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Stop Enable" name="STOPE" size="1" start="30">
        <Enum description="Receiver disabled in Stop mode." name="DISABLE" start="0" />
        <Enum description="Receiver enabled in Stop mode." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Receiver Enable" name="RE" size="1" start="31">
        <Enum description="Receiver is disabled." name="DISABLE" start="0" />
        <Enum description="Receiver is enabled, or receiver has been disabled and has not yet reached end of frame." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Receive Configuration 1" name="RCR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8C">
      <BitField description="Receive FIFO Watermark" name="RFW" size="5" start="0" />
    </Register>
    <Register access="Read/Write" description="Receive Configuration 2" name="RCR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x90">
      <BitField description="Bit Clock Divide" name="DIV" size="8" start="0" />
      <BitField description="Bit Clock Direction" name="BCD" size="1" start="24">
        <Enum description="Bit clock is generated externally in Slave mode." name="EXT_SLAVE_MODE" start="0" />
        <Enum description="Bit clock is generated internally in Master mode." name="INT_MASTER_MODE" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Polarity" name="BCP" size="1" start="25">
        <Enum description="Bit Clock is active high with drive outputs on rising edge and sample inputs on falling edge." name="ACTIVE_HIGH" start="0" />
        <Enum description="Bit Clock is active low with drive outputs on falling edge and sample inputs on rising edge." name="ACTIVE_LOW" start="0x1" />
      </BitField>
      <BitField description="MCLK Select" name="MSEL" size="2" start="26">
        <Enum description="Bus Clock selected." name="BUS_CLOCK" start="0" />
        <Enum description="Master Clock (MCLK) 1 option selected." name="MCLK1" start="0x1" />
        <Enum description="Master Clock (MCLK) 2 option selected." name="MCLK2" start="0x2" />
        <Enum description="Master Clock (MCLK) 3 option selected." name="MCLK3" start="0x3" />
      </BitField>
      <BitField description="Bit Clock Input" name="BCI" size="1" start="28">
        <Enum description="No effect." name="NO_EFFECT" start="0" />
        <Enum description="Internal logic is clocked as if bit clock was externally generated." name="CLOCKED_AS_IF_EXT_GENERATED" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Swap" name="BCS" size="1" start="29">
        <Enum description="Use the normal bit clock source." name="NORMAL" start="0" />
        <Enum description="Swap the bit clock source." name="SWAP_BIT_CLK_SOURCE" start="0x1" />
      </BitField>
      <BitField description="Synchronous Mode" name="SYNC" size="1" start="30">
        <Enum description="Asynchronous mode." name="Async" start="0" />
        <Enum description="Synchronous with transmitter." name="SYNC_W_TX" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Receive Configuration 3" name="RCR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x94">
      <BitField description="Word Flag Configuration" name="WDFL" size="5" start="0" />
      <BitField description="Receive Channel Enable" name="RCE" size="1" start="16" />
    </Register>
    <Register access="Read/Write" description="Receive Configuration 4" name="RCR4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x98">
      <BitField description="Frame Sync Direction" name="FSD" size="1" start="0">
        <Enum description="Frame Sync is generated externally in Slave mode." name="EXT_SLAVE_MODE" start="0" />
        <Enum description="Frame Sync is generated internally in Master mode." name="INT_MASTER_MODE" start="0x1" />
      </BitField>
      <BitField description="Frame Sync Polarity" name="FSP" size="1" start="1">
        <Enum description="Frame sync is active high." name="ACTIVE_HIGH" start="0" />
        <Enum description="Frame sync is active low." name="ACTIVE_LOW" start="0x1" />
      </BitField>
      <BitField description="On Demand Mode" name="ONDEM" size="1" start="2">
        <Enum description="Internal frame sync is generated continuously." name="DISABLE" start="0" />
        <Enum description="Internal frame sync is generated when the FIFO warning flag is clear." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Frame Sync Early" name="FSE" size="1" start="3">
        <Enum description="Frame sync asserts with the first bit of the frame." name="DISABLE" start="0" />
        <Enum description="Frame sync asserts one bit before the first bit of the frame." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="MSB First" name="MF" size="1" start="4">
        <Enum description="LSB is received first." name="DISABLE" start="0" />
        <Enum description="MSB is received first." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Sync Width" name="SYWD" size="5" start="8" />
      <BitField description="Frame Size" name="FRSZ" size="5" start="16" />
      <BitField description="FIFO Packing Mode" name="FPACK" size="2" start="24">
        <Enum description="FIFO packing is disabled" name="DISABLED" start="0" />
        <Enum description="8-bit FIFO packing is enabled" name="EIGHT_BIT_PACKING" start="0x2" />
        <Enum description="16-bit FIFO packing is enabled" name="SIXTEEN_BIT_PACKING" start="0x3" />
      </BitField>
      <BitField description="FIFO Continue on Error" name="FCONT" size="1" start="28">
        <Enum description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." name="DISABLE" start="0" />
        <Enum description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Receive Configuration 5" name="RCR5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x9C">
      <BitField description="First Bit Shifted" name="FBT" size="5" start="8" />
      <BitField description="Word 0 Width" name="W0W" size="5" start="16" />
      <BitField description="Word N Width" name="WNW" size="5" start="24" />
    </Register>
    <Register access="ReadOnly" description="Receive Data" name="RDR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xA0">
      <BitField description="Receive Data Register" name="RDR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Receive FIFO" name="RFR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC0">
      <BitField description="Read FIFO Pointer" name="RFP" size="6" start="0" />
      <BitField description="Write FIFO Pointer" name="WFP" size="6" start="16" />
    </Register>
    <Register access="Read/Write" description="Receive Mask" name="RMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xE0">
      <BitField description="Receive Word Mask" name="RWM" size="32" start="0">
        <Enum description="Word N is enabled." name="WORD_N_ENABLED" start="0" />
        <Enum description="Word N is masked." name="WORD_N_MASKED" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="SAI" name="SAI3" start="0x4038C000">
    <Register access="ReadOnly" description="Version ID" name="VERID" reset_mask="0xFFFFFFFF" reset_value="0x3000000" size="4" start="+0x0">
      <BitField description="Feature Specification Number" name="FEATURE" size="16" start="0">
        <Enum description="Standard feature set." name="STD" start="0" />
      </BitField>
      <BitField description="Minor Version Number" name="MINOR" size="8" start="16" />
      <BitField description="Major Version Number" name="MAJOR" size="8" start="24" />
    </Register>
    <Register access="ReadOnly" description="Parameter" name="PARAM" reset_mask="0xFFFFFFFF" reset_value="0x50501" size="4" start="+0x4">
      <BitField description="Number of Datalines" name="DATALINE" size="4" start="0" />
      <BitField description="FIFO Size" name="FIFO" size="4" start="8" />
      <BitField description="Frame Size" name="FRAME" size="4" start="16" />
    </Register>
    <Register access="Read/Write" description="Transmit Control" name="TCSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="FIFO Request DMA Enable" name="FRDE" size="1" start="0">
        <Enum description="Disables the DMA request." name="DISABLE" start="0" />
        <Enum description="Enables the DMA request." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning DMA Enable" name="FWDE" size="1" start="1">
        <Enum description="Disables the DMA request." name="DISABLE" start="0" />
        <Enum description="Enables the DMA request." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Request Interrupt Enable" name="FRIE" size="1" start="8">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning Interrupt Enable" name="FWIE" size="1" start="9">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Interrupt Enable" name="FEIE" size="1" start="10">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Sync Error Interrupt Enable" name="SEIE" size="1" start="11">
        <Enum description="Disables interrupt." name="DISABLE" start="0" />
        <Enum description="Enables interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Word Start Interrupt Enable" name="WSIE" size="1" start="12">
        <Enum description="Disables interrupt." name="DISABLE" start="0" />
        <Enum description="Enables interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Request Flag" name="FRF" size="1" start="16">
        <Enum description="Transmit FIFO watermark has not been reached." name="NO_FLAG" start="0" />
        <Enum description="Transmit FIFO watermark has been reached." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning Flag" name="FWF" size="1" start="17">
        <Enum description="No enabled transmit FIFO is empty." name="DISABLE" start="0" />
        <Enum description="Enabled transmit FIFO is empty." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Flag" name="FEF" size="1" start="18">
        <Enum description="Transmit underrun not detected." name="NO_FLAG" start="0" />
        <Enum description="Transmit underrun detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Sync Error Flag" name="SEF" size="1" start="19">
        <Enum description="Sync error not detected." name="NO_FLAG" start="0" />
        <Enum description="Frame sync error detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Word Start Flag" name="WSF" size="1" start="20">
        <Enum description="Start of word not detected." name="NO_FLAG" start="0" />
        <Enum description="Start of word detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Software Reset" name="SR" size="1" start="24">
        <Enum description="No effect." name="DISABLE" start="0" />
        <Enum description="Software reset." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Reset" name="FR" size="1" start="25">
        <Enum description="No effect." name="NO_EFFECT" start="0" />
        <Enum description="FIFO reset." name="RESET" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Enable" name="BCE" size="1" start="28">
        <Enum description="Transmit bit clock is disabled." name="DISABLE" start="0" />
        <Enum description="Transmit bit clock is enabled." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Debug Enable" name="DBGE" size="1" start="29">
        <Enum description="Transmitter is disabled in Debug mode, after completing the current frame." name="DISABLE" start="0" />
        <Enum description="Transmitter is enabled in Debug mode." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Stop Enable" name="STOPE" size="1" start="30">
        <Enum description="Transmitter disabled in Stop mode." name="DISABLE" start="0" />
        <Enum description="Transmitter enabled in Stop mode." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Transmitter Enable" name="TE" size="1" start="31">
        <Enum description="Transmitter is disabled." name="DISABLE" start="0" />
        <Enum description="Transmitter is enabled, or transmitter has been disabled and has not yet reached end of frame." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 1" name="TCR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Transmit FIFO Watermark" name="TFW" size="5" start="0" />
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 2" name="TCR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Bit Clock Divide" name="DIV" size="8" start="0" />
      <BitField description="Bit Clock Direction" name="BCD" size="1" start="24">
        <Enum description="Bit clock is generated externally in Slave mode." name="EXT_IN_SLAVE" start="0" />
        <Enum description="Bit clock is generated internally in Master mode." name="INT_IN_MASTER" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Polarity" name="BCP" size="1" start="25">
        <Enum description="Bit clock is active high with drive outputs on rising edge and sample inputs on falling edge." name="ACTIVE_HIGH" start="0" />
        <Enum description="Bit clock is active low with drive outputs on falling edge and sample inputs on rising edge." name="ACTIVE_LOW" start="0x1" />
      </BitField>
      <BitField description="MCLK Select" name="MSEL" size="2" start="26">
        <Enum description="Bus Clock selected." name="BUS_CLOCK" start="0" />
        <Enum description="Master Clock (MCLK) 1 option selected." name="MCLK1" start="0x1" />
        <Enum description="Master Clock (MCLK) 2 option selected." name="MCLK2" start="0x2" />
        <Enum description="Master Clock (MCLK) 3 option selected." name="MCLK3" start="0x3" />
      </BitField>
      <BitField description="Bit Clock Input" name="BCI" size="1" start="28">
        <Enum description="No effect." name="DISABLE" start="0" />
        <Enum description="Internal logic is clocked as if bit clock was externally generated." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Swap" name="BCS" size="1" start="29">
        <Enum description="Use the normal bit clock source." name="DISABLE" start="0" />
        <Enum description="Swap the bit clock source." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Synchronous Mode" name="SYNC" size="1" start="30">
        <Enum description="Asynchronous mode." name="ASYNC" start="0" />
        <Enum description="Synchronous with receiver." name="SYNC_W_RX" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 3" name="TCR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="Word Flag Configuration" name="WDFL" size="5" start="0" />
      <BitField description="Transmit Channel Enable" name="TCE" size="1" start="16" />
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 4" name="TCR4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Frame Sync Direction" name="FSD" size="1" start="0">
        <Enum description="Frame sync is generated externally in Slave mode." name="EXT_IN_SLAVE_MODE" start="0" />
        <Enum description="Frame sync is generated internally in Master mode." name="INT_IN_MASTER_MODE" start="0x1" />
      </BitField>
      <BitField description="Frame Sync Polarity" name="FSP" size="1" start="1">
        <Enum description="Frame sync is active high." name="ACTIVE_HIGH" start="0" />
        <Enum description="Frame sync is active low." name="ACTIVE_LOW" start="0x1" />
      </BitField>
      <BitField description="On Demand Mode" name="ONDEM" size="1" start="2">
        <Enum description="Internal frame sync is generated continuously." name="CONTINUOUS_FRAME_SYNC" start="0" />
        <Enum description="Internal frame sync is generated when the FIFO warning flag is clear." name="ON_DEMAND_FRAME_SYNC" start="0x1" />
      </BitField>
      <BitField description="Frame Sync Early" name="FSE" size="1" start="3">
        <Enum description="Frame sync asserts with the first bit of the frame." name="DISABLE" start="0" />
        <Enum description="Frame sync asserts one bit before the first bit of the frame." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="MSB First" name="MF" size="1" start="4">
        <Enum description="LSB is transmitted first." name="DISABLE" start="0" />
        <Enum description="MSB is transmitted first." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Channel Mode" name="CHMOD" size="1" start="5">
        <Enum description="TDM mode, transmit data pins are tri-stated when slots are masked or channels are disabled." name="TDM_MODE" start="0" />
        <Enum description="Output mode, transmit data pins are never tri-stated and will output zero when slots are masked or channels are disabled." name="OUTPUT_MODE" start="0x1" />
      </BitField>
      <BitField description="Sync Width" name="SYWD" size="5" start="8" />
      <BitField description="Frame size" name="FRSZ" size="5" start="16" />
      <BitField description="FIFO Packing Mode" name="FPACK" size="2" start="24">
        <Enum description="FIFO packing is disabled." name="DISABLED" start="0" />
        <Enum description="8-bit FIFO packing is enabled." name="EIGHT_BIT_FIFO_PACKING" start="0x2" />
        <Enum description="16-bit FIFO packing is enabled." name="SIXTEEN_BIT_FIFO_PACKING" start="0x3" />
      </BitField>
      <BitField description="FIFO Continue on Error" name="FCONT" size="1" start="28">
        <Enum description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." name="DISABLE" start="0" />
        <Enum description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Transmit Configuration 5" name="TCR5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="First Bit Shifted" name="FBT" size="5" start="8" />
      <BitField description="Word 0 Width" name="W0W" size="5" start="16" />
      <BitField description="Word N Width" name="WNW" size="5" start="24" />
    </Register>
    <Register access="Read/Write" description="Transmit Data" name="TDR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Transmit Data Register" name="TDR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Transmit FIFO" name="TFR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="Read FIFO Pointer" name="RFP" size="6" start="0" />
      <BitField description="Write FIFO Pointer" name="WFP" size="6" start="16" />
    </Register>
    <Register access="Read/Write" description="Transmit Mask" name="TMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x60">
      <BitField description="Transmit Word Mask" name="TWM" size="32" start="0">
        <Enum description="Word N is enabled." name="WORD_N_ENABLED" start="0" />
        <Enum description="Word N is masked. The transmit data pins are tri-stated or drive zero when masked." name="WORD_N_MASKED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Receive Control" name="RCSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x88">
      <BitField description="FIFO Request DMA Enable" name="FRDE" size="1" start="0">
        <Enum description="Disables the DMA request." name="DISABLE" start="0" />
        <Enum description="Enables the DMA request." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning DMA Enable" name="FWDE" size="1" start="1">
        <Enum description="Disables the DMA request." name="DISABLE" start="0" />
        <Enum description="Enables the DMA request." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Request Interrupt Enable" name="FRIE" size="1" start="8">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning Interrupt Enable" name="FWIE" size="1" start="9">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Interrupt Enable" name="FEIE" size="1" start="10">
        <Enum description="Disables the interrupt." name="DISABLE" start="0" />
        <Enum description="Enables the interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Sync Error Interrupt Enable" name="SEIE" size="1" start="11">
        <Enum description="Disables interrupt." name="DISABLE" start="0" />
        <Enum description="Enables interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Word Start Interrupt Enable" name="WSIE" size="1" start="12">
        <Enum description="Disables interrupt." name="DISABLE" start="0" />
        <Enum description="Enables interrupt." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FIFO Request Flag" name="FRF" size="1" start="16">
        <Enum description="Receive FIFO watermark not reached." name="BELOW_WATERMARK" start="0" />
        <Enum description="Receive FIFO watermark has been reached." name="WATERMARK_REACHED" start="0x1" />
      </BitField>
      <BitField description="FIFO Warning Flag" name="FWF" size="1" start="17">
        <Enum description="No enabled receive FIFO is full." name="NOT_FULL" start="0" />
        <Enum description="Enabled receive FIFO is full." name="FULL" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Flag" name="FEF" size="1" start="18">
        <Enum description="Receive overflow not detected." name="NO_FLAG" start="0" />
        <Enum description="Receive overflow detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Sync Error Flag" name="SEF" size="1" start="19">
        <Enum description="Sync error not detected." name="NO_FLAG" start="0" />
        <Enum description="Frame sync error detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Word Start Flag" name="WSF" size="1" start="20">
        <Enum description="Start of word not detected." name="NO_FLAG" start="0" />
        <Enum description="Start of word detected." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Software Reset" name="SR" size="1" start="24">
        <Enum description="No effect." name="NO_EFFECT" start="0" />
        <Enum description="Software reset." name="SW_RESET" start="0x1" />
      </BitField>
      <BitField description="FIFO Reset" name="FR" size="1" start="25">
        <Enum description="No effect." name="NO_EFFECT" start="0" />
        <Enum description="FIFO reset." name="FIFO_RESET" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Enable" name="BCE" size="1" start="28">
        <Enum description="Receive bit clock is disabled." name="DISABLE" start="0" />
        <Enum description="Receive bit clock is enabled." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Debug Enable" name="DBGE" size="1" start="29">
        <Enum description="Receiver is disabled in Debug mode, after completing the current frame." name="DISABLE" start="0" />
        <Enum description="Receiver is enabled in Debug mode." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Stop Enable" name="STOPE" size="1" start="30">
        <Enum description="Receiver disabled in Stop mode." name="DISABLE" start="0" />
        <Enum description="Receiver enabled in Stop mode." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Receiver Enable" name="RE" size="1" start="31">
        <Enum description="Receiver is disabled." name="DISABLE" start="0" />
        <Enum description="Receiver is enabled, or receiver has been disabled and has not yet reached end of frame." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Receive Configuration 1" name="RCR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8C">
      <BitField description="Receive FIFO Watermark" name="RFW" size="5" start="0" />
    </Register>
    <Register access="Read/Write" description="Receive Configuration 2" name="RCR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x90">
      <BitField description="Bit Clock Divide" name="DIV" size="8" start="0" />
      <BitField description="Bit Clock Direction" name="BCD" size="1" start="24">
        <Enum description="Bit clock is generated externally in Slave mode." name="EXT_SLAVE_MODE" start="0" />
        <Enum description="Bit clock is generated internally in Master mode." name="INT_MASTER_MODE" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Polarity" name="BCP" size="1" start="25">
        <Enum description="Bit Clock is active high with drive outputs on rising edge and sample inputs on falling edge." name="ACTIVE_HIGH" start="0" />
        <Enum description="Bit Clock is active low with drive outputs on falling edge and sample inputs on rising edge." name="ACTIVE_LOW" start="0x1" />
      </BitField>
      <BitField description="MCLK Select" name="MSEL" size="2" start="26">
        <Enum description="Bus Clock selected." name="BUS_CLOCK" start="0" />
        <Enum description="Master Clock (MCLK) 1 option selected." name="MCLK1" start="0x1" />
        <Enum description="Master Clock (MCLK) 2 option selected." name="MCLK2" start="0x2" />
        <Enum description="Master Clock (MCLK) 3 option selected." name="MCLK3" start="0x3" />
      </BitField>
      <BitField description="Bit Clock Input" name="BCI" size="1" start="28">
        <Enum description="No effect." name="NO_EFFECT" start="0" />
        <Enum description="Internal logic is clocked as if bit clock was externally generated." name="CLOCKED_AS_IF_EXT_GENERATED" start="0x1" />
      </BitField>
      <BitField description="Bit Clock Swap" name="BCS" size="1" start="29">
        <Enum description="Use the normal bit clock source." name="NORMAL" start="0" />
        <Enum description="Swap the bit clock source." name="SWAP_BIT_CLK_SOURCE" start="0x1" />
      </BitField>
      <BitField description="Synchronous Mode" name="SYNC" size="1" start="30">
        <Enum description="Asynchronous mode." name="Async" start="0" />
        <Enum description="Synchronous with transmitter." name="SYNC_W_TX" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Receive Configuration 3" name="RCR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x94">
      <BitField description="Word Flag Configuration" name="WDFL" size="5" start="0" />
      <BitField description="Receive Channel Enable" name="RCE" size="1" start="16" />
    </Register>
    <Register access="Read/Write" description="Receive Configuration 4" name="RCR4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x98">
      <BitField description="Frame Sync Direction" name="FSD" size="1" start="0">
        <Enum description="Frame Sync is generated externally in Slave mode." name="EXT_SLAVE_MODE" start="0" />
        <Enum description="Frame Sync is generated internally in Master mode." name="INT_MASTER_MODE" start="0x1" />
      </BitField>
      <BitField description="Frame Sync Polarity" name="FSP" size="1" start="1">
        <Enum description="Frame sync is active high." name="ACTIVE_HIGH" start="0" />
        <Enum description="Frame sync is active low." name="ACTIVE_LOW" start="0x1" />
      </BitField>
      <BitField description="On Demand Mode" name="ONDEM" size="1" start="2">
        <Enum description="Internal frame sync is generated continuously." name="DISABLE" start="0" />
        <Enum description="Internal frame sync is generated when the FIFO warning flag is clear." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Frame Sync Early" name="FSE" size="1" start="3">
        <Enum description="Frame sync asserts with the first bit of the frame." name="DISABLE" start="0" />
        <Enum description="Frame sync asserts one bit before the first bit of the frame." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="MSB First" name="MF" size="1" start="4">
        <Enum description="LSB is received first." name="DISABLE" start="0" />
        <Enum description="MSB is received first." name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Sync Width" name="SYWD" size="5" start="8" />
      <BitField description="Frame Size" name="FRSZ" size="5" start="16" />
      <BitField description="FIFO Packing Mode" name="FPACK" size="2" start="24">
        <Enum description="FIFO packing is disabled" name="DISABLED" start="0" />
        <Enum description="8-bit FIFO packing is enabled" name="EIGHT_BIT_PACKING" start="0x2" />
        <Enum description="16-bit FIFO packing is enabled" name="SIXTEEN_BIT_PACKING" start="0x3" />
      </BitField>
      <BitField description="FIFO Continue on Error" name="FCONT" size="1" start="28">
        <Enum description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." name="DISABLE" start="0" />
        <Enum description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." name="ENABLE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Receive Configuration 5" name="RCR5" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x9C">
      <BitField description="First Bit Shifted" name="FBT" size="5" start="8" />
      <BitField description="Word 0 Width" name="W0W" size="5" start="16" />
      <BitField description="Word N Width" name="WNW" size="5" start="24" />
    </Register>
    <Register access="ReadOnly" description="Receive Data" name="RDR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xA0">
      <BitField description="Receive Data Register" name="RDR" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Receive FIFO" name="RFR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC0">
      <BitField description="Read FIFO Pointer" name="RFP" size="6" start="0" />
      <BitField description="Write FIFO Pointer" name="WFP" size="6" start="16" />
    </Register>
    <Register access="Read/Write" description="Receive Mask" name="RMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xE0">
      <BitField description="Receive Word Mask" name="RWM" size="32" start="0">
        <Enum description="Word N is enabled." name="WORD_N_ENABLED" start="0" />
        <Enum description="Word N is masked." name="WORD_N_MASKED" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="LPSPI" name="LPSPI1" start="0x40394000">
    <Register access="ReadOnly" description="Version ID" name="VERID" reset_mask="0xFFFFFFFF" reset_value="0x1020004" size="4" start="+0x0">
      <BitField description="Module Identification Number" name="FEATURE" size="16" start="0">
        <Enum description="Standard feature set supporting a 32-bit shift register." name="STANDARD" start="0x4" />
      </BitField>
      <BitField description="Minor Version Number" name="MINOR" size="8" start="16" />
      <BitField description="Major Version Number" name="MAJOR" size="8" start="24" />
    </Register>
    <Register access="ReadOnly" description="Parameter" name="PARAM" reset_mask="0xFFFFFFFF" reset_value="0x40404" size="4" start="+0x4">
      <BitField description="Transmit FIFO Size" name="TXFIFO" size="8" start="0" />
      <BitField description="Receive FIFO Size" name="RXFIFO" size="8" start="8" />
      <BitField description="PCS Number" name="PCSNUM" size="8" start="16" />
    </Register>
    <Register access="Read/Write" description="Control" name="CR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Module Enable" name="MEN" size="1" start="0">
        <Enum description="Module is disabled" name="DISABLED" start="0" />
        <Enum description="Module is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Software Reset" name="RST" size="1" start="1">
        <Enum description="Module is not reset" name="NOT_RESET" start="0" />
        <Enum description="Module is reset" name="RESET" start="0x1" />
      </BitField>
      <BitField description="Doze Mode Enable" name="DOZEN" size="1" start="2">
        <Enum description="LPSPI module is enabled in Doze mode" name="ENABLED" start="0" />
        <Enum description="LPSPI module is disabled in Doze mode" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Debug Enable" name="DBGEN" size="1" start="3">
        <Enum description="LPSPI module is disabled in debug mode" name="DISABLED" start="0" />
        <Enum description="LPSPI module is enabled in debug mode" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Reset Transmit FIFO" name="RTF" size="1" start="8">
        <Enum description="No effect" name="NO_EFFECT" start="0" />
        <Enum description="Reset the Transmit FIFO. The register bit always reads zero." name="TXFIFO_RST" start="0x1" />
      </BitField>
      <BitField description="Reset Receive FIFO" name="RRF" size="1" start="9">
        <Enum description="No effect" name="NO_EFFECT" start="0" />
        <Enum description="Reset the Receive FIFO. The register bit always reads zero." name="RXFIFO_RST" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Status" name="SR" reset_mask="0xFFFFFFFF" reset_value="0x1" size="4" start="+0x14">
      <BitField description="Transmit Data Flag" name="TDF" size="1" start="0">
        <Enum description="Transmit data not requested" name="TXDATA_NOT_REQST" start="0" />
        <Enum description="Transmit data is requested" name="TXDATA_REQST" start="0x1" />
      </BitField>
      <BitField description="Receive Data Flag" name="RDF" size="1" start="1">
        <Enum description="Receive Data is not ready" name="NOTREADY" start="0" />
        <Enum description="Receive data is ready" name="READY" start="0x1" />
      </BitField>
      <BitField description="Word Complete Flag" name="WCF" size="1" start="8">
        <Enum description="Transfer of a received word has not yet completed" name="NOT_COMPLETED" start="0" />
        <Enum description="Transfer of a received word has completed" name="COMPLETED" start="0x1" />
      </BitField>
      <BitField description="Frame Complete Flag" name="FCF" size="1" start="9">
        <Enum description="Frame transfer has not completed" name="NOT_COMPLETED" start="0" />
        <Enum description="Frame transfer has completed" name="COMPLETED" start="0x1" />
      </BitField>
      <BitField description="Transfer Complete Flag" name="TCF" size="1" start="10">
        <Enum description="All transfers have not completed" name="NOT_COMPLETED" start="0" />
        <Enum description="All transfers have completed" name="COMPLETED" start="0x1" />
      </BitField>
      <BitField description="Transmit Error Flag" name="TEF" size="1" start="11">
        <Enum description="Transmit FIFO underrun has not occurred" name="NO_UNDERRUN" start="0" />
        <Enum description="Transmit FIFO underrun has occurred" name="UNDERRUN" start="0x1" />
      </BitField>
      <BitField description="Receive Error Flag" name="REF" size="1" start="12">
        <Enum description="Receive FIFO has not overflowed" name="NOT_OVERFLOWED" start="0" />
        <Enum description="Receive FIFO has overflowed" name="OVERFLOWED" start="0x1" />
      </BitField>
      <BitField description="Data Match Flag" name="DMF" size="1" start="13">
        <Enum description="Have not received matching data" name="NO_MATCH" start="0" />
        <Enum description="Have received matching data" name="MATCH" start="0x1" />
      </BitField>
      <BitField description="Module Busy Flag" name="MBF" size="1" start="24">
        <Enum description="LPSPI is idle" name="IDLE" start="0" />
        <Enum description="LPSPI is busy" name="BUSY" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Interrupt Enable" name="IER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Transmit Data Interrupt Enable" name="TDIE" size="1" start="0">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data Interrupt Enable" name="RDIE" size="1" start="1">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Word Complete Interrupt Enable" name="WCIE" size="1" start="8">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Frame Complete Interrupt Enable" name="FCIE" size="1" start="9">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transfer Complete Interrupt Enable" name="TCIE" size="1" start="10">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit Error Interrupt Enable" name="TEIE" size="1" start="11">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Error Interrupt Enable" name="REIE" size="1" start="12">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Data Match Interrupt Enable" name="DMIE" size="1" start="13">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="DMA Enable" name="DER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="Transmit Data DMA Enable" name="TDDE" size="1" start="0">
        <Enum description="DMA request is disabled" name="DISABLED" start="0" />
        <Enum description="DMA request is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data DMA Enable" name="RDDE" size="1" start="1">
        <Enum description="DMA request is disabled" name="DISABLED" start="0" />
        <Enum description="DMA request is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Configuration 0" name="CFGR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Host Request Enable" name="HREN" size="1" start="0">
        <Enum description="Host request is disabled" name="DISABLED" start="0" />
        <Enum description="Host request is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Host Request Polarity" name="HRPOL" size="1" start="1">
        <Enum description="HREQ pin is active high provided PCSPOL[1] is clear" name="DISABLED" start="0" />
        <Enum description="HREQ pin is active low provided PCSPOL[1] is clear" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Host Request Select" name="HRSEL" size="1" start="2">
        <Enum description="Host request input is the HREQ pin" name="HREQPIN" start="0" />
        <Enum description="Host request input is the input trigger" name="INPUT_TRIGGER" start="0x1" />
      </BitField>
      <BitField description="Circular FIFO Enable" name="CIRFIFO" size="1" start="8">
        <Enum description="Circular FIFO is disabled" name="DISABLED" start="0" />
        <Enum description="Circular FIFO is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data Match Only" name="RDMO" size="1" start="9">
        <Enum description="Received data is stored in the receive FIFO as in normal operations" name="STORED" start="0" />
        <Enum description="Received data is discarded unless the SR[DMF] = 1" name="DISCARDED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Configuration 1" name="CFGR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Master Mode" name="MASTER" size="1" start="0">
        <Enum description="Slave mode" name="SLAVE_MODE" start="0" />
        <Enum description="Master mode" name="MASTER_MODE" start="0x1" />
      </BitField>
      <BitField description="Sample Point" name="SAMPLE" size="1" start="1">
        <Enum description="Input data is sampled on SCK edge" name="ON_SCK_EDGE" start="0" />
        <Enum description="Input data is sampled on delayed SCK edge" name="ON_DELAYED_SCK_EDGE" start="0x1" />
      </BitField>
      <BitField description="Automatic PCS" name="AUTOPCS" size="1" start="2">
        <Enum description="Automatic PCS generation is disabled" name="DISABLED" start="0" />
        <Enum description="Automatic PCS generation is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="No Stall" name="NOSTALL" size="1" start="3">
        <Enum description="Transfers stall when the transmit FIFO is empty" name="DISABLED" start="0" />
        <Enum description="Transfers do not stall, allowing transmit FIFO underruns to occur" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Peripheral Chip Select Polarity" name="PCSPOL" size="4" start="8" />
      <BitField description="Match Configuration" name="MATCFG" size="3" start="16">
        <Enum description="Match is disabled" name="DISABLED" start="0" />
        <Enum description="Match is enabled is 1st data word is MATCH0 or MATCH1" name="ENABLED_FIRSTDATAMATCH" start="0x2" />
        <Enum description="Match is enabled on any data word equal MATCH0 or MATCH1" name="ENABLED_ANYDATAMATCH" start="0x3" />
        <Enum description="Match is enabled on data match sequence" name="ENABLED_DATAMATCH_100" start="0x4" />
        <Enum description="Match is enabled on data match sequence" name="ENABLED_DATAMATCH_101" start="0x5" />
        <Enum description="Match is enabled" name="ENABLED_DATAMATCH_110" start="0x6" />
        <Enum description="Match is enabled" name="ENABLED_DATAMATCH_111" start="0x7" />
      </BitField>
      <BitField description="Pin Configuration" name="PINCFG" size="2" start="24">
        <Enum description="SIN is used for input data and SOUT is used for output data" name="SIN_IN_SOUT_OUT" start="0" />
        <Enum description="SIN is used for both input and output data, only half-duplex serial transfers are supported" name="SIN_BOTH_IN_OUT" start="0x1" />
        <Enum description="SOUT is used for both input and output data, only half-duplex serial transfers are supported" name="SOUT_BOTH_IN_OUT" start="0x2" />
        <Enum description="SOUT is used for input data and SIN is used for output data" name="SOUT_IN_SIN_OUT" start="0x3" />
      </BitField>
      <BitField description="Output Configuration" name="OUTCFG" size="1" start="26">
        <Enum description="Output data retains last value when chip select is negated" name="RETAIN_LASTVALUE" start="0" />
        <Enum description="Output data is tristated when chip select is negated" name="TRISTATED" start="0x1" />
      </BitField>
      <BitField description="Peripheral Chip Select Configuration" name="PCSCFG" size="1" start="27">
        <Enum description="PCS[3:2] are configured for chip select function" name="CHIP_SELECT" start="0" />
        <Enum description="PCS[3:2] are configured for half-duplex 4-bit transfers (PCS[3:2] = DATA[3:2])" name="HALFDUPLEX4BIT" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Data Match 0" name="DMR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x30">
      <BitField description="Match 0 Value" name="MATCH0" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Data Match 1" name="DMR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x34">
      <BitField description="Match 1 Value" name="MATCH1" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Clock Configuration" name="CCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="SCK Divider" name="SCKDIV" size="8" start="0" />
      <BitField description="Delay Between Transfers" name="DBT" size="8" start="8" />
      <BitField description="PCS-to-SCK Delay" name="PCSSCK" size="8" start="16" />
      <BitField description="SCK-to-PCS Delay" name="SCKPCS" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="FIFO Control" name="FCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x58">
      <BitField description="Transmit FIFO Watermark" name="TXWATER" size="4" start="0" />
      <BitField description="Receive FIFO Watermark" name="RXWATER" size="4" start="16" />
    </Register>
    <Register access="ReadOnly" description="FIFO Status" name="FSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5C">
      <BitField description="Transmit FIFO Count" name="TXCOUNT" size="5" start="0" />
      <BitField description="Receive FIFO Count" name="RXCOUNT" size="5" start="16" />
    </Register>
    <Register access="Read/Write" description="Transmit Command" name="TCR" reset_mask="0xFFFFFFFF" reset_value="0x1F" size="4" start="+0x60">
      <BitField description="Frame Size" name="FRAMESZ" size="12" start="0" />
      <BitField description="Transfer Width" name="WIDTH" size="2" start="16">
        <Enum description="1 bit transfer" name="ONEBIT" start="0" />
        <Enum description="2 bit transfer" name="TWOBIT" start="0x1" />
        <Enum description="4 bit transfer" name="FOURBIT" start="0x2" />
      </BitField>
      <BitField description="Transmit Data Mask" name="TXMSK" size="1" start="18">
        <Enum description="Normal transfer" name="NORMAL" start="0" />
        <Enum description="Mask transmit data" name="MASK" start="0x1" />
      </BitField>
      <BitField description="Receive Data Mask" name="RXMSK" size="1" start="19">
        <Enum description="Normal transfer" name="NORMAL" start="0" />
        <Enum description="Receive data is masked" name="MASK" start="0x1" />
      </BitField>
      <BitField description="Continuing Command" name="CONTC" size="1" start="20">
        <Enum description="Command word for start of new transfer" name="START" start="0" />
        <Enum description="Command word for continuing transfer" name="CONTINUE" start="0x1" />
      </BitField>
      <BitField description="Continuous Transfer" name="CONT" size="1" start="21">
        <Enum description="Continuous transfer is disabled" name="DISABLED" start="0" />
        <Enum description="Continuous transfer is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Byte Swap" name="BYSW" size="1" start="22">
        <Enum description="Byte swap is disabled" name="DISABLED" start="0" />
        <Enum description="Byte swap is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="LSB First" name="LSBF" size="1" start="23">
        <Enum description="Data is transferred MSB first" name="MSB_FIRST" start="0" />
        <Enum description="Data is transferred LSB first" name="LSB_FIRST" start="0x1" />
      </BitField>
      <BitField description="Peripheral Chip Select" name="PCS" size="2" start="24">
        <Enum description="Transfer using PCS[0]" name="TX_PCS0" start="0" />
        <Enum description="Transfer using PCS[1]" name="TX_PCS1" start="0x1" />
        <Enum description="Transfer using PCS[2]" name="TX_PCS2" start="0x2" />
        <Enum description="Transfer using PCS[3]" name="TX_PCS3" start="0x3" />
      </BitField>
      <BitField description="Prescaler Value" name="PRESCALE" size="3" start="27">
        <Enum description="Divide by 1" name="DIVIDEBY1" start="0" />
        <Enum description="Divide by 2" name="DIVIDEBY2" start="0x1" />
        <Enum description="Divide by 4" name="DIVIDEBY4" start="0x2" />
        <Enum description="Divide by 8" name="DIVIDEBY8" start="0x3" />
        <Enum description="Divide by 16" name="DIVIDEBY16" start="0x4" />
        <Enum description="Divide by 32" name="DIVIDEBY32" start="0x5" />
        <Enum description="Divide by 64" name="DIVIDEBY64" start="0x6" />
        <Enum description="Divide by 128" name="DIVIDEBY128" start="0x7" />
      </BitField>
      <BitField description="Clock Phase" name="CPHA" size="1" start="30">
        <Enum description="Captured" name="CAPTURED" start="0" />
        <Enum description="Changed" name="CHANGED" start="0x1" />
      </BitField>
      <BitField description="Clock Polarity" name="CPOL" size="1" start="31">
        <Enum description="The inactive state value of SCK is low" name="INACTIVE_LOW" start="0" />
        <Enum description="The inactive state value of SCK is high" name="INACTIVE_HIGH" start="0x1" />
      </BitField>
    </Register>
    <Register access="WriteOnly" description="Transmit Data" name="TDR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x64">
      <BitField description="Transmit Data" name="DATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Receive Status" name="RSR" reset_mask="0xFFFFFFFF" reset_value="0x2" size="4" start="+0x70">
      <BitField description="Start Of Frame" name="SOF" size="1" start="0">
        <Enum description="Subsequent data word received after PCS assertion" name="NEXT_DATAWORD" start="0" />
        <Enum description="First data word received after PCS assertion" name="FIRST_DATAWORD" start="0x1" />
      </BitField>
      <BitField description="RX FIFO Empty" name="RXEMPTY" size="1" start="1">
        <Enum description="RX FIFO is not empty" name="NOT_EMPTY" start="0" />
        <Enum description="RX FIFO is empty" name="EMPTY" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Receive Data" name="RDR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x74">
      <BitField description="Receive Data" name="DATA" size="32" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="LPSPI" name="LPSPI2" start="0x40398000">
    <Register access="ReadOnly" description="Version ID" name="VERID" reset_mask="0xFFFFFFFF" reset_value="0x1020004" size="4" start="+0x0">
      <BitField description="Module Identification Number" name="FEATURE" size="16" start="0">
        <Enum description="Standard feature set supporting a 32-bit shift register." name="STANDARD" start="0x4" />
      </BitField>
      <BitField description="Minor Version Number" name="MINOR" size="8" start="16" />
      <BitField description="Major Version Number" name="MAJOR" size="8" start="24" />
    </Register>
    <Register access="ReadOnly" description="Parameter" name="PARAM" reset_mask="0xFFFFFFFF" reset_value="0x40404" size="4" start="+0x4">
      <BitField description="Transmit FIFO Size" name="TXFIFO" size="8" start="0" />
      <BitField description="Receive FIFO Size" name="RXFIFO" size="8" start="8" />
      <BitField description="PCS Number" name="PCSNUM" size="8" start="16" />
    </Register>
    <Register access="Read/Write" description="Control" name="CR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Module Enable" name="MEN" size="1" start="0">
        <Enum description="Module is disabled" name="DISABLED" start="0" />
        <Enum description="Module is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Software Reset" name="RST" size="1" start="1">
        <Enum description="Module is not reset" name="NOT_RESET" start="0" />
        <Enum description="Module is reset" name="RESET" start="0x1" />
      </BitField>
      <BitField description="Doze Mode Enable" name="DOZEN" size="1" start="2">
        <Enum description="LPSPI module is enabled in Doze mode" name="ENABLED" start="0" />
        <Enum description="LPSPI module is disabled in Doze mode" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Debug Enable" name="DBGEN" size="1" start="3">
        <Enum description="LPSPI module is disabled in debug mode" name="DISABLED" start="0" />
        <Enum description="LPSPI module is enabled in debug mode" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Reset Transmit FIFO" name="RTF" size="1" start="8">
        <Enum description="No effect" name="NO_EFFECT" start="0" />
        <Enum description="Reset the Transmit FIFO. The register bit always reads zero." name="TXFIFO_RST" start="0x1" />
      </BitField>
      <BitField description="Reset Receive FIFO" name="RRF" size="1" start="9">
        <Enum description="No effect" name="NO_EFFECT" start="0" />
        <Enum description="Reset the Receive FIFO. The register bit always reads zero." name="RXFIFO_RST" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Status" name="SR" reset_mask="0xFFFFFFFF" reset_value="0x1" size="4" start="+0x14">
      <BitField description="Transmit Data Flag" name="TDF" size="1" start="0">
        <Enum description="Transmit data not requested" name="TXDATA_NOT_REQST" start="0" />
        <Enum description="Transmit data is requested" name="TXDATA_REQST" start="0x1" />
      </BitField>
      <BitField description="Receive Data Flag" name="RDF" size="1" start="1">
        <Enum description="Receive Data is not ready" name="NOTREADY" start="0" />
        <Enum description="Receive data is ready" name="READY" start="0x1" />
      </BitField>
      <BitField description="Word Complete Flag" name="WCF" size="1" start="8">
        <Enum description="Transfer of a received word has not yet completed" name="NOT_COMPLETED" start="0" />
        <Enum description="Transfer of a received word has completed" name="COMPLETED" start="0x1" />
      </BitField>
      <BitField description="Frame Complete Flag" name="FCF" size="1" start="9">
        <Enum description="Frame transfer has not completed" name="NOT_COMPLETED" start="0" />
        <Enum description="Frame transfer has completed" name="COMPLETED" start="0x1" />
      </BitField>
      <BitField description="Transfer Complete Flag" name="TCF" size="1" start="10">
        <Enum description="All transfers have not completed" name="NOT_COMPLETED" start="0" />
        <Enum description="All transfers have completed" name="COMPLETED" start="0x1" />
      </BitField>
      <BitField description="Transmit Error Flag" name="TEF" size="1" start="11">
        <Enum description="Transmit FIFO underrun has not occurred" name="NO_UNDERRUN" start="0" />
        <Enum description="Transmit FIFO underrun has occurred" name="UNDERRUN" start="0x1" />
      </BitField>
      <BitField description="Receive Error Flag" name="REF" size="1" start="12">
        <Enum description="Receive FIFO has not overflowed" name="NOT_OVERFLOWED" start="0" />
        <Enum description="Receive FIFO has overflowed" name="OVERFLOWED" start="0x1" />
      </BitField>
      <BitField description="Data Match Flag" name="DMF" size="1" start="13">
        <Enum description="Have not received matching data" name="NO_MATCH" start="0" />
        <Enum description="Have received matching data" name="MATCH" start="0x1" />
      </BitField>
      <BitField description="Module Busy Flag" name="MBF" size="1" start="24">
        <Enum description="LPSPI is idle" name="IDLE" start="0" />
        <Enum description="LPSPI is busy" name="BUSY" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Interrupt Enable" name="IER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Transmit Data Interrupt Enable" name="TDIE" size="1" start="0">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data Interrupt Enable" name="RDIE" size="1" start="1">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Word Complete Interrupt Enable" name="WCIE" size="1" start="8">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Frame Complete Interrupt Enable" name="FCIE" size="1" start="9">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transfer Complete Interrupt Enable" name="TCIE" size="1" start="10">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit Error Interrupt Enable" name="TEIE" size="1" start="11">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Error Interrupt Enable" name="REIE" size="1" start="12">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Data Match Interrupt Enable" name="DMIE" size="1" start="13">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="DMA Enable" name="DER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="Transmit Data DMA Enable" name="TDDE" size="1" start="0">
        <Enum description="DMA request is disabled" name="DISABLED" start="0" />
        <Enum description="DMA request is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data DMA Enable" name="RDDE" size="1" start="1">
        <Enum description="DMA request is disabled" name="DISABLED" start="0" />
        <Enum description="DMA request is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Configuration 0" name="CFGR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Host Request Enable" name="HREN" size="1" start="0">
        <Enum description="Host request is disabled" name="DISABLED" start="0" />
        <Enum description="Host request is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Host Request Polarity" name="HRPOL" size="1" start="1">
        <Enum description="HREQ pin is active high provided PCSPOL[1] is clear" name="DISABLED" start="0" />
        <Enum description="HREQ pin is active low provided PCSPOL[1] is clear" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Host Request Select" name="HRSEL" size="1" start="2">
        <Enum description="Host request input is the HREQ pin" name="HREQPIN" start="0" />
        <Enum description="Host request input is the input trigger" name="INPUT_TRIGGER" start="0x1" />
      </BitField>
      <BitField description="Circular FIFO Enable" name="CIRFIFO" size="1" start="8">
        <Enum description="Circular FIFO is disabled" name="DISABLED" start="0" />
        <Enum description="Circular FIFO is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data Match Only" name="RDMO" size="1" start="9">
        <Enum description="Received data is stored in the receive FIFO as in normal operations" name="STORED" start="0" />
        <Enum description="Received data is discarded unless the SR[DMF] = 1" name="DISCARDED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Configuration 1" name="CFGR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Master Mode" name="MASTER" size="1" start="0">
        <Enum description="Slave mode" name="SLAVE_MODE" start="0" />
        <Enum description="Master mode" name="MASTER_MODE" start="0x1" />
      </BitField>
      <BitField description="Sample Point" name="SAMPLE" size="1" start="1">
        <Enum description="Input data is sampled on SCK edge" name="ON_SCK_EDGE" start="0" />
        <Enum description="Input data is sampled on delayed SCK edge" name="ON_DELAYED_SCK_EDGE" start="0x1" />
      </BitField>
      <BitField description="Automatic PCS" name="AUTOPCS" size="1" start="2">
        <Enum description="Automatic PCS generation is disabled" name="DISABLED" start="0" />
        <Enum description="Automatic PCS generation is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="No Stall" name="NOSTALL" size="1" start="3">
        <Enum description="Transfers stall when the transmit FIFO is empty" name="DISABLED" start="0" />
        <Enum description="Transfers do not stall, allowing transmit FIFO underruns to occur" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Peripheral Chip Select Polarity" name="PCSPOL" size="4" start="8" />
      <BitField description="Match Configuration" name="MATCFG" size="3" start="16">
        <Enum description="Match is disabled" name="DISABLED" start="0" />
        <Enum description="Match is enabled is 1st data word is MATCH0 or MATCH1" name="ENABLED_FIRSTDATAMATCH" start="0x2" />
        <Enum description="Match is enabled on any data word equal MATCH0 or MATCH1" name="ENABLED_ANYDATAMATCH" start="0x3" />
        <Enum description="Match is enabled on data match sequence" name="ENABLED_DATAMATCH_100" start="0x4" />
        <Enum description="Match is enabled on data match sequence" name="ENABLED_DATAMATCH_101" start="0x5" />
        <Enum description="Match is enabled" name="ENABLED_DATAMATCH_110" start="0x6" />
        <Enum description="Match is enabled" name="ENABLED_DATAMATCH_111" start="0x7" />
      </BitField>
      <BitField description="Pin Configuration" name="PINCFG" size="2" start="24">
        <Enum description="SIN is used for input data and SOUT is used for output data" name="SIN_IN_SOUT_OUT" start="0" />
        <Enum description="SIN is used for both input and output data, only half-duplex serial transfers are supported" name="SIN_BOTH_IN_OUT" start="0x1" />
        <Enum description="SOUT is used for both input and output data, only half-duplex serial transfers are supported" name="SOUT_BOTH_IN_OUT" start="0x2" />
        <Enum description="SOUT is used for input data and SIN is used for output data" name="SOUT_IN_SIN_OUT" start="0x3" />
      </BitField>
      <BitField description="Output Configuration" name="OUTCFG" size="1" start="26">
        <Enum description="Output data retains last value when chip select is negated" name="RETAIN_LASTVALUE" start="0" />
        <Enum description="Output data is tristated when chip select is negated" name="TRISTATED" start="0x1" />
      </BitField>
      <BitField description="Peripheral Chip Select Configuration" name="PCSCFG" size="1" start="27">
        <Enum description="PCS[3:2] are configured for chip select function" name="CHIP_SELECT" start="0" />
        <Enum description="PCS[3:2] are configured for half-duplex 4-bit transfers (PCS[3:2] = DATA[3:2])" name="HALFDUPLEX4BIT" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Data Match 0" name="DMR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x30">
      <BitField description="Match 0 Value" name="MATCH0" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Data Match 1" name="DMR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x34">
      <BitField description="Match 1 Value" name="MATCH1" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Clock Configuration" name="CCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="SCK Divider" name="SCKDIV" size="8" start="0" />
      <BitField description="Delay Between Transfers" name="DBT" size="8" start="8" />
      <BitField description="PCS-to-SCK Delay" name="PCSSCK" size="8" start="16" />
      <BitField description="SCK-to-PCS Delay" name="SCKPCS" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="FIFO Control" name="FCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x58">
      <BitField description="Transmit FIFO Watermark" name="TXWATER" size="4" start="0" />
      <BitField description="Receive FIFO Watermark" name="RXWATER" size="4" start="16" />
    </Register>
    <Register access="ReadOnly" description="FIFO Status" name="FSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5C">
      <BitField description="Transmit FIFO Count" name="TXCOUNT" size="5" start="0" />
      <BitField description="Receive FIFO Count" name="RXCOUNT" size="5" start="16" />
    </Register>
    <Register access="Read/Write" description="Transmit Command" name="TCR" reset_mask="0xFFFFFFFF" reset_value="0x1F" size="4" start="+0x60">
      <BitField description="Frame Size" name="FRAMESZ" size="12" start="0" />
      <BitField description="Transfer Width" name="WIDTH" size="2" start="16">
        <Enum description="1 bit transfer" name="ONEBIT" start="0" />
        <Enum description="2 bit transfer" name="TWOBIT" start="0x1" />
        <Enum description="4 bit transfer" name="FOURBIT" start="0x2" />
      </BitField>
      <BitField description="Transmit Data Mask" name="TXMSK" size="1" start="18">
        <Enum description="Normal transfer" name="NORMAL" start="0" />
        <Enum description="Mask transmit data" name="MASK" start="0x1" />
      </BitField>
      <BitField description="Receive Data Mask" name="RXMSK" size="1" start="19">
        <Enum description="Normal transfer" name="NORMAL" start="0" />
        <Enum description="Receive data is masked" name="MASK" start="0x1" />
      </BitField>
      <BitField description="Continuing Command" name="CONTC" size="1" start="20">
        <Enum description="Command word for start of new transfer" name="START" start="0" />
        <Enum description="Command word for continuing transfer" name="CONTINUE" start="0x1" />
      </BitField>
      <BitField description="Continuous Transfer" name="CONT" size="1" start="21">
        <Enum description="Continuous transfer is disabled" name="DISABLED" start="0" />
        <Enum description="Continuous transfer is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Byte Swap" name="BYSW" size="1" start="22">
        <Enum description="Byte swap is disabled" name="DISABLED" start="0" />
        <Enum description="Byte swap is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="LSB First" name="LSBF" size="1" start="23">
        <Enum description="Data is transferred MSB first" name="MSB_FIRST" start="0" />
        <Enum description="Data is transferred LSB first" name="LSB_FIRST" start="0x1" />
      </BitField>
      <BitField description="Peripheral Chip Select" name="PCS" size="2" start="24">
        <Enum description="Transfer using PCS[0]" name="TX_PCS0" start="0" />
        <Enum description="Transfer using PCS[1]" name="TX_PCS1" start="0x1" />
        <Enum description="Transfer using PCS[2]" name="TX_PCS2" start="0x2" />
        <Enum description="Transfer using PCS[3]" name="TX_PCS3" start="0x3" />
      </BitField>
      <BitField description="Prescaler Value" name="PRESCALE" size="3" start="27">
        <Enum description="Divide by 1" name="DIVIDEBY1" start="0" />
        <Enum description="Divide by 2" name="DIVIDEBY2" start="0x1" />
        <Enum description="Divide by 4" name="DIVIDEBY4" start="0x2" />
        <Enum description="Divide by 8" name="DIVIDEBY8" start="0x3" />
        <Enum description="Divide by 16" name="DIVIDEBY16" start="0x4" />
        <Enum description="Divide by 32" name="DIVIDEBY32" start="0x5" />
        <Enum description="Divide by 64" name="DIVIDEBY64" start="0x6" />
        <Enum description="Divide by 128" name="DIVIDEBY128" start="0x7" />
      </BitField>
      <BitField description="Clock Phase" name="CPHA" size="1" start="30">
        <Enum description="Captured" name="CAPTURED" start="0" />
        <Enum description="Changed" name="CHANGED" start="0x1" />
      </BitField>
      <BitField description="Clock Polarity" name="CPOL" size="1" start="31">
        <Enum description="The inactive state value of SCK is low" name="INACTIVE_LOW" start="0" />
        <Enum description="The inactive state value of SCK is high" name="INACTIVE_HIGH" start="0x1" />
      </BitField>
    </Register>
    <Register access="WriteOnly" description="Transmit Data" name="TDR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x64">
      <BitField description="Transmit Data" name="DATA" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Receive Status" name="RSR" reset_mask="0xFFFFFFFF" reset_value="0x2" size="4" start="+0x70">
      <BitField description="Start Of Frame" name="SOF" size="1" start="0">
        <Enum description="Subsequent data word received after PCS assertion" name="NEXT_DATAWORD" start="0" />
        <Enum description="First data word received after PCS assertion" name="FIRST_DATAWORD" start="0x1" />
      </BitField>
      <BitField description="RX FIFO Empty" name="RXEMPTY" size="1" start="1">
        <Enum description="RX FIFO is not empty" name="NOT_EMPTY" start="0" />
        <Enum description="RX FIFO is empty" name="EMPTY" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Receive Data" name="RDR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x74">
      <BitField description="Receive Data" name="DATA" size="32" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="ADC_ETC" name="ADC_ETC" start="0x403B0000">
    <Register access="Read/Write" description="ADC_ETC Global Control Register" name="CTRL" reset_mask="0xFFFFFFFF" reset_value="0x80000000" size="4" start="+0x0">
      <BitField description="TRIG enable register." name="TRIG_ENABLE" size="8" start="0">
        <Enum description="disable all 8 external XBAR triggers." name="TRIG_ENABLE_0" start="0" />
        <Enum description="enable external XBAR trigger0." name="TRIG_ENABLE_1" start="0x1" />
        <Enum description="enable external XBAR trigger1." name="TRIG_ENABLE_2" start="0x2" />
        <Enum description="enable external XBAR trigger0 and trigger1." name="TRIG_ENABLE_3" start="0x3" />
        <Enum description="enable all 8 external XBAR triggers." name="TRIG_ENABLE_255" start="0xFF" />
      </BitField>
      <BitField description="Pre-divider for trig delay and interval" name="PRE_DIVIDER" size="8" start="16" />
      <BitField description="Select the trigger type of the DMA_REQ." name="DMA_MODE_SEL" size="1" start="29">
        <Enum description="Trig DMA_REQ with latched signal, REQ will be cleared when ACK and source request cleared." name="DMA_MODE_SEL_0" start="0" />
        <Enum description="Trig DMA_REQ with pulsed signal, REQ will be cleared by ACK only." name="DMA_MODE_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Software synchronous reset, active high." name="SOFTRST" size="1" start="31">
        <Enum description="ADC_ETC works normally." name="SOFTRST_0" start="0" />
        <Enum description="All registers inside ADC_ETC will be reset to the default value." name="SOFTRST_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC DONE0 and DONE1 IRQ State Register" name="DONE0_1_IRQ" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4">
      <BitField description="TRIG0 done0 interrupt detection." name="TRIG0_DONE0" size="1" start="0">
        <Enum description="No TRIG0_DONE0 interrupt detected" name="TRIG0_DONE0_0" start="0" />
        <Enum description="TRIG0_DONE0 interrupt detected" name="TRIG0_DONE0_1" start="0x1" />
      </BitField>
      <BitField description="TRIG1 done0 interrupt detection." name="TRIG1_DONE0" size="1" start="1">
        <Enum description="No TRIG1_DONE0 interrupt detected" name="TRIG1_DONE0_0" start="0" />
        <Enum description="TRIG1_DONE0 interrupt detected" name="TRIG1_DONE0_1" start="0x1" />
      </BitField>
      <BitField description="TRIG2 done0 interrupt detection." name="TRIG2_DONE0" size="1" start="2">
        <Enum description="No TRIG2_DONE0 interrupt detected" name="TRIG2_DONE0_0" start="0" />
        <Enum description="TRIG2_DONE0 interrupt detected" name="TRIG2_DONE0_1" start="0x1" />
      </BitField>
      <BitField description="TRIG3 done0 interrupt detection." name="TRIG3_DONE0" size="1" start="3">
        <Enum description="No TRIG3_DONE0 interrupt detected" name="TRIG3_DONE0_0" start="0" />
        <Enum description="TRIG3_DONE0 interrupt detected" name="TRIG3_DONE0_1" start="0x1" />
      </BitField>
      <BitField description="TRIG4 done0 interrupt detection." name="TRIG4_DONE0" size="1" start="4">
        <Enum description="No TRIG4_DONE0 interrupt detected" name="TRIG4_DONE0_0" start="0" />
        <Enum description="TRIG4_DONE0 interrupt detected" name="TRIG4_DONE0_1" start="0x1" />
      </BitField>
      <BitField description="TRIG5 done0 interrupt detection." name="TRIG5_DONE0" size="1" start="5">
        <Enum description="No TRIG5_DONE0 interrupt detected" name="TRIG5_DONE0_0" start="0" />
        <Enum description="TRIG5_DONE0 interrupt detected" name="TRIG5_DONE0_1" start="0x1" />
      </BitField>
      <BitField description="TRIG6 done0 interrupt detection." name="TRIG6_DONE0" size="1" start="6">
        <Enum description="No TRIG6_DONE0 interrupt detected" name="TRIG6_DONE0_0" start="0" />
        <Enum description="TRIG6_DONE0 interrupt detected" name="TRIG6_DONE0_1" start="0x1" />
      </BitField>
      <BitField description="TRIG7 done0 interrupt detection." name="TRIG7_DONE0" size="1" start="7">
        <Enum description="No TRIG7_DONE0 interrupt detected" name="TRIG7_DONE0_0" start="0" />
        <Enum description="TRIG7_DONE0 interrupt detected" name="TRIG7_DONE0_1" start="0x1" />
      </BitField>
      <BitField description="TRIG0 done1 interrupt detection." name="TRIG0_DONE1" size="1" start="16">
        <Enum description="No TRIG0_DONE1 interrupt detected" name="TRIG0_DONE1_0" start="0" />
        <Enum description="TRIG0_DONE1 interrupt detected" name="TRIG0_DONE1_1" start="0x1" />
      </BitField>
      <BitField description="TRIG1 done1 interrupt detection." name="TRIG1_DONE1" size="1" start="17">
        <Enum description="No TRIG1_DONE1 interrupt detected" name="TRIG1_DONE1_0" start="0" />
        <Enum description="TRIG1_DONE1 interrupt detected" name="TRIG1_DONE1_1" start="0x1" />
      </BitField>
      <BitField description="TRIG2 done1 interrupt detection." name="TRIG2_DONE1" size="1" start="18">
        <Enum description="No TRIG2_DONE1 interrupt detected" name="TRIG2_DONE1_0" start="0" />
        <Enum description="TRIG2_DONE1 interrupt detected" name="TRIG2_DONE1_1" start="0x1" />
      </BitField>
      <BitField description="TRIG3 done1 interrupt detection." name="TRIG3_DONE1" size="1" start="19">
        <Enum description="No TRIG3_DONE1 interrupt detected" name="TRIG3_DONE1_0" start="0" />
        <Enum description="TRIG3_DONE1 interrupt detected" name="TRIG3_DONE1_1" start="0x1" />
      </BitField>
      <BitField description="TRIG4 done1 interrupt detection." name="TRIG4_DONE1" size="1" start="20">
        <Enum description="No TRIG4_DONE1 interrupt detected" name="TRIG4_DONE1_0" start="0" />
        <Enum description="TRIG4_DONE1 interrupt detected" name="TRIG4_DONE1_1" start="0x1" />
      </BitField>
      <BitField description="TRIG5 done1 interrupt detection." name="TRIG5_DONE1" size="1" start="21">
        <Enum description="No TRIG5_DONE1 interrupt detected" name="TRIG5_DONE1_0" start="0" />
        <Enum description="TRIG5_DONE1 interrupt detected" name="TRIG5_DONE1_1" start="0x1" />
      </BitField>
      <BitField description="TRIG6 done1 interrupt detection." name="TRIG6_DONE1" size="1" start="22">
        <Enum description="No TRIG6_DONE1 interrupt detected" name="TRIG6_DONE1_0" start="0" />
        <Enum description="TRIG6_DONE1 interrupt detected" name="TRIG6_DONE1_1" start="0x1" />
      </BitField>
      <BitField description="TRIG7 done1 interrupt detection." name="TRIG7_DONE1" size="1" start="23">
        <Enum description="No TRIG7_DONE1 interrupt detected" name="TRIG7_DONE1_0" start="0" />
        <Enum description="TRIG7_DONE1 interrupt detected" name="TRIG7_DONE1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC DONE_2 and DONE_ERR IRQ State Register" name="DONE2_3_ERR_IRQ" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="TRIG0 done2 interrupt detection." name="TRIG0_DONE2" size="1" start="0">
        <Enum description="No TRIG0_DONE2 interrupt detected" name="TRIG0_DONE2_0" start="0" />
        <Enum description="TRIG0_DONE2 interrupt detected" name="TRIG0_DONE2_1" start="0x1" />
      </BitField>
      <BitField description="TRIG1 done2 interrupt detection." name="TRIG1_DONE2" size="1" start="1">
        <Enum description="No TRIG1_DONE2 interrupt detected" name="TRIG1_DONE2_0" start="0" />
        <Enum description="TRIG1_DONE2 interrupt detected" name="TRIG1_DONE2_1" start="0x1" />
      </BitField>
      <BitField description="TRIG2 done2 interrupt detection." name="TRIG2_DONE2" size="1" start="2">
        <Enum description="No TRIG2_DONE2 interrupt detected" name="TRIG2_DONE2_0" start="0" />
        <Enum description="TRIG2_DONE2 interrupt detected" name="TRIG2_DONE2_1" start="0x1" />
      </BitField>
      <BitField description="TRIG3 done2 interrupt detection." name="TRIG3_DONE2" size="1" start="3">
        <Enum description="No TRIG3_DONE2 interrupt detected" name="TRIG3_DONE2_0" start="0" />
        <Enum description="TRIG3_DONE2 interrupt detected" name="TRIG3_DONE2_1" start="0x1" />
      </BitField>
      <BitField description="TRIG4 done2 interrupt detection." name="TRIG4_DONE2" size="1" start="4">
        <Enum description="No TRIG4_DONE2 interrupt detected" name="TRIG4_DONE2_0" start="0" />
        <Enum description="TRIG4_DONE2 interrupt detected" name="TRIG4_DONE2_1" start="0x1" />
      </BitField>
      <BitField description="TRIG5 done2 interrupt detection." name="TRIG5_DONE2" size="1" start="5">
        <Enum description="No TRIG5_DONE2 interrupt detected" name="TRIG5_DONE2_0" start="0" />
        <Enum description="TRIG5_DONE2 interrupt detected" name="TRIG5_DONE2_1" start="0x1" />
      </BitField>
      <BitField description="TRIG6 done2 interrupt detection." name="TRIG6_DONE2" size="1" start="6">
        <Enum description="No TRIG6_DONE2 interrupt detected" name="TRIG6_DONE2_0" start="0" />
        <Enum description="TRIG6_DONE2 interrupt detected" name="TRIG6_DONE2_1" start="0x1" />
      </BitField>
      <BitField description="TRIG7 done2 interrupt detection." name="TRIG7_DONE2" size="1" start="7">
        <Enum description="No TRIG7_DONE2 interrupt detected" name="TRIG7_DONE2_0" start="0" />
        <Enum description="TRIG7_DONE2 interrupt detected" name="TRIG7_DONE2_1" start="0x1" />
      </BitField>
      <BitField description="TRIG0 error interrupt detection." name="TRIG0_ERR" size="1" start="16">
        <Enum description="No TRIG0_ERR interrupt detected" name="TRIG0_ERR_0" start="0" />
        <Enum description="TRIG0_ERR interrupt detected" name="TRIG0_ERR_1" start="0x1" />
      </BitField>
      <BitField description="TRIG1 error interrupt detection." name="TRIG1_ERR" size="1" start="17">
        <Enum description="No TRIG1_ERR interrupt detected" name="TRIG1_ERR_0" start="0" />
        <Enum description="TRIG1_ERR interrupt detected" name="TRIG1_ERR_1" start="0x1" />
      </BitField>
      <BitField description="TRIG2 error interrupt detection." name="TRIG2_ERR" size="1" start="18">
        <Enum description="No TRIG2_ERR interrupt detected" name="TRIG2_ERR_0" start="0" />
        <Enum description="TRIG2_ERR interrupt detected" name="TRIG2_ERR_1" start="0x1" />
      </BitField>
      <BitField description="TRIG3 error interrupt detection." name="TRIG3_ERR" size="1" start="19">
        <Enum description="No TRIG3_ERR interrupt detected" name="TRIG3_ERR_0" start="0" />
        <Enum description="TRIG3_ERR interrupt detected" name="TRIG3_ERR_1" start="0x1" />
      </BitField>
      <BitField description="TRIG4 error interrupt detection." name="TRIG4_ERR" size="1" start="20">
        <Enum description="No TRIG4_ERR interrupt detected" name="TRIG4_ERR_0" start="0" />
        <Enum description="TRIG4_ERR interrupt detected" name="TRIG4_ERR_1" start="0x1" />
      </BitField>
      <BitField description="TRIG5 error interrupt detection." name="TRIG5_ERR" size="1" start="21">
        <Enum description="No TRIG5_ERR interrupt detected" name="TRIG5_ERR_0" start="0" />
        <Enum description="TRIG5_ERR interrupt detected" name="TRIG5_ERR_1" start="0x1" />
      </BitField>
      <BitField description="TRIG6 error interrupt detection." name="TRIG6_ERR" size="1" start="22">
        <Enum description="No TRIG6_ERR interrupt detected" name="TRIG6_ERR_0" start="0" />
        <Enum description="TRIG6_ERR interrupt detected" name="TRIG6_ERR_1" start="0x1" />
      </BitField>
      <BitField description="TRIG7 error interrupt detection." name="TRIG7_ERR" size="1" start="23">
        <Enum description="No TRIG7_ERR interrupt detected" name="TRIG7_ERR_0" start="0" />
        <Enum description="TRIG7_ERR interrupt detected" name="TRIG7_ERR_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC DMA control Register" name="DMA_CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="Enable DMA request when TRIG0 done." name="TRIG0_ENABLE" size="1" start="0">
        <Enum description="TRIG0 DMA request disabled." name="TRIG0_ENABLE_0" start="0" />
        <Enum description="TRIG0 DMA request enabled." name="TRIG0_ENABLE_1" start="0x1" />
      </BitField>
      <BitField description="Enable DMA request when TRIG1 done." name="TRIG1_ENABLE" size="1" start="1">
        <Enum description="TRIG1 DMA request disabled." name="TRIG1_ENABLE_0" start="0" />
        <Enum description="TRIG1 DMA request enabled." name="TRIG1_ENABLE_1" start="0x1" />
      </BitField>
      <BitField description="Enable DMA request when TRIG2 done." name="TRIG2_ENABLE" size="1" start="2">
        <Enum description="TRIG2 DMA request disabled." name="TRIG2_ENABLE_0" start="0" />
        <Enum description="TRIG2 DMA request enabled." name="TRIG2_ENABLE_1" start="0x1" />
      </BitField>
      <BitField description="Enable DMA request when TRIG3 done." name="TRIG3_ENABLE" size="1" start="3">
        <Enum description="TRIG3 DMA request disabled." name="TRIG3_ENABLE_0" start="0" />
        <Enum description="TRIG3 DMA request enabled." name="TRIG3_ENABLE_1" start="0x1" />
      </BitField>
      <BitField description="Enable DMA request when TRIG4 done." name="TRIG4_ENABLE" size="1" start="4">
        <Enum description="TRIG4 DMA request disabled." name="TRIG4_ENABLE_0" start="0" />
        <Enum description="TRIG4 DMA request enabled." name="TRIG4_ENABLE_1" start="0x1" />
      </BitField>
      <BitField description="Enable DMA request when TRIG5 done." name="TRIG5_ENABLE" size="1" start="5">
        <Enum description="TRIG5 DMA request disabled." name="TRIG5_ENABLE_0" start="0" />
        <Enum description="TRIG5 DMA request enabled." name="TRIG5_ENABLE_1" start="0x1" />
      </BitField>
      <BitField description="Enable DMA request when TRIG6 done." name="TRIG6_ENABLE" size="1" start="6">
        <Enum description="TRIG6 DMA request disabled." name="TRIG6_ENABLE_0" start="0" />
        <Enum description="TRIG6 DMA request enabled." name="TRIG6_ENABLE_1" start="0x1" />
      </BitField>
      <BitField description="Enable DMA request when TRIG7 done." name="TRIG7_ENABLE" size="1" start="7">
        <Enum description="TRIG7 DMA request disabled." name="TRIG7_ENABLE_0" start="0" />
        <Enum description="TRIG7 DMA request enabled." name="TRIG7_ENABLE_1" start="0x1" />
      </BitField>
      <BitField description="Flag bit for DMA request" name="TRIG0_REQ" size="1" start="16">
        <Enum description="TRIG0_REQ not detected." name="TRIG0_REQ_0" start="0" />
        <Enum description="TRIG0_REQ detected." name="TRIG0_REQ_1" start="0x1" />
      </BitField>
      <BitField description="Flag bit for DMA request" name="TRIG1_REQ" size="1" start="17">
        <Enum description="TRIG1_REQ not detected." name="TRIG1_REQ_0" start="0" />
        <Enum description="TRIG1_REQ detected." name="TRIG1_REQ_1" start="0x1" />
      </BitField>
      <BitField description="Flag bit for DMA request" name="TRIG2_REQ" size="1" start="18">
        <Enum description="TRIG2_REQ not detected." name="TRIG2_REQ_0" start="0" />
        <Enum description="TRIG2_REQ detected." name="TRIG2_REQ_1" start="0x1" />
      </BitField>
      <BitField description="Flag bit for DMA request" name="TRIG3_REQ" size="1" start="19">
        <Enum description="TRIG3_REQ not detected." name="TRIG3_REQ_0" start="0" />
        <Enum description="TRIG3_REQ detected." name="TRIG3_REQ_1" start="0x1" />
      </BitField>
      <BitField description="Flag bit for DMA request" name="TRIG4_REQ" size="1" start="20">
        <Enum description="TRIG4_REQ not detected." name="TRIG4_REQ_0" start="0" />
        <Enum description="TRIG4_REQ detected." name="TRIG4_REQ_1" start="0x1" />
      </BitField>
      <BitField description="Flag bit for DMA request" name="TRIG5_REQ" size="1" start="21">
        <Enum description="TRIG5_REQ not detected." name="TRIG5_REQ_0" start="0" />
        <Enum description="TRIG5_REQ detected." name="TRIG5_REQ_1" start="0x1" />
      </BitField>
      <BitField description="Flag bit for DMA request" name="TRIG6_REQ" size="1" start="22">
        <Enum description="TRIG6_REQ not detected." name="TRIG6_REQ_0" start="0" />
        <Enum description="TRIG6_REQ detected." name="TRIG6_REQ_1" start="0x1" />
      </BitField>
      <BitField description="Flag bit for DMA request" name="TRIG7_REQ" size="1" start="23">
        <Enum description="TRIG7_REQ not detected." name="TRIG7_REQ_0" start="0" />
        <Enum description="TRIG7_REQ detected." name="TRIG7_REQ_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Control Register" name="TRIG0_CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Software trigger. This field is self-clearing." name="SW_TRIG" size="1" start="0">
        <Enum description="No software trigger event generated." name="SW_TRIG_0" start="0" />
        <Enum description="Software trigger event generated." name="SW_TRIG_1" start="0x1" />
      </BitField>
      <BitField description="Trigger mode selection." name="TRIG_MODE" size="1" start="4">
        <Enum description="Hardware trigger. The softerware trigger will be ignored." name="TRIG_MODE_0" start="0" />
        <Enum description="Software trigger. The hardware trigger will be ignored." name="TRIG_MODE_1" start="0x1" />
      </BitField>
      <BitField description="The number of segments inside the trigger chain of TRIGa." name="TRIG_CHAIN" size="3" start="8">
        <Enum description="Trigger chain length is 1" name="TRIG_CHAIN_0" start="0" />
        <Enum description="Trigger chain length is 2" name="TRIG_CHAIN_1" start="0x1" />
        <Enum description="Trigger chain length is 3" name="TRIG_CHAIN_2" start="0x2" />
        <Enum description="Trigger chain length is 4" name="TRIG_CHAIN_3" start="0x3" />
        <Enum description="Trigger chain length is 5" name="TRIG_CHAIN_4" start="0x4" />
        <Enum description="Trigger chain length is 6" name="TRIG_CHAIN_5" start="0x5" />
        <Enum description="Trigger chain length is 7" name="TRIG_CHAIN_6" start="0x6" />
        <Enum description="Trigger chain length is 8" name="TRIG_CHAIN_7" start="0x7" />
      </BitField>
      <BitField description="External trigger priority, 7 is highest priority, while 0 is lowest" name="TRIG_PRIORITY" size="3" start="12" />
      <BitField description="Trigger synchronization mode selection" name="SYNC_MODE" size="1" start="16">
        <Enum description="Synchronization mode disabled, TRIGa and TRIG(a+4) are triggered independently." name="SYNC_MODE_0" start="0" />
        <Enum description="Synchronization mode enabled, TRIGa and TRIG(a+4) are triggered by TRIGa source synchronously." name="SYNC_MODE_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Counter Register" name="TRIG0_COUNTER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="TRIGGER initial delay counter. Initial_delay = (INIT_DELAY+1)*(PRE_DIVIDER+1)*ipg_clk" name="INIT_DELAY" size="16" start="0" />
      <BitField description="TRIGGER sampling interval counter" name="SAMPLE_INTERVAL" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 0/1 Register" name="TRIG0_CHAIN_1_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="ADC channel selection" name="CSEL0" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL0_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL0_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL0_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL0_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL0_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL0_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL0_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL0_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL0_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL0_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL0_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL0_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL0_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL0_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL0_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL0_15" start="0xF" />
      </BitField>
      <BitField description="Segment 0 HWTS ADC hardware trigger selection" name="HWTS0" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS0_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS0_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS0_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS0_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS0_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS0_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS0_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS0_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS0_128" start="0x80" />
      </BitField>
      <BitField description="Segment 0 B2B" name="B2B0" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG0_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B0_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B0_1" start="0x1" />
      </BitField>
      <BitField description="Segment 0 done interrupt selection" name="IE0" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE0_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 0 finish." name="IE0_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 0 finish." name="IE0_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 0 finish." name="IE0_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL1" size="4" start="16">
        <Enum description="ADC Channel 0 selected" name="CSEL1_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL1_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL1_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL1_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL1_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL1_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL1_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL1_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL1_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL1_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL1_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL1_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL1_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL1_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL1_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL1_15" start="0xF" />
      </BitField>
      <BitField description="Segment 1 HWTS ADC hardware trigger selection" name="HWTS1" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS1_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS1_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS1_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS1_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS1_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS1_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS1_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS1_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS1_128" start="0x80" />
      </BitField>
      <BitField description="Segment 1 B2B" name="B2B1" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG1_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B1_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B1_1" start="0x1" />
      </BitField>
      <BitField description="Segment 1 done interrupt selection" name="IE1" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE1_0" start="0" />
        <Enum description="Generate interrupt on Done0 when Segment 1 finish." name="IE1_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when Segment 1 finish." name="IE1_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when Segment 1 finish." name="IE1_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 2/3 Register" name="TRIG0_CHAIN_3_2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="ADC channel selection" name="CSEL2" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL2_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL2_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL2_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL2_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL2_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL2_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL2_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL2_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL2_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL2_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL2_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL2_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL2_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL2_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL2_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL2_15" start="0xF" />
      </BitField>
      <BitField description="Segment 2 HWTS ADC hardware trigger selection" name="HWTS2" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS2_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS2_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS2_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS2_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS2_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS2_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS2_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS2_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS2_128" start="0x80" />
      </BitField>
      <BitField description="Segment 2 B2B" name="B2B2" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG2_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B2_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B2_1" start="0x1" />
      </BitField>
      <BitField description="Segment 2 done interrupt selection" name="IE2" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE2_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 2 finish." name="IE2_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 2 finish." name="IE2_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 2 finish." name="IE2_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL3" size="4" start="16">
        <Enum description="ADC Channel 0 selected" name="CSEL3_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL3_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL3_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL3_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL3_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL3_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL3_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL3_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL3_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL3_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL3_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL3_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL3_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL3_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL3_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL3_15" start="0xF" />
      </BitField>
      <BitField description="Segment 3 HWTS ADC hardware trigger selection" name="HWTS3" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS3_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS3_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS3_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS3_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS3_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS3_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS3_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS3_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS3_128" start="0x80" />
      </BitField>
      <BitField description="Segment 3 B2B" name="B2B3" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG3_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B3_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B3_1" start="0x1" />
      </BitField>
      <BitField description="Segment 3 done interrupt selection" name="IE3" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE3_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 3 finish." name="IE3_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 3 finish." name="IE3_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 3 finish." name="IE3_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 4/5 Register" name="TRIG0_CHAIN_5_4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="ADC channel selection" name="CSEL4" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL4_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL4_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL4_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL4_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL4_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL4_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL4_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL4_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL4_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL4_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL4_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL4_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL4_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL4_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL4_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL4_15" start="0xF" />
      </BitField>
      <BitField description="Segment 4 HWTS ADC hardware trigger selection" name="HWTS4" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS4_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS4_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS4_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS4_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS4_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS4_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS4_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS4_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS4_128" start="0x80" />
      </BitField>
      <BitField description="Segment 4 B2B" name="B2B4" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG4_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B4_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B4_1" start="0x1" />
      </BitField>
      <BitField description="Segment 4 done interrupt selection" name="IE4" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE4_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 4 finish." name="IE4_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 4 finish." name="IE4_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 4 finish." name="IE4_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL5" size="4" start="16">
        <Enum description="ADC Channel 0 selected" name="CSEL5_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL5_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL5_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL5_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL5_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL5_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL5_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL5_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL5_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL5_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL5_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL5_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL5_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL5_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL5_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL5_15" start="0xF" />
      </BitField>
      <BitField description="Segment 5 HWTS ADC hardware trigger selection" name="HWTS5" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS5_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS5_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS5_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS5_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS5_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS5_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS5_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS5_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS5_128" start="0x80" />
      </BitField>
      <BitField description="Segment 5 B2B" name="B2B5" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG5_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B5_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B5_1" start="0x1" />
      </BitField>
      <BitField description="Segment 5 done interrupt selection" name="IE5" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE5_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 5 finish." name="IE5_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 5 finish." name="IE5_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 5 finish." name="IE5_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 6/7 Register" name="TRIG0_CHAIN_7_6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="ADC channel selection" name="CSEL6" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL6_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL6_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL6_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL6_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL6_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL6_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL6_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL6_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL6_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL6_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL6_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL6_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL6_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL6_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL6_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL6_15" start="0xF" />
      </BitField>
      <BitField description="Segment 6 HWTS ADC hardware trigger selection" name="HWTS6" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS6_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS6_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS6_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS6_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS6_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS6_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS6_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS6_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS6_128" start="0x80" />
      </BitField>
      <BitField description="Segment 6 B2B" name="B2B6" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG6_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B6_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B6_1" start="0x1" />
      </BitField>
      <BitField description="Segment 6 done interrupt selection" name="IE6" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE6_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 6 finish." name="IE6_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 6 finish." name="IE6_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 6 finish." name="IE6_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL7" size="4" start="16">
        <Enum description="ADC Channel 0 selected." name="CSEL7_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL7_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL7_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL7_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL7_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL7_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL7_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL7_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL7_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL7_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL7_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL7_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL7_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL7_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL7_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL7_15" start="0xF" />
      </BitField>
      <BitField description="Segment 7 HWTS ADC hardware trigger selection" name="HWTS7" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS7_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS7_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS7_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS7_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS7_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS7_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS7_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS7_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS7_128" start="0x80" />
      </BitField>
      <BitField description="Segment 7 B2B" name="B2B7" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG7_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B7_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B7_1" start="0x1" />
      </BitField>
      <BitField description="Segment 7 done interrupt selection" name="IE7" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE7_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 7 finish." name="IE7_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 7 finish." name="IE7_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 7 finish." name="IE7_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 1/0 Register" name="TRIG0_RESULT_1_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28">
      <BitField description="Result DATA0The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA0" size="12" start="0" />
      <BitField description="Result DATA1The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA1" size="12" start="16" />
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 3/2 Register" name="TRIG0_RESULT_3_2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="Result DATA2The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA2" size="12" start="0" />
      <BitField description="Result DATA3The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA3" size="12" start="16" />
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 5/4 Register" name="TRIG0_RESULT_5_4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x30">
      <BitField description="Result DATA4The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA4" size="12" start="0" />
      <BitField description="Result DATA5The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA5" size="12" start="16" />
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 7/6 Register" name="TRIG0_RESULT_7_6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x34">
      <BitField description="Result DATA6The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA6" size="12" start="0" />
      <BitField description="Result DATA7The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA7" size="12" start="16" />
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Control Register" name="TRIG1_CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x38">
      <BitField description="Software trigger. This field is self-clearing." name="SW_TRIG" size="1" start="0">
        <Enum description="No software trigger event generated." name="SW_TRIG_0" start="0" />
        <Enum description="Software trigger event generated." name="SW_TRIG_1" start="0x1" />
      </BitField>
      <BitField description="Trigger mode selection." name="TRIG_MODE" size="1" start="4">
        <Enum description="Hardware trigger. The softerware trigger will be ignored." name="TRIG_MODE_0" start="0" />
        <Enum description="Software trigger. The hardware trigger will be ignored." name="TRIG_MODE_1" start="0x1" />
      </BitField>
      <BitField description="The number of segments inside the trigger chain of TRIGa." name="TRIG_CHAIN" size="3" start="8">
        <Enum description="Trigger chain length is 1" name="TRIG_CHAIN_0" start="0" />
        <Enum description="Trigger chain length is 2" name="TRIG_CHAIN_1" start="0x1" />
        <Enum description="Trigger chain length is 3" name="TRIG_CHAIN_2" start="0x2" />
        <Enum description="Trigger chain length is 4" name="TRIG_CHAIN_3" start="0x3" />
        <Enum description="Trigger chain length is 5" name="TRIG_CHAIN_4" start="0x4" />
        <Enum description="Trigger chain length is 6" name="TRIG_CHAIN_5" start="0x5" />
        <Enum description="Trigger chain length is 7" name="TRIG_CHAIN_6" start="0x6" />
        <Enum description="Trigger chain length is 8" name="TRIG_CHAIN_7" start="0x7" />
      </BitField>
      <BitField description="External trigger priority, 7 is highest priority, while 0 is lowest" name="TRIG_PRIORITY" size="3" start="12" />
      <BitField description="Trigger synchronization mode selection" name="SYNC_MODE" size="1" start="16">
        <Enum description="Synchronization mode disabled, TRIGa and TRIG(a+4) are triggered independently." name="SYNC_MODE_0" start="0" />
        <Enum description="Synchronization mode enabled, TRIGa and TRIG(a+4) are triggered by TRIGa source synchronously." name="SYNC_MODE_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Counter Register" name="TRIG1_COUNTER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3C">
      <BitField description="TRIGGER initial delay counter. Initial_delay = (INIT_DELAY+1)*(PRE_DIVIDER+1)*ipg_clk" name="INIT_DELAY" size="16" start="0" />
      <BitField description="TRIGGER sampling interval counter" name="SAMPLE_INTERVAL" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 0/1 Register" name="TRIG1_CHAIN_1_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="ADC channel selection" name="CSEL0" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL0_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL0_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL0_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL0_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL0_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL0_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL0_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL0_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL0_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL0_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL0_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL0_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL0_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL0_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL0_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL0_15" start="0xF" />
      </BitField>
      <BitField description="Segment 0 HWTS ADC hardware trigger selection" name="HWTS0" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS0_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS0_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS0_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS0_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS0_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS0_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS0_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS0_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS0_128" start="0x80" />
      </BitField>
      <BitField description="Segment 0 B2B" name="B2B0" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG0_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B0_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B0_1" start="0x1" />
      </BitField>
      <BitField description="Segment 0 done interrupt selection" name="IE0" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE0_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 0 finish." name="IE0_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 0 finish." name="IE0_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 0 finish." name="IE0_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL1" size="4" start="16">
        <Enum description="ADC Channel 0 selected" name="CSEL1_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL1_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL1_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL1_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL1_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL1_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL1_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL1_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL1_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL1_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL1_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL1_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL1_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL1_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL1_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL1_15" start="0xF" />
      </BitField>
      <BitField description="Segment 1 HWTS ADC hardware trigger selection" name="HWTS1" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS1_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS1_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS1_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS1_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS1_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS1_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS1_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS1_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS1_128" start="0x80" />
      </BitField>
      <BitField description="Segment 1 B2B" name="B2B1" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG1_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B1_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B1_1" start="0x1" />
      </BitField>
      <BitField description="Segment 1 done interrupt selection" name="IE1" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE1_0" start="0" />
        <Enum description="Generate interrupt on Done0 when Segment 1 finish." name="IE1_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when Segment 1 finish." name="IE1_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when Segment 1 finish." name="IE1_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 2/3 Register" name="TRIG1_CHAIN_3_2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x44">
      <BitField description="ADC channel selection" name="CSEL2" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL2_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL2_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL2_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL2_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL2_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL2_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL2_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL2_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL2_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL2_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL2_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL2_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL2_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL2_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL2_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL2_15" start="0xF" />
      </BitField>
      <BitField description="Segment 2 HWTS ADC hardware trigger selection" name="HWTS2" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS2_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS2_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS2_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS2_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS2_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS2_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS2_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS2_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS2_128" start="0x80" />
      </BitField>
      <BitField description="Segment 2 B2B" name="B2B2" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG2_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B2_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B2_1" start="0x1" />
      </BitField>
      <BitField description="Segment 2 done interrupt selection" name="IE2" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE2_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 2 finish." name="IE2_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 2 finish." name="IE2_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 2 finish." name="IE2_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL3" size="4" start="16">
        <Enum description="ADC Channel 0 selected" name="CSEL3_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL3_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL3_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL3_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL3_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL3_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL3_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL3_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL3_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL3_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL3_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL3_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL3_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL3_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL3_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL3_15" start="0xF" />
      </BitField>
      <BitField description="Segment 3 HWTS ADC hardware trigger selection" name="HWTS3" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS3_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS3_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS3_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS3_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS3_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS3_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS3_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS3_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS3_128" start="0x80" />
      </BitField>
      <BitField description="Segment 3 B2B" name="B2B3" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG3_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B3_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B3_1" start="0x1" />
      </BitField>
      <BitField description="Segment 3 done interrupt selection" name="IE3" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE3_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 3 finish." name="IE3_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 3 finish." name="IE3_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 3 finish." name="IE3_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 4/5 Register" name="TRIG1_CHAIN_5_4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x48">
      <BitField description="ADC channel selection" name="CSEL4" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL4_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL4_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL4_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL4_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL4_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL4_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL4_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL4_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL4_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL4_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL4_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL4_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL4_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL4_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL4_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL4_15" start="0xF" />
      </BitField>
      <BitField description="Segment 4 HWTS ADC hardware trigger selection" name="HWTS4" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS4_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS4_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS4_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS4_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS4_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS4_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS4_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS4_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS4_128" start="0x80" />
      </BitField>
      <BitField description="Segment 4 B2B" name="B2B4" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG4_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B4_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B4_1" start="0x1" />
      </BitField>
      <BitField description="Segment 4 done interrupt selection" name="IE4" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE4_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 4 finish." name="IE4_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 4 finish." name="IE4_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 4 finish." name="IE4_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL5" size="4" start="16">
        <Enum description="ADC Channel 0 selected" name="CSEL5_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL5_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL5_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL5_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL5_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL5_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL5_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL5_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL5_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL5_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL5_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL5_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL5_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL5_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL5_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL5_15" start="0xF" />
      </BitField>
      <BitField description="Segment 5 HWTS ADC hardware trigger selection" name="HWTS5" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS5_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS5_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS5_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS5_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS5_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS5_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS5_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS5_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS5_128" start="0x80" />
      </BitField>
      <BitField description="Segment 5 B2B" name="B2B5" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG5_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B5_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B5_1" start="0x1" />
      </BitField>
      <BitField description="Segment 5 done interrupt selection" name="IE5" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE5_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 5 finish." name="IE5_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 5 finish." name="IE5_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 5 finish." name="IE5_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 6/7 Register" name="TRIG1_CHAIN_7_6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x4C">
      <BitField description="ADC channel selection" name="CSEL6" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL6_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL6_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL6_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL6_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL6_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL6_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL6_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL6_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL6_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL6_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL6_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL6_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL6_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL6_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL6_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL6_15" start="0xF" />
      </BitField>
      <BitField description="Segment 6 HWTS ADC hardware trigger selection" name="HWTS6" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS6_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS6_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS6_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS6_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS6_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS6_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS6_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS6_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS6_128" start="0x80" />
      </BitField>
      <BitField description="Segment 6 B2B" name="B2B6" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG6_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B6_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B6_1" start="0x1" />
      </BitField>
      <BitField description="Segment 6 done interrupt selection" name="IE6" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE6_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 6 finish." name="IE6_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 6 finish." name="IE6_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 6 finish." name="IE6_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL7" size="4" start="16">
        <Enum description="ADC Channel 0 selected." name="CSEL7_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL7_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL7_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL7_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL7_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL7_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL7_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL7_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL7_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL7_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL7_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL7_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL7_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL7_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL7_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL7_15" start="0xF" />
      </BitField>
      <BitField description="Segment 7 HWTS ADC hardware trigger selection" name="HWTS7" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS7_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS7_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS7_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS7_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS7_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS7_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS7_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS7_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS7_128" start="0x80" />
      </BitField>
      <BitField description="Segment 7 B2B" name="B2B7" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG7_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B7_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B7_1" start="0x1" />
      </BitField>
      <BitField description="Segment 7 done interrupt selection" name="IE7" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE7_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 7 finish." name="IE7_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 7 finish." name="IE7_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 7 finish." name="IE7_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 1/0 Register" name="TRIG1_RESULT_1_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x50">
      <BitField description="Result DATA0The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA0" size="12" start="0" />
      <BitField description="Result DATA1The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA1" size="12" start="16" />
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 3/2 Register" name="TRIG1_RESULT_3_2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x54">
      <BitField description="Result DATA2The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA2" size="12" start="0" />
      <BitField description="Result DATA3The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA3" size="12" start="16" />
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 5/4 Register" name="TRIG1_RESULT_5_4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x58">
      <BitField description="Result DATA4The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA4" size="12" start="0" />
      <BitField description="Result DATA5The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA5" size="12" start="16" />
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 7/6 Register" name="TRIG1_RESULT_7_6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5C">
      <BitField description="Result DATA6The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA6" size="12" start="0" />
      <BitField description="Result DATA7The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA7" size="12" start="16" />
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Control Register" name="TRIG2_CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x60">
      <BitField description="Software trigger. This field is self-clearing." name="SW_TRIG" size="1" start="0">
        <Enum description="No software trigger event generated." name="SW_TRIG_0" start="0" />
        <Enum description="Software trigger event generated." name="SW_TRIG_1" start="0x1" />
      </BitField>
      <BitField description="Trigger mode selection." name="TRIG_MODE" size="1" start="4">
        <Enum description="Hardware trigger. The softerware trigger will be ignored." name="TRIG_MODE_0" start="0" />
        <Enum description="Software trigger. The hardware trigger will be ignored." name="TRIG_MODE_1" start="0x1" />
      </BitField>
      <BitField description="The number of segments inside the trigger chain of TRIGa." name="TRIG_CHAIN" size="3" start="8">
        <Enum description="Trigger chain length is 1" name="TRIG_CHAIN_0" start="0" />
        <Enum description="Trigger chain length is 2" name="TRIG_CHAIN_1" start="0x1" />
        <Enum description="Trigger chain length is 3" name="TRIG_CHAIN_2" start="0x2" />
        <Enum description="Trigger chain length is 4" name="TRIG_CHAIN_3" start="0x3" />
        <Enum description="Trigger chain length is 5" name="TRIG_CHAIN_4" start="0x4" />
        <Enum description="Trigger chain length is 6" name="TRIG_CHAIN_5" start="0x5" />
        <Enum description="Trigger chain length is 7" name="TRIG_CHAIN_6" start="0x6" />
        <Enum description="Trigger chain length is 8" name="TRIG_CHAIN_7" start="0x7" />
      </BitField>
      <BitField description="External trigger priority, 7 is highest priority, while 0 is lowest" name="TRIG_PRIORITY" size="3" start="12" />
      <BitField description="Trigger synchronization mode selection" name="SYNC_MODE" size="1" start="16">
        <Enum description="Synchronization mode disabled, TRIGa and TRIG(a+4) are triggered independently." name="SYNC_MODE_0" start="0" />
        <Enum description="Synchronization mode enabled, TRIGa and TRIG(a+4) are triggered by TRIGa source synchronously." name="SYNC_MODE_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Counter Register" name="TRIG2_COUNTER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x64">
      <BitField description="TRIGGER initial delay counter. Initial_delay = (INIT_DELAY+1)*(PRE_DIVIDER+1)*ipg_clk" name="INIT_DELAY" size="16" start="0" />
      <BitField description="TRIGGER sampling interval counter" name="SAMPLE_INTERVAL" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 0/1 Register" name="TRIG2_CHAIN_1_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x68">
      <BitField description="ADC channel selection" name="CSEL0" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL0_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL0_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL0_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL0_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL0_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL0_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL0_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL0_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL0_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL0_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL0_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL0_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL0_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL0_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL0_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL0_15" start="0xF" />
      </BitField>
      <BitField description="Segment 0 HWTS ADC hardware trigger selection" name="HWTS0" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS0_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS0_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS0_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS0_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS0_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS0_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS0_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS0_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS0_128" start="0x80" />
      </BitField>
      <BitField description="Segment 0 B2B" name="B2B0" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG0_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B0_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B0_1" start="0x1" />
      </BitField>
      <BitField description="Segment 0 done interrupt selection" name="IE0" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE0_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 0 finish." name="IE0_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 0 finish." name="IE0_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 0 finish." name="IE0_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL1" size="4" start="16">
        <Enum description="ADC Channel 0 selected" name="CSEL1_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL1_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL1_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL1_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL1_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL1_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL1_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL1_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL1_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL1_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL1_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL1_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL1_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL1_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL1_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL1_15" start="0xF" />
      </BitField>
      <BitField description="Segment 1 HWTS ADC hardware trigger selection" name="HWTS1" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS1_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS1_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS1_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS1_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS1_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS1_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS1_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS1_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS1_128" start="0x80" />
      </BitField>
      <BitField description="Segment 1 B2B" name="B2B1" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG1_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B1_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B1_1" start="0x1" />
      </BitField>
      <BitField description="Segment 1 done interrupt selection" name="IE1" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE1_0" start="0" />
        <Enum description="Generate interrupt on Done0 when Segment 1 finish." name="IE1_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when Segment 1 finish." name="IE1_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when Segment 1 finish." name="IE1_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 2/3 Register" name="TRIG2_CHAIN_3_2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x6C">
      <BitField description="ADC channel selection" name="CSEL2" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL2_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL2_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL2_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL2_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL2_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL2_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL2_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL2_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL2_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL2_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL2_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL2_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL2_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL2_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL2_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL2_15" start="0xF" />
      </BitField>
      <BitField description="Segment 2 HWTS ADC hardware trigger selection" name="HWTS2" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS2_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS2_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS2_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS2_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS2_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS2_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS2_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS2_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS2_128" start="0x80" />
      </BitField>
      <BitField description="Segment 2 B2B" name="B2B2" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG2_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B2_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B2_1" start="0x1" />
      </BitField>
      <BitField description="Segment 2 done interrupt selection" name="IE2" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE2_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 2 finish." name="IE2_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 2 finish." name="IE2_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 2 finish." name="IE2_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL3" size="4" start="16">
        <Enum description="ADC Channel 0 selected" name="CSEL3_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL3_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL3_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL3_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL3_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL3_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL3_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL3_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL3_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL3_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL3_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL3_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL3_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL3_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL3_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL3_15" start="0xF" />
      </BitField>
      <BitField description="Segment 3 HWTS ADC hardware trigger selection" name="HWTS3" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS3_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS3_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS3_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS3_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS3_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS3_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS3_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS3_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS3_128" start="0x80" />
      </BitField>
      <BitField description="Segment 3 B2B" name="B2B3" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG3_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B3_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B3_1" start="0x1" />
      </BitField>
      <BitField description="Segment 3 done interrupt selection" name="IE3" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE3_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 3 finish." name="IE3_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 3 finish." name="IE3_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 3 finish." name="IE3_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 4/5 Register" name="TRIG2_CHAIN_5_4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x70">
      <BitField description="ADC channel selection" name="CSEL4" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL4_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL4_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL4_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL4_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL4_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL4_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL4_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL4_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL4_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL4_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL4_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL4_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL4_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL4_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL4_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL4_15" start="0xF" />
      </BitField>
      <BitField description="Segment 4 HWTS ADC hardware trigger selection" name="HWTS4" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS4_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS4_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS4_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS4_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS4_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS4_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS4_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS4_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS4_128" start="0x80" />
      </BitField>
      <BitField description="Segment 4 B2B" name="B2B4" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG4_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B4_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B4_1" start="0x1" />
      </BitField>
      <BitField description="Segment 4 done interrupt selection" name="IE4" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE4_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 4 finish." name="IE4_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 4 finish." name="IE4_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 4 finish." name="IE4_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL5" size="4" start="16">
        <Enum description="ADC Channel 0 selected" name="CSEL5_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL5_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL5_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL5_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL5_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL5_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL5_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL5_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL5_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL5_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL5_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL5_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL5_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL5_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL5_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL5_15" start="0xF" />
      </BitField>
      <BitField description="Segment 5 HWTS ADC hardware trigger selection" name="HWTS5" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS5_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS5_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS5_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS5_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS5_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS5_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS5_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS5_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS5_128" start="0x80" />
      </BitField>
      <BitField description="Segment 5 B2B" name="B2B5" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG5_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B5_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B5_1" start="0x1" />
      </BitField>
      <BitField description="Segment 5 done interrupt selection" name="IE5" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE5_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 5 finish." name="IE5_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 5 finish." name="IE5_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 5 finish." name="IE5_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 6/7 Register" name="TRIG2_CHAIN_7_6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x74">
      <BitField description="ADC channel selection" name="CSEL6" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL6_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL6_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL6_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL6_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL6_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL6_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL6_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL6_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL6_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL6_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL6_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL6_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL6_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL6_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL6_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL6_15" start="0xF" />
      </BitField>
      <BitField description="Segment 6 HWTS ADC hardware trigger selection" name="HWTS6" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS6_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS6_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS6_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS6_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS6_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS6_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS6_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS6_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS6_128" start="0x80" />
      </BitField>
      <BitField description="Segment 6 B2B" name="B2B6" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG6_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B6_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B6_1" start="0x1" />
      </BitField>
      <BitField description="Segment 6 done interrupt selection" name="IE6" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE6_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 6 finish." name="IE6_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 6 finish." name="IE6_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 6 finish." name="IE6_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL7" size="4" start="16">
        <Enum description="ADC Channel 0 selected." name="CSEL7_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL7_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL7_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL7_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL7_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL7_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL7_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL7_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL7_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL7_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL7_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL7_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL7_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL7_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL7_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL7_15" start="0xF" />
      </BitField>
      <BitField description="Segment 7 HWTS ADC hardware trigger selection" name="HWTS7" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS7_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS7_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS7_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS7_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS7_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS7_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS7_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS7_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS7_128" start="0x80" />
      </BitField>
      <BitField description="Segment 7 B2B" name="B2B7" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG7_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B7_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B7_1" start="0x1" />
      </BitField>
      <BitField description="Segment 7 done interrupt selection" name="IE7" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE7_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 7 finish." name="IE7_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 7 finish." name="IE7_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 7 finish." name="IE7_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 1/0 Register" name="TRIG2_RESULT_1_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x78">
      <BitField description="Result DATA0The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA0" size="12" start="0" />
      <BitField description="Result DATA1The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA1" size="12" start="16" />
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 3/2 Register" name="TRIG2_RESULT_3_2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x7C">
      <BitField description="Result DATA2The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA2" size="12" start="0" />
      <BitField description="Result DATA3The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA3" size="12" start="16" />
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 5/4 Register" name="TRIG2_RESULT_5_4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x80">
      <BitField description="Result DATA4The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA4" size="12" start="0" />
      <BitField description="Result DATA5The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA5" size="12" start="16" />
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 7/6 Register" name="TRIG2_RESULT_7_6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x84">
      <BitField description="Result DATA6The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA6" size="12" start="0" />
      <BitField description="Result DATA7The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA7" size="12" start="16" />
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Control Register" name="TRIG3_CTRL" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x88">
      <BitField description="Software trigger. This field is self-clearing." name="SW_TRIG" size="1" start="0">
        <Enum description="No software trigger event generated." name="SW_TRIG_0" start="0" />
        <Enum description="Software trigger event generated." name="SW_TRIG_1" start="0x1" />
      </BitField>
      <BitField description="Trigger mode selection." name="TRIG_MODE" size="1" start="4">
        <Enum description="Hardware trigger. The softerware trigger will be ignored." name="TRIG_MODE_0" start="0" />
        <Enum description="Software trigger. The hardware trigger will be ignored." name="TRIG_MODE_1" start="0x1" />
      </BitField>
      <BitField description="The number of segments inside the trigger chain of TRIGa." name="TRIG_CHAIN" size="3" start="8">
        <Enum description="Trigger chain length is 1" name="TRIG_CHAIN_0" start="0" />
        <Enum description="Trigger chain length is 2" name="TRIG_CHAIN_1" start="0x1" />
        <Enum description="Trigger chain length is 3" name="TRIG_CHAIN_2" start="0x2" />
        <Enum description="Trigger chain length is 4" name="TRIG_CHAIN_3" start="0x3" />
        <Enum description="Trigger chain length is 5" name="TRIG_CHAIN_4" start="0x4" />
        <Enum description="Trigger chain length is 6" name="TRIG_CHAIN_5" start="0x5" />
        <Enum description="Trigger chain length is 7" name="TRIG_CHAIN_6" start="0x6" />
        <Enum description="Trigger chain length is 8" name="TRIG_CHAIN_7" start="0x7" />
      </BitField>
      <BitField description="External trigger priority, 7 is highest priority, while 0 is lowest" name="TRIG_PRIORITY" size="3" start="12" />
      <BitField description="Trigger synchronization mode selection" name="SYNC_MODE" size="1" start="16">
        <Enum description="Synchronization mode disabled, TRIGa and TRIG(a+4) are triggered independently." name="SYNC_MODE_0" start="0" />
        <Enum description="Synchronization mode enabled, TRIGa and TRIG(a+4) are triggered by TRIGa source synchronously." name="SYNC_MODE_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Counter Register" name="TRIG3_COUNTER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8C">
      <BitField description="TRIGGER initial delay counter. Initial_delay = (INIT_DELAY+1)*(PRE_DIVIDER+1)*ipg_clk" name="INIT_DELAY" size="16" start="0" />
      <BitField description="TRIGGER sampling interval counter" name="SAMPLE_INTERVAL" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 0/1 Register" name="TRIG3_CHAIN_1_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x90">
      <BitField description="ADC channel selection" name="CSEL0" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL0_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL0_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL0_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL0_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL0_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL0_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL0_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL0_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL0_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL0_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL0_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL0_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL0_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL0_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL0_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL0_15" start="0xF" />
      </BitField>
      <BitField description="Segment 0 HWTS ADC hardware trigger selection" name="HWTS0" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS0_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS0_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS0_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS0_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS0_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS0_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS0_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS0_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS0_128" start="0x80" />
      </BitField>
      <BitField description="Segment 0 B2B" name="B2B0" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG0_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B0_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B0_1" start="0x1" />
      </BitField>
      <BitField description="Segment 0 done interrupt selection" name="IE0" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE0_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 0 finish." name="IE0_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 0 finish." name="IE0_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 0 finish." name="IE0_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL1" size="4" start="16">
        <Enum description="ADC Channel 0 selected" name="CSEL1_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL1_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL1_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL1_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL1_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL1_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL1_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL1_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL1_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL1_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL1_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL1_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL1_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL1_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL1_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL1_15" start="0xF" />
      </BitField>
      <BitField description="Segment 1 HWTS ADC hardware trigger selection" name="HWTS1" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS1_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS1_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS1_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS1_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS1_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS1_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS1_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS1_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS1_128" start="0x80" />
      </BitField>
      <BitField description="Segment 1 B2B" name="B2B1" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG1_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B1_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B1_1" start="0x1" />
      </BitField>
      <BitField description="Segment 1 done interrupt selection" name="IE1" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE1_0" start="0" />
        <Enum description="Generate interrupt on Done0 when Segment 1 finish." name="IE1_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when Segment 1 finish." name="IE1_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when Segment 1 finish." name="IE1_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 2/3 Register" name="TRIG3_CHAIN_3_2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x94">
      <BitField description="ADC channel selection" name="CSEL2" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL2_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL2_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL2_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL2_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL2_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL2_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL2_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL2_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL2_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL2_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL2_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL2_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL2_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL2_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL2_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL2_15" start="0xF" />
      </BitField>
      <BitField description="Segment 2 HWTS ADC hardware trigger selection" name="HWTS2" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS2_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS2_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS2_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS2_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS2_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS2_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS2_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS2_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS2_128" start="0x80" />
      </BitField>
      <BitField description="Segment 2 B2B" name="B2B2" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG2_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B2_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B2_1" start="0x1" />
      </BitField>
      <BitField description="Segment 2 done interrupt selection" name="IE2" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE2_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 2 finish." name="IE2_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 2 finish." name="IE2_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 2 finish." name="IE2_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL3" size="4" start="16">
        <Enum description="ADC Channel 0 selected" name="CSEL3_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL3_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL3_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL3_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL3_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL3_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL3_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL3_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL3_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL3_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL3_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL3_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL3_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL3_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL3_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL3_15" start="0xF" />
      </BitField>
      <BitField description="Segment 3 HWTS ADC hardware trigger selection" name="HWTS3" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS3_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS3_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS3_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS3_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS3_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS3_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS3_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS3_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS3_128" start="0x80" />
      </BitField>
      <BitField description="Segment 3 B2B" name="B2B3" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG3_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B3_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B3_1" start="0x1" />
      </BitField>
      <BitField description="Segment 3 done interrupt selection" name="IE3" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE3_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 3 finish." name="IE3_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 3 finish." name="IE3_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 3 finish." name="IE3_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 4/5 Register" name="TRIG3_CHAIN_5_4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x98">
      <BitField description="ADC channel selection" name="CSEL4" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL4_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL4_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL4_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL4_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL4_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL4_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL4_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL4_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL4_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL4_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL4_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL4_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL4_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL4_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL4_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL4_15" start="0xF" />
      </BitField>
      <BitField description="Segment 4 HWTS ADC hardware trigger selection" name="HWTS4" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS4_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS4_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS4_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS4_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS4_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS4_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS4_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS4_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS4_128" start="0x80" />
      </BitField>
      <BitField description="Segment 4 B2B" name="B2B4" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG4_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B4_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B4_1" start="0x1" />
      </BitField>
      <BitField description="Segment 4 done interrupt selection" name="IE4" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE4_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 4 finish." name="IE4_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 4 finish." name="IE4_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 4 finish." name="IE4_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL5" size="4" start="16">
        <Enum description="ADC Channel 0 selected" name="CSEL5_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL5_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL5_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL5_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL5_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL5_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL5_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL5_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL5_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL5_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL5_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL5_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL5_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL5_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL5_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL5_15" start="0xF" />
      </BitField>
      <BitField description="Segment 5 HWTS ADC hardware trigger selection" name="HWTS5" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS5_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS5_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS5_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS5_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS5_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS5_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS5_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS5_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS5_128" start="0x80" />
      </BitField>
      <BitField description="Segment 5 B2B" name="B2B5" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG5_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B5_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B5_1" start="0x1" />
      </BitField>
      <BitField description="Segment 5 done interrupt selection" name="IE5" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE5_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 5 finish." name="IE5_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 5 finish." name="IE5_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 5 finish." name="IE5_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="ETC_TRIG Chain 6/7 Register" name="TRIG3_CHAIN_7_6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x9C">
      <BitField description="ADC channel selection" name="CSEL6" size="4" start="0">
        <Enum description="ADC Channel 0 selected" name="CSEL6_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL6_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL6_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL6_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL6_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL6_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL6_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL6_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL6_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL6_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL6_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL6_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL6_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL6_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL6_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL6_15" start="0xF" />
      </BitField>
      <BitField description="Segment 6 HWTS ADC hardware trigger selection" name="HWTS6" size="8" start="4">
        <Enum description="no trigger selected" name="HWTS6_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS6_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS6_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS6_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS6_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS6_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS6_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS6_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS6_128" start="0x80" />
      </BitField>
      <BitField description="Segment 6 B2B" name="B2B6" size="1" start="12">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG6_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B6_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B6_1" start="0x1" />
      </BitField>
      <BitField description="Segment 6 done interrupt selection" name="IE6" size="2" start="13">
        <Enum description="No interrupt when finished" name="IE6_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 6 finish." name="IE6_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 6 finish." name="IE6_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 6 finish." name="IE6_3" start="0x3" />
      </BitField>
      <BitField description="ADC channel selection" name="CSEL7" size="4" start="16">
        <Enum description="ADC Channel 0 selected." name="CSEL7_0" start="0" />
        <Enum description="ADC Channel 1 selected." name="CSEL7_1" start="0x1" />
        <Enum description="ADC Channel 2 selected." name="CSEL7_2" start="0x2" />
        <Enum description="ADC Channel 3 selected." name="CSEL7_3" start="0x3" />
        <Enum description="ADC Channel 4 selected." name="CSEL7_4" start="0x4" />
        <Enum description="ADC Channel 5 selected." name="CSEL7_5" start="0x5" />
        <Enum description="ADC Channel 6 selected." name="CSEL7_6" start="0x6" />
        <Enum description="ADC Channel 7 selected." name="CSEL7_7" start="0x7" />
        <Enum description="ADC Channel 8 selected." name="CSEL7_8" start="0x8" />
        <Enum description="ADC Channel 9 selected." name="CSEL7_9" start="0x9" />
        <Enum description="ADC Channel 10 selected." name="CSEL7_10" start="0xA" />
        <Enum description="ADC Channel 11 selected." name="CSEL7_11" start="0xB" />
        <Enum description="ADC Channel 12 selected." name="CSEL7_12" start="0xC" />
        <Enum description="ADC Channel 13 selected." name="CSEL7_13" start="0xD" />
        <Enum description="ADC Channel 14 selected." name="CSEL7_14" start="0xE" />
        <Enum description="ADC Channel 15 selected." name="CSEL7_15" start="0xF" />
      </BitField>
      <BitField description="Segment 7 HWTS ADC hardware trigger selection" name="HWTS7" size="8" start="20">
        <Enum description="no trigger selected" name="HWTS7_0" start="0" />
        <Enum description="ADC TRIG0 selected" name="HWTS7_1" start="0x1" />
        <Enum description="ADC TRIG1 selected" name="HWTS7_2" start="0x2" />
        <Enum description="ADC TRIG2 selected" name="HWTS7_4" start="0x4" />
        <Enum description="ADC TRIG3 selected" name="HWTS7_8" start="0x8" />
        <Enum description="ADC TRIG4 selected" name="HWTS7_16" start="0x10" />
        <Enum description="ADC TRIG5 selected" name="HWTS7_32" start="0x20" />
        <Enum description="ADC TRIG6 selected" name="HWTS7_64" start="0x40" />
        <Enum description="ADC TRIG7 selected" name="HWTS7_128" start="0x80" />
      </BitField>
      <BitField description="Segment 7 B2B" name="B2B7" size="1" start="28">
        <Enum description="Disable B2B. Wait until delay value defined by TRIG7_COUNTER[SAMPLE_INTERVAL] is reached" name="B2B7_0" start="0" />
        <Enum description="Enable B2B. When Segment 0 finished (ADC COCO) then automatically trigger next ADC conversion, no need to wait until interval delay reached." name="B2B7_1" start="0x1" />
      </BitField>
      <BitField description="Segment 7 done interrupt selection" name="IE7" size="2" start="29">
        <Enum description="No interrupt when finished" name="IE7_0" start="0" />
        <Enum description="Generate interrupt on Done0 when segment 7 finish." name="IE7_1" start="0x1" />
        <Enum description="Generate interrupt on Done1 when segment 7 finish." name="IE7_2" start="0x2" />
        <Enum description="Generate interrupt on Done2 when segment 7 finish." name="IE7_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 1/0 Register" name="TRIG3_RESULT_1_0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xA0">
      <BitField description="Result DATA0The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA0" size="12" start="0" />
      <BitField description="Result DATA1The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA1" size="12" start="16" />
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 3/2 Register" name="TRIG3_RESULT_3_2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xA4">
      <BitField description="Result DATA2The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA2" size="12" start="0" />
      <BitField description="Result DATA3The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA3" size="12" start="16" />
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 5/4 Register" name="TRIG3_RESULT_5_4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xA8">
      <BitField description="Result DATA4The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA4" size="12" start="0" />
      <BitField description="Result DATA5The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA5" size="12" start="16" />
    </Register>
    <Register access="ReadOnly" description="ETC_TRIG Result Data 7/6 Register" name="TRIG3_RESULT_7_6" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xAC">
      <BitField description="Result DATA6The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA6" size="12" start="0" />
      <BitField description="Result DATA7The sign bit from ADC result FIFO is ignored by ETC_TRIG result, so only 12-bit unsigned results is supported by ADC_ETC module" name="DATA7" size="12" start="16" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="AND/OR/INVERT module" name="AOI" start="0x403B4000">
    <Register access="Read/Write" description="Boolean Function Term 0 and 1 Configuration Register for EVENTn" name="AOI_BFCRT010" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x0">
      <BitField description="Product term 1, D input configuration" name="PT1_DC" size="2" start="0">
        <Enum description="Force the D input in this product term to a logical zero" name="PT1_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT1_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT1_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT1_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 1, C input configuration" name="PT1_CC" size="2" start="2">
        <Enum description="Force the C input in this product term to a logical zero" name="PT1_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT1_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT1_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT1_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 1, B input configuration" name="PT1_BC" size="2" start="4">
        <Enum description="Force the B input in this product term to a logical zero" name="PT1_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT1_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT1_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT1_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 1, A input configuration" name="PT1_AC" size="2" start="6">
        <Enum description="Force the A input in this product term to a logical zero" name="PT1_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT1_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT1_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT1_AC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, D input configuration" name="PT0_DC" size="2" start="8">
        <Enum description="Force the D input in this product term to a logical zero" name="PT0_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT0_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT0_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT0_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, C input configuration" name="PT0_CC" size="2" start="10">
        <Enum description="Force the C input in this product term to a logical zero" name="PT0_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT0_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT0_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT0_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, B input configuration" name="PT0_BC" size="2" start="12">
        <Enum description="Force the B input in this product term to a logical zero" name="PT0_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT0_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT0_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT0_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, A input configuration" name="PT0_AC" size="2" start="14">
        <Enum description="Force the A input in this product term to a logical zero" name="PT0_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT0_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT0_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT0_AC_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Boolean Function Term 0 and 1 Configuration Register for EVENTn" name="AOI_BFCRT011" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4">
      <BitField description="Product term 1, D input configuration" name="PT1_DC" size="2" start="0">
        <Enum description="Force the D input in this product term to a logical zero" name="PT1_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT1_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT1_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT1_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 1, C input configuration" name="PT1_CC" size="2" start="2">
        <Enum description="Force the C input in this product term to a logical zero" name="PT1_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT1_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT1_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT1_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 1, B input configuration" name="PT1_BC" size="2" start="4">
        <Enum description="Force the B input in this product term to a logical zero" name="PT1_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT1_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT1_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT1_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 1, A input configuration" name="PT1_AC" size="2" start="6">
        <Enum description="Force the A input in this product term to a logical zero" name="PT1_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT1_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT1_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT1_AC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, D input configuration" name="PT0_DC" size="2" start="8">
        <Enum description="Force the D input in this product term to a logical zero" name="PT0_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT0_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT0_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT0_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, C input configuration" name="PT0_CC" size="2" start="10">
        <Enum description="Force the C input in this product term to a logical zero" name="PT0_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT0_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT0_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT0_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, B input configuration" name="PT0_BC" size="2" start="12">
        <Enum description="Force the B input in this product term to a logical zero" name="PT0_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT0_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT0_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT0_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, A input configuration" name="PT0_AC" size="2" start="14">
        <Enum description="Force the A input in this product term to a logical zero" name="PT0_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT0_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT0_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT0_AC_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Boolean Function Term 0 and 1 Configuration Register for EVENTn" name="AOI_BFCRT012" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x8">
      <BitField description="Product term 1, D input configuration" name="PT1_DC" size="2" start="0">
        <Enum description="Force the D input in this product term to a logical zero" name="PT1_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT1_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT1_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT1_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 1, C input configuration" name="PT1_CC" size="2" start="2">
        <Enum description="Force the C input in this product term to a logical zero" name="PT1_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT1_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT1_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT1_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 1, B input configuration" name="PT1_BC" size="2" start="4">
        <Enum description="Force the B input in this product term to a logical zero" name="PT1_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT1_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT1_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT1_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 1, A input configuration" name="PT1_AC" size="2" start="6">
        <Enum description="Force the A input in this product term to a logical zero" name="PT1_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT1_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT1_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT1_AC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, D input configuration" name="PT0_DC" size="2" start="8">
        <Enum description="Force the D input in this product term to a logical zero" name="PT0_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT0_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT0_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT0_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, C input configuration" name="PT0_CC" size="2" start="10">
        <Enum description="Force the C input in this product term to a logical zero" name="PT0_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT0_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT0_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT0_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, B input configuration" name="PT0_BC" size="2" start="12">
        <Enum description="Force the B input in this product term to a logical zero" name="PT0_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT0_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT0_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT0_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, A input configuration" name="PT0_AC" size="2" start="14">
        <Enum description="Force the A input in this product term to a logical zero" name="PT0_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT0_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT0_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT0_AC_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Boolean Function Term 0 and 1 Configuration Register for EVENTn" name="AOI_BFCRT013" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xC">
      <BitField description="Product term 1, D input configuration" name="PT1_DC" size="2" start="0">
        <Enum description="Force the D input in this product term to a logical zero" name="PT1_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT1_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT1_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT1_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 1, C input configuration" name="PT1_CC" size="2" start="2">
        <Enum description="Force the C input in this product term to a logical zero" name="PT1_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT1_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT1_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT1_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 1, B input configuration" name="PT1_BC" size="2" start="4">
        <Enum description="Force the B input in this product term to a logical zero" name="PT1_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT1_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT1_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT1_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 1, A input configuration" name="PT1_AC" size="2" start="6">
        <Enum description="Force the A input in this product term to a logical zero" name="PT1_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT1_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT1_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT1_AC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, D input configuration" name="PT0_DC" size="2" start="8">
        <Enum description="Force the D input in this product term to a logical zero" name="PT0_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT0_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT0_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT0_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, C input configuration" name="PT0_CC" size="2" start="10">
        <Enum description="Force the C input in this product term to a logical zero" name="PT0_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT0_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT0_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT0_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, B input configuration" name="PT0_BC" size="2" start="12">
        <Enum description="Force the B input in this product term to a logical zero" name="PT0_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT0_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT0_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT0_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 0, A input configuration" name="PT0_AC" size="2" start="14">
        <Enum description="Force the A input in this product term to a logical zero" name="PT0_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT0_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT0_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT0_AC_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Boolean Function Term 2 and 3 Configuration Register for EVENTn" name="AOI_BFCRT230" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2">
      <BitField description="Product term 3, D input configuration" name="PT3_DC" size="2" start="0">
        <Enum description="Force the D input in this product term to a logical zero" name="PT3_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT3_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT3_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT3_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 3, C input configuration" name="PT3_CC" size="2" start="2">
        <Enum description="Force the C input in this product term to a logical zero" name="PT3_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT3_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT3_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT3_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 3, B input configuration" name="PT3_BC" size="2" start="4">
        <Enum description="Force the B input in this product term to a logical zero" name="PT3_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT3_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT3_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT3_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 3, A input configuration" name="PT3_AC" size="2" start="6">
        <Enum description="Force the A input in this product term to a logical zero" name="PT3_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT3_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT3_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT3_AC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, D input configuration" name="PT2_DC" size="2" start="8">
        <Enum description="Force the D input in this product term to a logical zero" name="PT2_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT2_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT2_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT2_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, C input configuration" name="PT2_CC" size="2" start="10">
        <Enum description="Force the C input in this product term to a logical zero" name="PT2_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT2_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT2_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT2_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, B input configuration" name="PT2_BC" size="2" start="12">
        <Enum description="Force the B input in this product term to a logical zero" name="PT2_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT2_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT2_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT2_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, A input configuration" name="PT2_AC" size="2" start="14">
        <Enum description="Force the A input in this product term to a logical zero" name="PT2_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT2_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT2_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT2_AC_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Boolean Function Term 2 and 3 Configuration Register for EVENTn" name="AOI_BFCRT231" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6">
      <BitField description="Product term 3, D input configuration" name="PT3_DC" size="2" start="0">
        <Enum description="Force the D input in this product term to a logical zero" name="PT3_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT3_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT3_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT3_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 3, C input configuration" name="PT3_CC" size="2" start="2">
        <Enum description="Force the C input in this product term to a logical zero" name="PT3_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT3_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT3_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT3_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 3, B input configuration" name="PT3_BC" size="2" start="4">
        <Enum description="Force the B input in this product term to a logical zero" name="PT3_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT3_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT3_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT3_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 3, A input configuration" name="PT3_AC" size="2" start="6">
        <Enum description="Force the A input in this product term to a logical zero" name="PT3_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT3_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT3_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT3_AC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, D input configuration" name="PT2_DC" size="2" start="8">
        <Enum description="Force the D input in this product term to a logical zero" name="PT2_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT2_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT2_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT2_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, C input configuration" name="PT2_CC" size="2" start="10">
        <Enum description="Force the C input in this product term to a logical zero" name="PT2_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT2_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT2_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT2_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, B input configuration" name="PT2_BC" size="2" start="12">
        <Enum description="Force the B input in this product term to a logical zero" name="PT2_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT2_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT2_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT2_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, A input configuration" name="PT2_AC" size="2" start="14">
        <Enum description="Force the A input in this product term to a logical zero" name="PT2_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT2_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT2_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT2_AC_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Boolean Function Term 2 and 3 Configuration Register for EVENTn" name="AOI_BFCRT232" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xA">
      <BitField description="Product term 3, D input configuration" name="PT3_DC" size="2" start="0">
        <Enum description="Force the D input in this product term to a logical zero" name="PT3_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT3_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT3_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT3_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 3, C input configuration" name="PT3_CC" size="2" start="2">
        <Enum description="Force the C input in this product term to a logical zero" name="PT3_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT3_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT3_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT3_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 3, B input configuration" name="PT3_BC" size="2" start="4">
        <Enum description="Force the B input in this product term to a logical zero" name="PT3_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT3_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT3_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT3_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 3, A input configuration" name="PT3_AC" size="2" start="6">
        <Enum description="Force the A input in this product term to a logical zero" name="PT3_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT3_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT3_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT3_AC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, D input configuration" name="PT2_DC" size="2" start="8">
        <Enum description="Force the D input in this product term to a logical zero" name="PT2_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT2_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT2_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT2_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, C input configuration" name="PT2_CC" size="2" start="10">
        <Enum description="Force the C input in this product term to a logical zero" name="PT2_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT2_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT2_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT2_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, B input configuration" name="PT2_BC" size="2" start="12">
        <Enum description="Force the B input in this product term to a logical zero" name="PT2_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT2_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT2_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT2_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, A input configuration" name="PT2_AC" size="2" start="14">
        <Enum description="Force the A input in this product term to a logical zero" name="PT2_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT2_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT2_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT2_AC_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Boolean Function Term 2 and 3 Configuration Register for EVENTn" name="AOI_BFCRT233" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xE">
      <BitField description="Product term 3, D input configuration" name="PT3_DC" size="2" start="0">
        <Enum description="Force the D input in this product term to a logical zero" name="PT3_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT3_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT3_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT3_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 3, C input configuration" name="PT3_CC" size="2" start="2">
        <Enum description="Force the C input in this product term to a logical zero" name="PT3_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT3_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT3_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT3_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 3, B input configuration" name="PT3_BC" size="2" start="4">
        <Enum description="Force the B input in this product term to a logical zero" name="PT3_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT3_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT3_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT3_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 3, A input configuration" name="PT3_AC" size="2" start="6">
        <Enum description="Force the A input in this product term to a logical zero" name="PT3_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT3_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT3_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT3_AC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, D input configuration" name="PT2_DC" size="2" start="8">
        <Enum description="Force the D input in this product term to a logical zero" name="PT2_DC_0" start="0" />
        <Enum description="Pass the D input in this product term" name="PT2_DC_1" start="0x1" />
        <Enum description="Complement the D input in this product term" name="PT2_DC_2" start="0x2" />
        <Enum description="Force the D input in this product term to a logical one" name="PT2_DC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, C input configuration" name="PT2_CC" size="2" start="10">
        <Enum description="Force the C input in this product term to a logical zero" name="PT2_CC_0" start="0" />
        <Enum description="Pass the C input in this product term" name="PT2_CC_1" start="0x1" />
        <Enum description="Complement the C input in this product term" name="PT2_CC_2" start="0x2" />
        <Enum description="Force the C input in this product term to a logical one" name="PT2_CC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, B input configuration" name="PT2_BC" size="2" start="12">
        <Enum description="Force the B input in this product term to a logical zero" name="PT2_BC_0" start="0" />
        <Enum description="Pass the B input in this product term" name="PT2_BC_1" start="0x1" />
        <Enum description="Complement the B input in this product term" name="PT2_BC_2" start="0x2" />
        <Enum description="Force the B input in this product term to a logical one" name="PT2_BC_3" start="0x3" />
      </BitField>
      <BitField description="Product term 2, A input configuration" name="PT2_AC" size="2" start="14">
        <Enum description="Force the A input in this product term to a logical zero" name="PT2_AC_0" start="0" />
        <Enum description="Pass the A input in this product term" name="PT2_AC_1" start="0x1" />
        <Enum description="Complement the A input in this product term" name="PT2_AC_2" start="0x2" />
        <Enum description="Force the A input in this product term to a logical one" name="PT2_AC_3" start="0x3" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="Crossbar Switch" name="XBARA" start="0x403BC000">
    <Register access="Read/Write" description="Crossbar A Select Register 0" name="XBARA_SEL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x0">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT0 (refer to Functional Description section for input/output assignment)" name="SEL0" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT1 (refer to Functional Description section for input/output assignment)" name="SEL1" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 1" name="XBARA_SEL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT2 (refer to Functional Description section for input/output assignment)" name="SEL2" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT3 (refer to Functional Description section for input/output assignment)" name="SEL3" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 2" name="XBARA_SEL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT4 (refer to Functional Description section for input/output assignment)" name="SEL4" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT5 (refer to Functional Description section for input/output assignment)" name="SEL5" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 3" name="XBARA_SEL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT6 (refer to Functional Description section for input/output assignment)" name="SEL6" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT7 (refer to Functional Description section for input/output assignment)" name="SEL7" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 4" name="XBARA_SEL4" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x8">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT8 (refer to Functional Description section for input/output assignment)" name="SEL8" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT9 (refer to Functional Description section for input/output assignment)" name="SEL9" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 5" name="XBARA_SEL5" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xA">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT10 (refer to Functional Description section for input/output assignment)" name="SEL10" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT11 (refer to Functional Description section for input/output assignment)" name="SEL11" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 6" name="XBARA_SEL6" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xC">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT12 (refer to Functional Description section for input/output assignment)" name="SEL12" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT13 (refer to Functional Description section for input/output assignment)" name="SEL13" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 7" name="XBARA_SEL7" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xE">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT14 (refer to Functional Description section for input/output assignment)" name="SEL14" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT15 (refer to Functional Description section for input/output assignment)" name="SEL15" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 8" name="XBARA_SEL8" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x10">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT16 (refer to Functional Description section for input/output assignment)" name="SEL16" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT17 (refer to Functional Description section for input/output assignment)" name="SEL17" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 9" name="XBARA_SEL9" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x12">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT18 (refer to Functional Description section for input/output assignment)" name="SEL18" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT19 (refer to Functional Description section for input/output assignment)" name="SEL19" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 10" name="XBARA_SEL10" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x14">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT20 (refer to Functional Description section for input/output assignment)" name="SEL20" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT21 (refer to Functional Description section for input/output assignment)" name="SEL21" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 11" name="XBARA_SEL11" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x16">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT22 (refer to Functional Description section for input/output assignment)" name="SEL22" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT23 (refer to Functional Description section for input/output assignment)" name="SEL23" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 12" name="XBARA_SEL12" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x18">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT24 (refer to Functional Description section for input/output assignment)" name="SEL24" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT25 (refer to Functional Description section for input/output assignment)" name="SEL25" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 13" name="XBARA_SEL13" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x1A">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT26 (refer to Functional Description section for input/output assignment)" name="SEL26" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT27 (refer to Functional Description section for input/output assignment)" name="SEL27" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 14" name="XBARA_SEL14" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x1C">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT28 (refer to Functional Description section for input/output assignment)" name="SEL28" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT29 (refer to Functional Description section for input/output assignment)" name="SEL29" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 15" name="XBARA_SEL15" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x1E">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT30 (refer to Functional Description section for input/output assignment)" name="SEL30" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT31 (refer to Functional Description section for input/output assignment)" name="SEL31" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 16" name="XBARA_SEL16" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x20">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT32 (refer to Functional Description section for input/output assignment)" name="SEL32" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT33 (refer to Functional Description section for input/output assignment)" name="SEL33" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 17" name="XBARA_SEL17" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x22">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT34 (refer to Functional Description section for input/output assignment)" name="SEL34" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT35 (refer to Functional Description section for input/output assignment)" name="SEL35" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 18" name="XBARA_SEL18" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x24">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT36 (refer to Functional Description section for input/output assignment)" name="SEL36" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT37 (refer to Functional Description section for input/output assignment)" name="SEL37" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 19" name="XBARA_SEL19" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x26">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT38 (refer to Functional Description section for input/output assignment)" name="SEL38" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT39 (refer to Functional Description section for input/output assignment)" name="SEL39" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 20" name="XBARA_SEL20" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x28">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT40 (refer to Functional Description section for input/output assignment)" name="SEL40" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT41 (refer to Functional Description section for input/output assignment)" name="SEL41" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 21" name="XBARA_SEL21" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2A">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT42 (refer to Functional Description section for input/output assignment)" name="SEL42" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT43 (refer to Functional Description section for input/output assignment)" name="SEL43" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 22" name="XBARA_SEL22" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2C">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT44 (refer to Functional Description section for input/output assignment)" name="SEL44" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT45 (refer to Functional Description section for input/output assignment)" name="SEL45" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 23" name="XBARA_SEL23" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2E">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT46 (refer to Functional Description section for input/output assignment)" name="SEL46" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT47 (refer to Functional Description section for input/output assignment)" name="SEL47" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 24" name="XBARA_SEL24" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x30">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT48 (refer to Functional Description section for input/output assignment)" name="SEL48" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT49 (refer to Functional Description section for input/output assignment)" name="SEL49" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 25" name="XBARA_SEL25" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x32">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT50 (refer to Functional Description section for input/output assignment)" name="SEL50" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT51 (refer to Functional Description section for input/output assignment)" name="SEL51" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 26" name="XBARA_SEL26" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x34">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT52 (refer to Functional Description section for input/output assignment)" name="SEL52" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT53 (refer to Functional Description section for input/output assignment)" name="SEL53" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 27" name="XBARA_SEL27" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x36">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT54 (refer to Functional Description section for input/output assignment)" name="SEL54" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT55 (refer to Functional Description section for input/output assignment)" name="SEL55" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 28" name="XBARA_SEL28" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x38">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT56 (refer to Functional Description section for input/output assignment)" name="SEL56" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT57 (refer to Functional Description section for input/output assignment)" name="SEL57" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 29" name="XBARA_SEL29" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x3A">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT58 (refer to Functional Description section for input/output assignment)" name="SEL58" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT59 (refer to Functional Description section for input/output assignment)" name="SEL59" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 30" name="XBARA_SEL30" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x3C">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT60 (refer to Functional Description section for input/output assignment)" name="SEL60" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT61 (refer to Functional Description section for input/output assignment)" name="SEL61" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 31" name="XBARA_SEL31" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x3E">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT62 (refer to Functional Description section for input/output assignment)" name="SEL62" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT63 (refer to Functional Description section for input/output assignment)" name="SEL63" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 32" name="XBARA_SEL32" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x40">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT64 (refer to Functional Description section for input/output assignment)" name="SEL64" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT65 (refer to Functional Description section for input/output assignment)" name="SEL65" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 33" name="XBARA_SEL33" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x42">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT66 (refer to Functional Description section for input/output assignment)" name="SEL66" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT67 (refer to Functional Description section for input/output assignment)" name="SEL67" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 34" name="XBARA_SEL34" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x44">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT68 (refer to Functional Description section for input/output assignment)" name="SEL68" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT69 (refer to Functional Description section for input/output assignment)" name="SEL69" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 35" name="XBARA_SEL35" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x46">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT70 (refer to Functional Description section for input/output assignment)" name="SEL70" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT71 (refer to Functional Description section for input/output assignment)" name="SEL71" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 36" name="XBARA_SEL36" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x48">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT72 (refer to Functional Description section for input/output assignment)" name="SEL72" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT73 (refer to Functional Description section for input/output assignment)" name="SEL73" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 37" name="XBARA_SEL37" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4A">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT74 (refer to Functional Description section for input/output assignment)" name="SEL74" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT75 (refer to Functional Description section for input/output assignment)" name="SEL75" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 38" name="XBARA_SEL38" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4C">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT76 (refer to Functional Description section for input/output assignment)" name="SEL76" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT77 (refer to Functional Description section for input/output assignment)" name="SEL77" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 39" name="XBARA_SEL39" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4E">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT78 (refer to Functional Description section for input/output assignment)" name="SEL78" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT79 (refer to Functional Description section for input/output assignment)" name="SEL79" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 40" name="XBARA_SEL40" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x50">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT80 (refer to Functional Description section for input/output assignment)" name="SEL80" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT81 (refer to Functional Description section for input/output assignment)" name="SEL81" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 41" name="XBARA_SEL41" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x52">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT82 (refer to Functional Description section for input/output assignment)" name="SEL82" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT83 (refer to Functional Description section for input/output assignment)" name="SEL83" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 42" name="XBARA_SEL42" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x54">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT84 (refer to Functional Description section for input/output assignment)" name="SEL84" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT85 (refer to Functional Description section for input/output assignment)" name="SEL85" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 43" name="XBARA_SEL43" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x56">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT86 (refer to Functional Description section for input/output assignment)" name="SEL86" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT87 (refer to Functional Description section for input/output assignment)" name="SEL87" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 44" name="XBARA_SEL44" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x58">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT88 (refer to Functional Description section for input/output assignment)" name="SEL88" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT89 (refer to Functional Description section for input/output assignment)" name="SEL89" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 45" name="XBARA_SEL45" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x5A">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT90 (refer to Functional Description section for input/output assignment)" name="SEL90" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT91 (refer to Functional Description section for input/output assignment)" name="SEL91" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 46" name="XBARA_SEL46" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x5C">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT92 (refer to Functional Description section for input/output assignment)" name="SEL92" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT93 (refer to Functional Description section for input/output assignment)" name="SEL93" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 47" name="XBARA_SEL47" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x5E">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT94 (refer to Functional Description section for input/output assignment)" name="SEL94" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT95 (refer to Functional Description section for input/output assignment)" name="SEL95" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 48" name="XBARA_SEL48" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x60">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT96 (refer to Functional Description section for input/output assignment)" name="SEL96" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT97 (refer to Functional Description section for input/output assignment)" name="SEL97" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 49" name="XBARA_SEL49" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x62">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT98 (refer to Functional Description section for input/output assignment)" name="SEL98" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT99 (refer to Functional Description section for input/output assignment)" name="SEL99" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 50" name="XBARA_SEL50" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x64">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT100 (refer to Functional Description section for input/output assignment)" name="SEL100" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT101 (refer to Functional Description section for input/output assignment)" name="SEL101" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 51" name="XBARA_SEL51" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x66">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT102 (refer to Functional Description section for input/output assignment)" name="SEL102" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT103 (refer to Functional Description section for input/output assignment)" name="SEL103" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 52" name="XBARA_SEL52" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x68">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT104 (refer to Functional Description section for input/output assignment)" name="SEL104" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT105 (refer to Functional Description section for input/output assignment)" name="SEL105" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 53" name="XBARA_SEL53" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6A">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT106 (refer to Functional Description section for input/output assignment)" name="SEL106" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT107 (refer to Functional Description section for input/output assignment)" name="SEL107" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 54" name="XBARA_SEL54" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6C">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT108 (refer to Functional Description section for input/output assignment)" name="SEL108" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT109 (refer to Functional Description section for input/output assignment)" name="SEL109" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 55" name="XBARA_SEL55" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6E">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT110 (refer to Functional Description section for input/output assignment)" name="SEL110" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT111 (refer to Functional Description section for input/output assignment)" name="SEL111" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 56" name="XBARA_SEL56" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x70">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT112 (refer to Functional Description section for input/output assignment)" name="SEL112" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT113 (refer to Functional Description section for input/output assignment)" name="SEL113" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 57" name="XBARA_SEL57" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x72">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT114 (refer to Functional Description section for input/output assignment)" name="SEL114" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT115 (refer to Functional Description section for input/output assignment)" name="SEL115" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 58" name="XBARA_SEL58" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x74">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT116 (refer to Functional Description section for input/output assignment)" name="SEL116" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT117 (refer to Functional Description section for input/output assignment)" name="SEL117" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 59" name="XBARA_SEL59" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x76">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT118 (refer to Functional Description section for input/output assignment)" name="SEL118" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT119 (refer to Functional Description section for input/output assignment)" name="SEL119" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 60" name="XBARA_SEL60" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x78">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT120 (refer to Functional Description section for input/output assignment)" name="SEL120" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT121 (refer to Functional Description section for input/output assignment)" name="SEL121" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 61" name="XBARA_SEL61" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x7A">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT122 (refer to Functional Description section for input/output assignment)" name="SEL122" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT123 (refer to Functional Description section for input/output assignment)" name="SEL123" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 62" name="XBARA_SEL62" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x7C">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT124 (refer to Functional Description section for input/output assignment)" name="SEL124" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT125 (refer to Functional Description section for input/output assignment)" name="SEL125" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 63" name="XBARA_SEL63" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x7E">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT126 (refer to Functional Description section for input/output assignment)" name="SEL126" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT127 (refer to Functional Description section for input/output assignment)" name="SEL127" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 64" name="XBARA_SEL64" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x80">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT128 (refer to Functional Description section for input/output assignment)" name="SEL128" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT129 (refer to Functional Description section for input/output assignment)" name="SEL129" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Select Register 65" name="XBARA_SEL65" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x82">
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT130 (refer to Functional Description section for input/output assignment)" name="SEL130" size="7" start="0" />
      <BitField description="Input (XBARA_INn) to be muxed to XBARA_OUT131 (refer to Functional Description section for input/output assignment)" name="SEL131" size="7" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar A Control Register 0" name="XBARA_CTRL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x84">
      <BitField description="DMA Enable for XBAR_OUT0" name="DEN0" size="1" start="0">
        <Enum description="DMA disabled" name="DEN0_0" start="0" />
        <Enum description="DMA enabled" name="DEN0_1" start="0x1" />
      </BitField>
      <BitField description="Interrupt Enable for XBAR_OUT0" name="IEN0" size="1" start="1">
        <Enum description="Interrupt disabled" name="IEN0_0" start="0" />
        <Enum description="Interrupt enabled" name="IEN0_1" start="0x1" />
      </BitField>
      <BitField description="Active edge for edge detection on XBAR_OUT0" name="EDGE0" size="2" start="2">
        <Enum description="STS0 never asserts" name="EDGE0_0" start="0" />
        <Enum description="STS0 asserts on rising edges of XBAR_OUT0" name="EDGE0_1" start="0x1" />
        <Enum description="STS0 asserts on falling edges of XBAR_OUT0" name="EDGE0_2" start="0x2" />
        <Enum description="STS0 asserts on rising and falling edges of XBAR_OUT0" name="EDGE0_3" start="0x3" />
      </BitField>
      <BitField description="Edge detection status for XBAR_OUT0" name="STS0" size="1" start="4">
        <Enum description="Active edge not yet detected on XBAR_OUT0" name="STS0_0" start="0" />
        <Enum description="Active edge detected on XBAR_OUT0" name="STS0_1" start="0x1" />
      </BitField>
      <BitField description="DMA Enable for XBAR_OUT1" name="DEN1" size="1" start="8">
        <Enum description="DMA disabled" name="DEN1_0" start="0" />
        <Enum description="DMA enabled" name="DEN1_1" start="0x1" />
      </BitField>
      <BitField description="Interrupt Enable for XBAR_OUT1" name="IEN1" size="1" start="9">
        <Enum description="Interrupt disabled" name="IEN1_0" start="0" />
        <Enum description="Interrupt enabled" name="IEN1_1" start="0x1" />
      </BitField>
      <BitField description="Active edge for edge detection on XBAR_OUT1" name="EDGE1" size="2" start="10">
        <Enum description="STS1 never asserts" name="EDGE1_0" start="0" />
        <Enum description="STS1 asserts on rising edges of XBAR_OUT1" name="EDGE1_1" start="0x1" />
        <Enum description="STS1 asserts on falling edges of XBAR_OUT1" name="EDGE1_2" start="0x2" />
        <Enum description="STS1 asserts on rising and falling edges of XBAR_OUT1" name="EDGE1_3" start="0x3" />
      </BitField>
      <BitField description="Edge detection status for XBAR_OUT1" name="STS1" size="1" start="12">
        <Enum description="Active edge not yet detected on XBAR_OUT1" name="STS1_0" start="0" />
        <Enum description="Active edge detected on XBAR_OUT1" name="STS1_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Crossbar A Control Register 1" name="XBARA_CTRL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x86">
      <BitField description="DMA Enable for XBAR_OUT2" name="DEN2" size="1" start="0">
        <Enum description="DMA disabled" name="DEN2_0" start="0" />
        <Enum description="DMA enabled" name="DEN2_1" start="0x1" />
      </BitField>
      <BitField description="Interrupt Enable for XBAR_OUT2" name="IEN2" size="1" start="1">
        <Enum description="Interrupt disabled" name="IEN2_0" start="0" />
        <Enum description="Interrupt enabled" name="IEN2_1" start="0x1" />
      </BitField>
      <BitField description="Active edge for edge detection on XBAR_OUT2" name="EDGE2" size="2" start="2">
        <Enum description="STS2 never asserts" name="EDGE2_0" start="0" />
        <Enum description="STS2 asserts on rising edges of XBAR_OUT2" name="EDGE2_1" start="0x1" />
        <Enum description="STS2 asserts on falling edges of XBAR_OUT2" name="EDGE2_2" start="0x2" />
        <Enum description="STS2 asserts on rising and falling edges of XBAR_OUT2" name="EDGE2_3" start="0x3" />
      </BitField>
      <BitField description="Edge detection status for XBAR_OUT2" name="STS2" size="1" start="4">
        <Enum description="Active edge not yet detected on XBAR_OUT2" name="STS2_0" start="0" />
        <Enum description="Active edge detected on XBAR_OUT2" name="STS2_1" start="0x1" />
      </BitField>
      <BitField description="DMA Enable for XBAR_OUT3" name="DEN3" size="1" start="8">
        <Enum description="DMA disabled" name="DEN3_0" start="0" />
        <Enum description="DMA enabled" name="DEN3_1" start="0x1" />
      </BitField>
      <BitField description="Interrupt Enable for XBAR_OUT3" name="IEN3" size="1" start="9">
        <Enum description="Interrupt disabled" name="IEN3_0" start="0" />
        <Enum description="Interrupt enabled" name="IEN3_1" start="0x1" />
      </BitField>
      <BitField description="Active edge for edge detection on XBAR_OUT3" name="EDGE3" size="2" start="10">
        <Enum description="STS3 never asserts" name="EDGE3_0" start="0" />
        <Enum description="STS3 asserts on rising edges of XBAR_OUT3" name="EDGE3_1" start="0x1" />
        <Enum description="STS3 asserts on falling edges of XBAR_OUT3" name="EDGE3_2" start="0x2" />
        <Enum description="STS3 asserts on rising and falling edges of XBAR_OUT3" name="EDGE3_3" start="0x3" />
      </BitField>
      <BitField description="Edge detection status for XBAR_OUT3" name="STS3" size="1" start="12">
        <Enum description="Active edge not yet detected on XBAR_OUT3" name="STS3_0" start="0" />
        <Enum description="Active edge detected on XBAR_OUT3" name="STS3_1" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="Crossbar Switch" name="XBARB" start="0x403C0000">
    <Register access="Read/Write" description="Crossbar B Select Register 0" name="XBARB_SEL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x0">
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT0 (refer to Functional Description section for input/output assignment)" name="SEL0" size="6" start="0" />
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT1 (refer to Functional Description section for input/output assignment)" name="SEL1" size="6" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar B Select Register 1" name="XBARB_SEL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2">
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT2 (refer to Functional Description section for input/output assignment)" name="SEL2" size="6" start="0" />
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT3 (refer to Functional Description section for input/output assignment)" name="SEL3" size="6" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar B Select Register 2" name="XBARB_SEL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4">
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT4 (refer to Functional Description section for input/output assignment)" name="SEL4" size="6" start="0" />
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT5 (refer to Functional Description section for input/output assignment)" name="SEL5" size="6" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar B Select Register 3" name="XBARB_SEL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6">
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT6 (refer to Functional Description section for input/output assignment)" name="SEL6" size="6" start="0" />
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT7 (refer to Functional Description section for input/output assignment)" name="SEL7" size="6" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar B Select Register 4" name="XBARB_SEL4" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x8">
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT8 (refer to Functional Description section for input/output assignment)" name="SEL8" size="6" start="0" />
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT9 (refer to Functional Description section for input/output assignment)" name="SEL9" size="6" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar B Select Register 5" name="XBARB_SEL5" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xA">
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT10 (refer to Functional Description section for input/output assignment)" name="SEL10" size="6" start="0" />
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT11 (refer to Functional Description section for input/output assignment)" name="SEL11" size="6" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar B Select Register 6" name="XBARB_SEL6" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xC">
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT12 (refer to Functional Description section for input/output assignment)" name="SEL12" size="6" start="0" />
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT13 (refer to Functional Description section for input/output assignment)" name="SEL13" size="6" start="8" />
    </Register>
    <Register access="Read/Write" description="Crossbar B Select Register 7" name="XBARB_SEL7" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xE">
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT14 (refer to Functional Description section for input/output assignment)" name="SEL14" size="6" start="0" />
      <BitField description="Input (XBARB_INn) to be muxed to XBARB_OUT15 (refer to Functional Description section for input/output assignment)" name="SEL15" size="6" start="8" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="QDC" name="ENC1" start="0x403C8000">
    <Register access="Read/Write" description="Control Register" name="CTRL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x0">
      <BitField description="Compare Interrupt Enable" name="CMPIE" size="1" start="0">
        <Enum description="Disabled" name="CMPIE_0" start="0" />
        <Enum description="Enabled" name="CMPIE_1" start="0x1" />
      </BitField>
      <BitField description="Compare Interrupt Request" name="CMPIRQ" size="1" start="1">
        <Enum description="No match has occurred (the counter does not match the COMP value)" name="CMPIRQ_0" start="0" />
        <Enum description="COMP match has occurred (the counter matches the COMP value)" name="CMPIRQ_1" start="0x1" />
      </BitField>
      <BitField description="Watchdog Enable" name="WDE" size="1" start="2">
        <Enum description="Disabled" name="WDE_0" start="0" />
        <Enum description="Enabled" name="WDE_1" start="0x1" />
      </BitField>
      <BitField description="Watchdog Timeout Interrupt Enable" name="DIE" size="1" start="3">
        <Enum description="Disabled" name="DIE_0" start="0" />
        <Enum description="Enabled" name="DIE_1" start="0x1" />
      </BitField>
      <BitField description="Watchdog Timeout Interrupt Request" name="DIRQ" size="1" start="4">
        <Enum description="No Watchdog timeout interrupt has occurred" name="DIRQ_0" start="0" />
        <Enum description="Watchdog timeout interrupt has occurred" name="DIRQ_1" start="0x1" />
      </BitField>
      <BitField description="Use Negative Edge of INDEX Pulse" name="XNE" size="1" start="5">
        <Enum description="Use positive edge of INDEX pulse" name="XNE_0" start="0" />
        <Enum description="Use negative edge of INDEX pulse" name="XNE_1" start="0x1" />
      </BitField>
      <BitField description="INDEX Triggered Initialization of Position Counters UPOS and LPOS" name="XIP" size="1" start="6">
        <Enum description="INDEX pulse does not initialize the position counter" name="XIP_0" start="0" />
        <Enum description="INDEX pulse initializes the position counter" name="XIP_1" start="0x1" />
      </BitField>
      <BitField description="INDEX Pulse Interrupt Enable" name="XIE" size="1" start="7">
        <Enum description="Disabled" name="XIE_0" start="0" />
        <Enum description="Enabled" name="XIE_1" start="0x1" />
      </BitField>
      <BitField description="INDEX Pulse Interrupt Request" name="XIRQ" size="1" start="8">
        <Enum description="INDEX pulse has not occurred" name="XIRQ_0" start="0" />
        <Enum description="INDEX pulse has occurred" name="XIRQ_1" start="0x1" />
      </BitField>
      <BitField description="Enable Signal Phase Count Mode" name="PH1" size="1" start="9">
        <Enum description="Use the standard quadrature decoder, where PHASEA and PHASEB represent a two-phase quadrature signal." name="PH1_0" start="0" />
        <Enum description="Bypass the quadrature decoder. A positive transition of the PHASEA input generates a count signal. The PHASEB input and the REV bit control the counter direction: If CTRL[REV] = 0, PHASEB = 0, then count up If CTRL[REV] = 1, PHASEB = 1, then count up If CTRL[REV] = 0, PHASEB = 1, then count down If CTRL[REV] = 1, PHASEB = 0, then count down" name="PH1_1" start="0x1" />
      </BitField>
      <BitField description="Enable Reverse Direction Counting" name="REV" size="1" start="10">
        <Enum description="Count normally" name="REV_0" start="0" />
        <Enum description="Count in the reverse direction" name="REV_1" start="0x1" />
      </BitField>
      <BitField description="Software-Triggered Initialization of Position Counters UPOS and LPOS" name="SWIP" size="1" start="11">
        <Enum description="No action" name="SWIP_0" start="0" />
        <Enum description="Initialize position counter (using upper and lower initialization registers, UINIT and LINIT)" name="SWIP_1" start="0x1" />
      </BitField>
      <BitField description="Use Negative Edge of HOME Input" name="HNE" size="1" start="12">
        <Enum description="Use positive-going edge-to-trigger initialization of position counters UPOS and LPOS" name="HNE_0" start="0" />
        <Enum description="Use negative-going edge-to-trigger initialization of position counters UPOS and LPOS" name="HNE_1" start="0x1" />
      </BitField>
      <BitField description="Enable HOME to Initialize Position Counters UPOS and LPOS" name="HIP" size="1" start="13">
        <Enum description="No action" name="HIP_0" start="0" />
        <Enum description="HOME signal initializes the position counter" name="HIP_1" start="0x1" />
      </BitField>
      <BitField description="HOME Interrupt Enable" name="HIE" size="1" start="14">
        <Enum description="Disabled" name="HIE_0" start="0" />
        <Enum description="Enabled" name="HIE_1" start="0x1" />
      </BitField>
      <BitField description="HOME Signal Transition Interrupt Request" name="HIRQ" size="1" start="15">
        <Enum description="No transition on the HOME signal has occurred" name="HIRQ_0" start="0" />
        <Enum description="A transition on the HOME signal has occurred" name="HIRQ_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Input Filter Register" name="FILT" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2">
      <BitField description="Input Filter Sample Period" name="FILT_PER" size="8" start="0" />
      <BitField description="Input Filter Sample Count" name="FILT_CNT" size="3" start="8" />
      <BitField description="prescaler divide IPbus clock to FILT clk" name="FILT_PRSC" size="3" start="13" />
    </Register>
    <Register access="Read/Write" description="Watchdog Timeout Register" name="WTR" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4">
      <BitField description="WDOG" name="WDOG" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Position Difference Counter Register" name="POSD" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6">
      <BitField description="POSD" name="POSD" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Position Difference Hold Register" name="POSDH" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x8">
      <BitField description="POSDH" name="POSDH" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Revolution Counter Register" name="REV" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xA">
      <BitField description="REV" name="REV" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Revolution Hold Register" name="REVH" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xC">
      <BitField description="REVH" name="REVH" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Upper Position Counter Register" name="UPOS" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xE">
      <BitField description="POS" name="POS" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Lower Position Counter Register" name="LPOS" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x10">
      <BitField description="POS" name="POS" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Upper Position Hold Register" name="UPOSH" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x12">
      <BitField description="POSH" name="POSH" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Lower Position Hold Register" name="LPOSH" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x14">
      <BitField description="POSH" name="POSH" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Upper Initialization Register" name="UINIT" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x16">
      <BitField description="INIT" name="INIT" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Lower Initialization Register" name="LINIT" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x18">
      <BitField description="INIT" name="INIT" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Input Monitor Register" name="IMR" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x1A">
      <BitField description="HOME" name="HOME" size="1" start="0" />
      <BitField description="INDEX" name="INDEX" size="1" start="1" />
      <BitField description="PHB" name="PHB" size="1" start="2" />
      <BitField description="PHA" name="PHA" size="1" start="3" />
      <BitField description="FHOM" name="FHOM" size="1" start="4" />
      <BitField description="FIND" name="FIND" size="1" start="5" />
      <BitField description="FPHB" name="FPHB" size="1" start="6" />
      <BitField description="FPHA" name="FPHA" size="1" start="7" />
    </Register>
    <Register access="Read/Write" description="Test Register" name="TST" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x1C">
      <BitField description="TEST_COUNT" name="TEST_COUNT" size="8" start="0" />
      <BitField description="TEST_PERIOD" name="TEST_PERIOD" size="5" start="8" />
      <BitField description="Quadrature Decoder Negative Signal" name="QDN" size="1" start="13">
        <Enum description="Generates a positive quadrature decoder signal" name="QDN_0" start="0" />
        <Enum description="Generates a negative quadrature decoder signal" name="QDN_1" start="0x1" />
      </BitField>
      <BitField description="Test Counter Enable" name="TCE" size="1" start="14">
        <Enum description="Disabled" name="TCE_0" start="0" />
        <Enum description="Enabled" name="TCE_1" start="0x1" />
      </BitField>
      <BitField description="Test Mode Enable" name="TEN" size="1" start="15">
        <Enum description="Disabled" name="TEN_0" start="0" />
        <Enum description="Enabled" name="TEN_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Control 2 Register" name="CTRL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x1E">
      <BitField description="Update Hold Registers" name="UPDHLD" size="1" start="0">
        <Enum description="Disable updates of hold registers on the rising edge of TRIGGER input signal" name="UPDHLD_0" start="0" />
        <Enum description="Enable updates of hold registers on the rising edge of TRIGGER input signal" name="UPDHLD_1" start="0x1" />
      </BitField>
      <BitField description="Update Position Registers" name="UPDPOS" size="1" start="1">
        <Enum description="No action for POSD, REV, UPOS and LPOS registers on rising edge of TRIGGER" name="UPDPOS_0" start="0" />
        <Enum description="Clear POSD, REV, UPOS and LPOS registers on rising edge of TRIGGER" name="UPDPOS_1" start="0x1" />
      </BitField>
      <BitField description="Enable Modulo Counting" name="MOD" size="1" start="2">
        <Enum description="Disable modulo counting" name="MOD_0" start="0" />
        <Enum description="Enable modulo counting" name="MOD_1" start="0x1" />
      </BitField>
      <BitField description="Count Direction Flag" name="DIR" size="1" start="3">
        <Enum description="Last count was in the down direction" name="DIR_0" start="0" />
        <Enum description="Last count was in the up direction" name="DIR_1" start="0x1" />
      </BitField>
      <BitField description="Roll-under Interrupt Enable" name="RUIE" size="1" start="4">
        <Enum description="Disabled" name="RUIE_0" start="0" />
        <Enum description="Enabled" name="RUIE_1" start="0x1" />
      </BitField>
      <BitField description="Roll-under Interrupt Request" name="RUIRQ" size="1" start="5">
        <Enum description="No roll-under has occurred" name="RUIRQ_0" start="0" />
        <Enum description="Roll-under has occurred" name="RUIRQ_1" start="0x1" />
      </BitField>
      <BitField description="Roll-over Interrupt Enable" name="ROIE" size="1" start="6">
        <Enum description="Disabled" name="ROIE_0" start="0" />
        <Enum description="Enabled" name="ROIE_1" start="0x1" />
      </BitField>
      <BitField description="Roll-over Interrupt Request" name="ROIRQ" size="1" start="7">
        <Enum description="No roll-over has occurred" name="ROIRQ_0" start="0" />
        <Enum description="Roll-over has occurred" name="ROIRQ_1" start="0x1" />
      </BitField>
      <BitField description="Revolution Counter Modulus Enable" name="REVMOD" size="1" start="8">
        <Enum description="Use INDEX pulse to increment/decrement revolution counter (REV)" name="REVMOD_0" start="0" />
        <Enum description="Use modulus counting roll-over/under to increment/decrement revolution counter (REV)" name="REVMOD_1" start="0x1" />
      </BitField>
      <BitField description="Output Control" name="OUTCTL" size="1" start="9">
        <Enum description="POSMATCH pulses when a match occurs between the position counters (POS) and the corresponding compare value (COMP )" name="OUTCTL_0" start="0" />
        <Enum description="POSMATCH pulses when the UPOS, LPOS, REV, or POSD registers are read" name="OUTCTL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Upper Modulus Register" name="UMOD" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x20">
      <BitField description="MOD" name="MOD" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Lower Modulus Register" name="LMOD" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x22">
      <BitField description="MOD" name="MOD" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Upper Position Compare Register" name="UCOMP" reset_mask="0xFFFF" reset_value="0xFFFF" size="2" start="+0x24">
      <BitField description="COMP" name="COMP" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Lower Position Compare Register" name="LCOMP" reset_mask="0xFFFF" reset_value="0xFFFF" size="2" start="+0x26">
      <BitField description="COMP" name="COMP" size="16" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="PWM" name="PWM1" start="0x403DC000">
    <Register access="ReadOnly" description="Counter Register" name="SM[0].SMCNT" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x0">
      <BitField description="Counter Register Bits" name="CNT" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Initial Count Register" name="SM[0].SMINIT" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2">
      <BitField description="Initial Count Register Bits" name="INIT" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Control 2 Register" name="SM[0].SMCTRL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4">
      <BitField description="Clock Source Select" name="CLK_SEL" size="2" start="0">
        <Enum description="The IPBus clock is used as the clock for the local prescaler and counter." name="IPBUS" start="0" />
        <Enum description="EXT_CLK is used as the clock for the local prescaler and counter." name="EXT_CLK" start="0x1" />
        <Enum description="Submodule 0's clock (AUX_CLK) is used as the source clock for the local prescaler and counter. This setting should not be used in submodule 0 as it will force the clock to logic 0." name="AUX_CLK" start="0x2" />
      </BitField>
      <BitField description="Reload Source Select" name="RELOAD_SEL" size="1" start="2">
        <Enum description="The local RELOAD signal is used to reload registers." name="LOCAL" start="0" />
        <Enum description="The master RELOAD signal (from submodule 0) is used to reload registers. This setting should not be used in submodule 0 as it will force the RELOAD signal to logic 0." name="MASTER" start="0x1" />
      </BitField>
      <BitField description="This read/write bit determines the source of the FORCE OUTPUT signal for this submodule." name="FORCE_SEL" size="3" start="3">
        <Enum description="The local force signal, CTRL2[FORCE], from this submodule is used to force updates." name="LOCAL" start="0" />
        <Enum description="The master force signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it will hold the FORCE OUTPUT signal to logic 0." name="MASTER" start="0x1" />
        <Enum description="The local reload signal from this submodule is used to force updates without regard to the state of LDOK." name="LOCAL_RELOAD" start="0x2" />
        <Enum description="The master reload signal from submodule0 is used to force updates if LDOK is set. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." name="MASTER_RELOAD" start="0x3" />
        <Enum description="The local sync signal from this submodule is used to force updates." name="LOCAL_SYNC" start="0x4" />
        <Enum description="The master sync signal from submodule0 is used to force updates. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." name="MASTER_SYNC" start="0x5" />
        <Enum description="The external force signal, EXT_FORCE, from outside the PWM module causes updates." name="EXT_FORCE" start="0x6" />
        <Enum description="The external sync signal, EXT_SYNC, from outside the PWM module causes updates." name="EXT_SYNC" start="0x7" />
      </BitField>
      <BitField description="Force Initialization" name="FORCE" size="1" start="6" />
      <BitField description="FRCEN" name="FRCEN" size="1" start="7">
        <Enum description="Initialization from a FORCE_OUT is disabled." name="DISABLED" start="0" />
        <Enum description="Initialization from a FORCE_OUT is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Initialization Control Select" name="INIT_SEL" size="2" start="8">
        <Enum description="Local sync (PWM_X) causes initialization." name="PWM_X" start="0" />
        <Enum description="Master reload from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. The submodule counter will only reinitialize when a master reload occurs." name="MASTER_RELOAD" start="0x1" />
        <Enum description="Master sync from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0." name="MASTER_SYNC" start="0x2" />
        <Enum description="EXT_SYNC causes initialization." name="EXT_SYNC" start="0x3" />
      </BitField>
      <BitField description="PWM_X Initial Value" name="PWMX_INIT" size="1" start="10" />
      <BitField description="PWM45 Initial Value" name="PWM45_INIT" size="1" start="11" />
      <BitField description="PWM23 Initial Value" name="PWM23_INIT" size="1" start="12" />
      <BitField description="Independent or Complementary Pair Operation" name="INDEP" size="1" start="13">
        <Enum description="PWM_A and PWM_B form a complementary PWM pair." name="COMPLEMENTARY" start="0" />
        <Enum description="PWM_A and PWM_B outputs are independent PWMs." name="INDEPENDENT" start="0x1" />
      </BitField>
      <BitField description="WAIT Enable" name="WAITEN" size="1" start="14" />
      <BitField description="Debug Enable" name="DBGEN" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Control Register" name="SM[0].SMCTRL" reset_mask="0xFFFF" reset_value="0x400" size="2" start="+0x6">
      <BitField description="Double Switching Enable" name="DBLEN" size="1" start="0">
        <Enum description="Double switching disabled." name="DISABLED" start="0" />
        <Enum description="Double switching enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="PWMX Double Switching Enable" name="DBLX" size="1" start="1">
        <Enum description="PWMX double pulse disabled." name="DISABLED" start="0" />
        <Enum description="PWMX double pulse enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Load Mode Select" name="LDMOD" size="1" start="2">
        <Enum description="Buffered registers of this submodule are loaded and take effect at the next PWM reload if MCTRL[LDOK] is set." name="NEXT_PWM_RELOAD" start="0" />
        <Enum description="Buffered registers of this submodule are loaded and take effect immediately upon MCTRL[LDOK] being set. In this case it is not necessary to set CTRL[FULL] or CTRL[HALF]." name="MTCTRL_LDOK_SET" start="0x1" />
      </BitField>
      <BitField description="Split the DBLPWM signal to PWMA and PWMB" name="SPLIT" size="1" start="3">
        <Enum description="DBLPWM is not split. PWMA and PWMB each have double pulses." name="DISABLED" start="0" />
        <Enum description="DBLPWM is split to PWMA and PWMB." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Prescaler" name="PRSC" size="3" start="4">
        <Enum description="Prescaler 1" name="ONE" start="0" />
        <Enum description="Prescaler 2" name="TWO" start="0x1" />
        <Enum description="Prescaler 4" name="FOUR" start="0x2" />
        <Enum description="Prescaler 8" name="EIGHT" start="0x3" />
        <Enum description="Prescaler 16" name="SIXTEEN" start="0x4" />
        <Enum description="Prescaler 32" name="THIRTYTWO" start="0x5" />
        <Enum description="Prescaler 64" name="SIXTYFOUR" start="0x6" />
        <Enum description="Prescaler 128" name="HUNDREDTWENTYEIGHT" start="0x7" />
      </BitField>
      <BitField description="Compare Mode" name="COMPMODE" size="1" start="7">
        <Enum description="The VAL* registers and the PWM counter are compared using an &quot;equal to&quot; method. This means that PWM edges are only produced when the counter is equal to one of the VAL* register values. This implies that a PWMA output that is high at the end of a period will maintain this state until a match with VAL3 clears the output in the following period." name="EQUAL_TO" start="0" />
        <Enum description="The VAL* registers and the PWM counter are compared using an &quot;equal to or greater than&quot; method. This means that PWM edges are produced when the counter is equal to or greater than one of the VAL* register values. This implies that a PWMA output that is high at the end of a period could go low at the start of the next period if the starting counter value is greater than (but not necessarily equal to) the new VAL3 value." name="EQUAL_TO_OR_GREATER_THAN" start="0x1" />
      </BitField>
      <BitField description="Deadtime" name="DT" size="2" start="8" />
      <BitField description="Full Cycle Reload" name="FULL" size="1" start="10">
        <Enum description="Full-cycle reloads disabled." name="DISABLED" start="0" />
        <Enum description="Full-cycle reloads enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Half Cycle Reload" name="HALF" size="1" start="11">
        <Enum description="Half-cycle reloads disabled." name="DISABLED" start="0" />
        <Enum description="Half-cycle reloads enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Load Frequency" name="LDFQ" size="4" start="12">
        <Enum description="Every PWM opportunity" name="EVERYPWM" start="0" />
        <Enum description="Every 2 PWM opportunities" name="EVERY2PWM" start="0x1" />
        <Enum description="Every 3 PWM opportunities" name="EVERY3PWM" start="0x2" />
        <Enum description="Every 4 PWM opportunities" name="EVERY4PWM" start="0x3" />
        <Enum description="Every 5 PWM opportunities" name="EVERY5PWM" start="0x4" />
        <Enum description="Every 6 PWM opportunities" name="EVERY6PWM" start="0x5" />
        <Enum description="Every 7 PWM opportunities" name="EVERY7PWM" start="0x6" />
        <Enum description="Every 8 PWM opportunities" name="EVERY8PWM" start="0x7" />
        <Enum description="Every 9 PWM opportunities" name="EVERY9PWM" start="0x8" />
        <Enum description="Every 10 PWM opportunities" name="EVERY10PWM" start="0x9" />
        <Enum description="Every 11 PWM opportunities" name="EVERY11PWM" start="0xA" />
        <Enum description="Every 12 PWM opportunities" name="EVERY12PWM" start="0xB" />
        <Enum description="Every 13 PWM opportunities" name="EVERY13PWM" start="0xC" />
        <Enum description="Every 14 PWM opportunities" name="EVERY14PWM" start="0xD" />
        <Enum description="Every 15 PWM opportunities" name="EVERY15PWM" start="0xE" />
        <Enum description="Every 16 PWM opportunities" name="EVERY16PWM" start="0xF" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Value Register 0" name="SM[0].SMVAL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xA">
      <BitField description="Value Register 0" name="VAL0" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 1" name="SM[0].SMFRACVAL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xC">
      <BitField description="Fractional Value 1 Register" name="FRACVAL1" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 1" name="SM[0].SMVAL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xE">
      <BitField description="Value Register 1" name="VAL1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 2" name="SM[0].SMFRACVAL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x10">
      <BitField description="Fractional Value 2" name="FRACVAL2" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 2" name="SM[0].SMVAL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x12">
      <BitField description="Value Register 2" name="VAL2" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 3" name="SM[0].SMFRACVAL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x14">
      <BitField description="Fractional Value 3" name="FRACVAL3" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 3" name="SM[0].SMVAL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x16">
      <BitField description="Value Register 3" name="VAL3" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 4" name="SM[0].SMFRACVAL4" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x18">
      <BitField description="Fractional Value 4" name="FRACVAL4" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 4" name="SM[0].SMVAL4" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x1A">
      <BitField description="Value Register 4" name="VAL4" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 5" name="SM[0].SMFRACVAL5" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x1C">
      <BitField description="Fractional Value 5" name="FRACVAL5" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 5" name="SM[0].SMVAL5" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x1E">
      <BitField description="Value Register 5" name="VAL5" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Control Register" name="SM[0].SMFRCTRL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x20">
      <BitField description="Fractional Cycle PWM Period Enable" name="FRAC1_EN" size="1" start="1">
        <Enum description="Disable fractional cycle length for the PWM period." name="DISABLED" start="0" />
        <Enum description="Enable fractional cycle length for the PWM period." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Fractional Cycle Placement Enable for PWM_A" name="FRAC23_EN" size="1" start="2">
        <Enum description="Disable fractional cycle placement for PWM_A." name="DISABLED" start="0" />
        <Enum description="Enable fractional cycle placement for PWM_A." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Fractional Cycle Placement Enable for PWM_B" name="FRAC45_EN" size="1" start="4">
        <Enum description="Disable fractional cycle placement for PWM_B." name="DISABLED" start="0" />
        <Enum description="Enable fractional cycle placement for PWM_B." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Fractional Delay Circuit Power Up" name="FRAC_PU" size="1" start="8">
        <Enum description="Turn off fractional delay logic." name="TURN_OFF" start="0" />
        <Enum description="Power up fractional delay logic." name="POWER_UP" start="0x1" />
      </BitField>
      <BitField description="Test Status Bit" name="TEST" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Output Control Register" name="SM[0].SMOCTRL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x22">
      <BitField description="PWM_X Fault State" name="PWMXFS" size="2" start="0">
        <Enum description="Output is forced to logic 0 state prior to consideration of output polarity control." name="LOGIC_0" start="0" />
        <Enum description="Output is forced to logic 1 state prior to consideration of output polarity control." name="LOGIC_1" start="0x1" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x2" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x3" />
      </BitField>
      <BitField description="PWM_B Fault State" name="PWMBFS" size="2" start="2">
        <Enum description="Output is forced to logic 0 state prior to consideration of output polarity control." name="LOGIC_0" start="0" />
        <Enum description="Output is forced to logic 1 state prior to consideration of output polarity control." name="LOGIC_1" start="0x1" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x2" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x3" />
      </BitField>
      <BitField description="PWM_A Fault State" name="PWMAFS" size="2" start="4">
        <Enum description="Output is forced to logic 0 state prior to consideration of output polarity control." name="LOGIC_0" start="0" />
        <Enum description="Output is forced to logic 1 state prior to consideration of output polarity control." name="LOGIC_1" start="0x1" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x2" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x3" />
      </BitField>
      <BitField description="PWM_X Output Polarity" name="POLX" size="1" start="8">
        <Enum description="PWM_X output not inverted. A high level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." name="NOT_INVERTED" start="0" />
        <Enum description="PWM_X output inverted. A low level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="PWM_B Output Polarity" name="POLB" size="1" start="9">
        <Enum description="PWM_B output not inverted. A high level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." name="NOT_INVERTED" start="0" />
        <Enum description="PWM_B output inverted. A low level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="PWM_A Output Polarity" name="POLA" size="1" start="10">
        <Enum description="PWM_A output not inverted. A high level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." name="NOT_INVERTED" start="0" />
        <Enum description="PWM_A output inverted. A low level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="PWM_X Input" name="PWMX_IN" size="1" start="13" />
      <BitField description="PWM_B Input" name="PWMB_IN" size="1" start="14" />
      <BitField description="PWM_A Input" name="PWMA_IN" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Status Register" name="SM[0].SMSTS" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x24">
      <BitField description="Compare Flags" name="CMPF" size="6" start="0">
        <Enum description="No compare event has occurred for a particular VALx value." name="NO_EVENT" start="0" />
        <Enum description="A compare event has occurred for a particular VALx value." name="EVENT" start="0x1" />
      </BitField>
      <BitField description="Capture Flag X0" name="CFX0" size="1" start="6" />
      <BitField description="Capture Flag X1" name="CFX1" size="1" start="7" />
      <BitField description="Capture Flag B0" name="CFB0" size="1" start="8" />
      <BitField description="Capture Flag B1" name="CFB1" size="1" start="9" />
      <BitField description="Capture Flag A0" name="CFA0" size="1" start="10" />
      <BitField description="Capture Flag A1" name="CFA1" size="1" start="11" />
      <BitField description="Reload Flag" name="RF" size="1" start="12">
        <Enum description="No new reload cycle since last STS[RF] clearing" name="NO_FLAG" start="0" />
        <Enum description="New reload cycle since last STS[RF] clearing" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Reload Error Flag" name="REF" size="1" start="13">
        <Enum description="No reload error occurred." name="NO_FLAG" start="0" />
        <Enum description="Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Registers Updated Flag" name="RUF" size="1" start="14">
        <Enum description="No register update has occurred since last reload." name="NO_FLAG" start="0" />
        <Enum description="At least one of the double buffered registers has been updated since the last reload." name="FLAG" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Interrupt Enable Register" name="SM[0].SMINTEN" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x26">
      <BitField description="Compare Interrupt Enables" name="CMPIE" size="6" start="0">
        <Enum description="The corresponding STS[CMPF] bit will not cause an interrupt request." name="DISABLED" start="0" />
        <Enum description="The corresponding STS[CMPF] bit will cause an interrupt request." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture X 0 Interrupt Enable" name="CX0IE" size="1" start="6">
        <Enum description="Interrupt request disabled for STS[CFX0]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFX0]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture X 1 Interrupt Enable" name="CX1IE" size="1" start="7">
        <Enum description="Interrupt request disabled for STS[CFX1]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFX1]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture B 0 Interrupt Enable" name="CB0IE" size="1" start="8">
        <Enum description="Interrupt request disabled for STS[CFB0]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFB0]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture B 1 Interrupt Enable" name="CB1IE" size="1" start="9">
        <Enum description="Interrupt request disabled for STS[CFB1]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFB1]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture A 0 Interrupt Enable" name="CA0IE" size="1" start="10">
        <Enum description="Interrupt request disabled for STS[CFA0]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFA0]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture A 1 Interrupt Enable" name="CA1IE" size="1" start="11">
        <Enum description="Interrupt request disabled for STS[CFA1]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFA1]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Reload Interrupt Enable" name="RIE" size="1" start="12">
        <Enum description="STS[RF] CPU interrupt requests disabled" name="DISABLED" start="0" />
        <Enum description="STS[RF] CPU interrupt requests enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Reload Error Interrupt Enable" name="REIE" size="1" start="13">
        <Enum description="STS[REF] CPU interrupt requests disabled" name="DISABLED" start="0" />
        <Enum description="STS[REF] CPU interrupt requests enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="DMA Enable Register" name="SM[0].SMDMAEN" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x28">
      <BitField description="Capture X0 FIFO DMA Enable" name="CX0DE" size="1" start="0" />
      <BitField description="Capture X1 FIFO DMA Enable" name="CX1DE" size="1" start="1" />
      <BitField description="Capture B0 FIFO DMA Enable" name="CB0DE" size="1" start="2" />
      <BitField description="Capture B1 FIFO DMA Enable" name="CB1DE" size="1" start="3" />
      <BitField description="Capture A0 FIFO DMA Enable" name="CA0DE" size="1" start="4" />
      <BitField description="Capture A1 FIFO DMA Enable" name="CA1DE" size="1" start="5" />
      <BitField description="Capture DMA Enable Source Select" name="CAPTDE" size="2" start="6">
        <Enum description="Read DMA requests disabled." name="DISABLED" start="0" />
        <Enum description="Exceeding a FIFO watermark sets the DMA read request. This requires at least one of DMAEN[CA1DE], DMAEN[CA0DE], DMAEN[CB1DE], DMAEN[CB0DE], DMAEN[CX1DE], or DMAEN[CX0DE] to also be set in order to determine to which watermark(s) the DMA request is sensitive." name="EXCEEDFIFO" start="0x1" />
        <Enum description="A local sync (VAL1 matches counter) sets the read DMA request." name="LOCAL_SYNC" start="0x2" />
        <Enum description="A local reload (STS[RF] being set) sets the read DMA request." name="LOCAL_RELOAD" start="0x3" />
      </BitField>
      <BitField description="FIFO Watermark AND Control" name="FAND" size="1" start="8">
        <Enum description="Selected FIFO watermarks are OR'ed together." name="OR" start="0" />
        <Enum description="Selected FIFO watermarks are AND'ed together." name="AND" start="0x1" />
      </BitField>
      <BitField description="Value Registers DMA Enable" name="VALDE" size="1" start="9">
        <Enum description="DMA write requests disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Output Trigger Control Register" name="SM[0].SMTCTRL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x2A">
      <BitField description="Output Trigger Enables" name="OUT_TRIG_EN" size="6" start="0">
        <Enum description="PWM_OUT_TRIG0 will set when the counter value matches the VAL0 value." name="VAL0" start="0bxxxxx1" />
      </BitField>
      <BitField description="Trigger frequency" name="TRGFRQ" size="1" start="12">
        <Enum description="Trigger outputs are generated during every PWM period even if the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." name="EVERYPWM" start="0" />
        <Enum description="Trigger outputs are generated only during the final PWM period prior to a reload opportunity when the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." name="FINALPWM" start="0x1" />
      </BitField>
      <BitField description="Output Trigger 1 Source Select" name="PWBOT1" size="1" start="14">
        <Enum description="Route the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port." name="PWM_OUT_TRIG1_SIGNAL" start="0" />
        <Enum description="Route the PWMB output to the PWM_OUT_TRIG1 port." name="PWMB_OUTPUT" start="0x1" />
      </BitField>
      <BitField description="Output Trigger 0 Source Select" name="PWAOT0" size="1" start="15">
        <Enum description="Route the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port." name="PWM_OUT_TRIG0_SIGNAL" start="0" />
        <Enum description="Route the PWMA output to the PWM_OUT_TRIG0 port." name="PWMA_OUTPUT" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Fault Disable Mapping Register 0" name="SM[0].SMDISMAP0" reset_mask="0xFFFF" reset_value="0xFFFF" size="2" start="+0x2C">
      <BitField description="PWM_A Fault Disable Mask 0" name="DIS0A" size="4" start="0" />
      <BitField description="PWM_B Fault Disable Mask 0" name="DIS0B" size="4" start="4" />
      <BitField description="PWM_X Fault Disable Mask 0" name="DIS0X" size="4" start="8" />
    </Register>
    <Register access="Read/Write" description="Deadtime Count Register 0" name="SM[0].SMDTCNT0" reset_mask="0xFFFF" reset_value="0x7FF" size="2" start="+0x30">
      <BitField description="DTCNT0" name="DTCNT0" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Deadtime Count Register 1" name="SM[0].SMDTCNT1" reset_mask="0xFFFF" reset_value="0x7FF" size="2" start="+0x32">
      <BitField description="DTCNT1" name="DTCNT1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Capture Control A Register" name="SM[0].SMCAPTCTRLA" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x34">
      <BitField description="Arm A" name="ARMA" size="1" start="0">
        <Enum description="Input capture operation is disabled." name="DISABLED" start="0" />
        <Enum description="Input capture operation as specified by CAPTCTRLA[EDGAx] is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="One Shot Mode A" name="ONESHOTA" size="1" start="1">
        <Enum description="Free Running" name="FREE_RUNNING" start="0" />
        <Enum description="One Shot" name="ONE_SHOT" start="0x1" />
      </BitField>
      <BitField description="Edge A 0" name="EDGA0" size="2" start="2">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Edge A 1" name="EDGA1" size="2" start="4">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Input Select A" name="INP_SELA" size="1" start="6">
        <Enum description="Raw PWM_A input signal selected as source." name="PWM_A" start="0" />
        <Enum description="Edge Counter" name="EDGE_COUNTER" start="0x1" />
      </BitField>
      <BitField description="Edge Counter A Enable" name="EDGCNTA_EN" size="1" start="7">
        <Enum description="Edge counter disabled and held in reset" name="DISABLED" start="0" />
        <Enum description="Edge counter enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture A FIFOs Water Mark" name="CFAWM" size="2" start="8" />
      <BitField description="Capture A0 FIFO Word Count" name="CA0CNT" size="3" start="10" />
      <BitField description="Capture A1 FIFO Word Count" name="CA1CNT" size="3" start="13" />
    </Register>
    <Register access="Read/Write" description="Capture Compare A Register" name="SM[0].SMCAPTCOMPA" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x36">
      <BitField description="Edge Compare A" name="EDGCMPA" size="8" start="0" />
      <BitField description="Edge Counter A" name="EDGCNTA" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="Capture Control B Register" name="SM[0].SMCAPTCTRLB" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x38">
      <BitField description="Arm B" name="ARMB" size="1" start="0">
        <Enum description="Input capture operation is disabled." name="DISABLED" start="0" />
        <Enum description="Input capture operation as specified by CAPTCTRLB[EDGBx] is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="One Shot Mode B" name="ONESHOTB" size="1" start="1">
        <Enum description="Free Running" name="FREE_RUNNING" start="0" />
        <Enum description="One Shot" name="ONE_SHOT" start="0x1" />
      </BitField>
      <BitField description="Edge B 0" name="EDGB0" size="2" start="2">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Edge B 1" name="EDGB1" size="2" start="4">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Input Select B" name="INP_SELB" size="1" start="6">
        <Enum description="Raw PWM_B input signal selected as source." name="PWM_B" start="0" />
        <Enum description="Edge Counter" name="EDGE_COUNTER" start="0x1" />
      </BitField>
      <BitField description="Edge Counter B Enable" name="EDGCNTB_EN" size="1" start="7">
        <Enum description="Edge counter disabled and held in reset" name="DISABLED" start="0" />
        <Enum description="Edge counter enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture B FIFOs Water Mark" name="CFBWM" size="2" start="8" />
      <BitField description="Capture B0 FIFO Word Count" name="CB0CNT" size="3" start="10" />
      <BitField description="Capture B1 FIFO Word Count" name="CB1CNT" size="3" start="13" />
    </Register>
    <Register access="Read/Write" description="Capture Compare B Register" name="SM[0].SMCAPTCOMPB" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x3A">
      <BitField description="Edge Compare B" name="EDGCMPB" size="8" start="0" />
      <BitField description="Edge Counter B" name="EDGCNTB" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="Capture Control X Register" name="SM[0].SMCAPTCTRLX" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x3C">
      <BitField description="Arm X" name="ARMX" size="1" start="0">
        <Enum description="Input capture operation is disabled." name="DISABLED" start="0" />
        <Enum description="Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="One Shot Mode Aux" name="ONESHOTX" size="1" start="1">
        <Enum description="Free Running" name="FREE_RUNNING" start="0" />
        <Enum description="One Shot" name="ONE_SHOT" start="0x1" />
      </BitField>
      <BitField description="Edge X 0" name="EDGX0" size="2" start="2">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Edge X 1" name="EDGX1" size="2" start="4">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Input Select X" name="INP_SELX" size="1" start="6">
        <Enum description="Raw PWM_X input signal selected as source." name="PWM_X" start="0" />
        <Enum description="Edge Counter" name="EDGE_COUNTER" start="0x1" />
      </BitField>
      <BitField description="Edge Counter X Enable" name="EDGCNTX_EN" size="1" start="7">
        <Enum description="Edge counter disabled and held in reset" name="DISABLED" start="0" />
        <Enum description="Edge counter enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture X FIFOs Water Mark" name="CFXWM" size="2" start="8" />
      <BitField description="Capture X0 FIFO Word Count" name="CX0CNT" size="3" start="10" />
      <BitField description="Capture X1 FIFO Word Count" name="CX1CNT" size="3" start="13" />
    </Register>
    <Register access="Read/Write" description="Capture Compare X Register" name="SM[0].SMCAPTCOMPX" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x3E">
      <BitField description="Edge Compare X" name="EDGCMPX" size="8" start="0" />
      <BitField description="Edge Counter X" name="EDGCNTX" size="8" start="8" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 0 Register" name="SM[0].SMCVAL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x40">
      <BitField description="CAPTVAL0" name="CAPTVAL0" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 0 Cycle Register" name="SM[0].SMCVAL0CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x42">
      <BitField description="CVAL0CYC" name="CVAL0CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 1 Register" name="SM[0].SMCVAL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x44">
      <BitField description="CAPTVAL1" name="CAPTVAL1" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 1 Cycle Register" name="SM[0].SMCVAL1CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x46">
      <BitField description="CVAL1CYC" name="CVAL1CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 2 Register" name="SM[0].SMCVAL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x48">
      <BitField description="CAPTVAL2" name="CAPTVAL2" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 2 Cycle Register" name="SM[0].SMCVAL2CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4A">
      <BitField description="CVAL2CYC" name="CVAL2CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 3 Register" name="SM[0].SMCVAL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4C">
      <BitField description="CAPTVAL3" name="CAPTVAL3" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 3 Cycle Register" name="SM[0].SMCVAL3CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x4E">
      <BitField description="CVAL3CYC" name="CVAL3CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 4 Register" name="SM[0].SMCVAL4" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x50">
      <BitField description="CAPTVAL4" name="CAPTVAL4" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 4 Cycle Register" name="SM[0].SMCVAL4CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x52">
      <BitField description="CVAL4CYC" name="CVAL4CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 5 Register" name="SM[0].SMCVAL5" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x54">
      <BitField description="CAPTVAL5" name="CAPTVAL5" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 5 Cycle Register" name="SM[0].SMCVAL5CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x56">
      <BitField description="CVAL5CYC" name="CVAL5CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Counter Register" name="SM[1].SMCNT" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x60">
      <BitField description="Counter Register Bits" name="CNT" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Initial Count Register" name="SM[1].SMINIT" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x62">
      <BitField description="Initial Count Register Bits" name="INIT" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Control 2 Register" name="SM[1].SMCTRL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x64">
      <BitField description="Clock Source Select" name="CLK_SEL" size="2" start="0">
        <Enum description="The IPBus clock is used as the clock for the local prescaler and counter." name="IPBUS" start="0" />
        <Enum description="EXT_CLK is used as the clock for the local prescaler and counter." name="EXT_CLK" start="0x1" />
        <Enum description="Submodule 0's clock (AUX_CLK) is used as the source clock for the local prescaler and counter. This setting should not be used in submodule 0 as it will force the clock to logic 0." name="AUX_CLK" start="0x2" />
      </BitField>
      <BitField description="Reload Source Select" name="RELOAD_SEL" size="1" start="2">
        <Enum description="The local RELOAD signal is used to reload registers." name="LOCAL" start="0" />
        <Enum description="The master RELOAD signal (from submodule 0) is used to reload registers. This setting should not be used in submodule 0 as it will force the RELOAD signal to logic 0." name="MASTER" start="0x1" />
      </BitField>
      <BitField description="This read/write bit determines the source of the FORCE OUTPUT signal for this submodule." name="FORCE_SEL" size="3" start="3">
        <Enum description="The local force signal, CTRL2[FORCE], from this submodule is used to force updates." name="LOCAL" start="0" />
        <Enum description="The master force signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it will hold the FORCE OUTPUT signal to logic 0." name="MASTER" start="0x1" />
        <Enum description="The local reload signal from this submodule is used to force updates without regard to the state of LDOK." name="LOCAL_RELOAD" start="0x2" />
        <Enum description="The master reload signal from submodule0 is used to force updates if LDOK is set. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." name="MASTER_RELOAD" start="0x3" />
        <Enum description="The local sync signal from this submodule is used to force updates." name="LOCAL_SYNC" start="0x4" />
        <Enum description="The master sync signal from submodule0 is used to force updates. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." name="MASTER_SYNC" start="0x5" />
        <Enum description="The external force signal, EXT_FORCE, from outside the PWM module causes updates." name="EXT_FORCE" start="0x6" />
        <Enum description="The external sync signal, EXT_SYNC, from outside the PWM module causes updates." name="EXT_SYNC" start="0x7" />
      </BitField>
      <BitField description="Force Initialization" name="FORCE" size="1" start="6" />
      <BitField description="FRCEN" name="FRCEN" size="1" start="7">
        <Enum description="Initialization from a FORCE_OUT is disabled." name="DISABLED" start="0" />
        <Enum description="Initialization from a FORCE_OUT is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Initialization Control Select" name="INIT_SEL" size="2" start="8">
        <Enum description="Local sync (PWM_X) causes initialization." name="PWM_X" start="0" />
        <Enum description="Master reload from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. The submodule counter will only reinitialize when a master reload occurs." name="MASTER_RELOAD" start="0x1" />
        <Enum description="Master sync from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0." name="MASTER_SYNC" start="0x2" />
        <Enum description="EXT_SYNC causes initialization." name="EXT_SYNC" start="0x3" />
      </BitField>
      <BitField description="PWM_X Initial Value" name="PWMX_INIT" size="1" start="10" />
      <BitField description="PWM45 Initial Value" name="PWM45_INIT" size="1" start="11" />
      <BitField description="PWM23 Initial Value" name="PWM23_INIT" size="1" start="12" />
      <BitField description="Independent or Complementary Pair Operation" name="INDEP" size="1" start="13">
        <Enum description="PWM_A and PWM_B form a complementary PWM pair." name="COMPLEMENTARY" start="0" />
        <Enum description="PWM_A and PWM_B outputs are independent PWMs." name="INDEPENDENT" start="0x1" />
      </BitField>
      <BitField description="WAIT Enable" name="WAITEN" size="1" start="14" />
      <BitField description="Debug Enable" name="DBGEN" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Control Register" name="SM[1].SMCTRL" reset_mask="0xFFFF" reset_value="0x400" size="2" start="+0x66">
      <BitField description="Double Switching Enable" name="DBLEN" size="1" start="0">
        <Enum description="Double switching disabled." name="DISABLED" start="0" />
        <Enum description="Double switching enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="PWMX Double Switching Enable" name="DBLX" size="1" start="1">
        <Enum description="PWMX double pulse disabled." name="DISABLED" start="0" />
        <Enum description="PWMX double pulse enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Load Mode Select" name="LDMOD" size="1" start="2">
        <Enum description="Buffered registers of this submodule are loaded and take effect at the next PWM reload if MCTRL[LDOK] is set." name="NEXT_PWM_RELOAD" start="0" />
        <Enum description="Buffered registers of this submodule are loaded and take effect immediately upon MCTRL[LDOK] being set. In this case it is not necessary to set CTRL[FULL] or CTRL[HALF]." name="MTCTRL_LDOK_SET" start="0x1" />
      </BitField>
      <BitField description="Split the DBLPWM signal to PWMA and PWMB" name="SPLIT" size="1" start="3">
        <Enum description="DBLPWM is not split. PWMA and PWMB each have double pulses." name="DISABLED" start="0" />
        <Enum description="DBLPWM is split to PWMA and PWMB." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Prescaler" name="PRSC" size="3" start="4">
        <Enum description="Prescaler 1" name="ONE" start="0" />
        <Enum description="Prescaler 2" name="TWO" start="0x1" />
        <Enum description="Prescaler 4" name="FOUR" start="0x2" />
        <Enum description="Prescaler 8" name="EIGHT" start="0x3" />
        <Enum description="Prescaler 16" name="SIXTEEN" start="0x4" />
        <Enum description="Prescaler 32" name="THIRTYTWO" start="0x5" />
        <Enum description="Prescaler 64" name="SIXTYFOUR" start="0x6" />
        <Enum description="Prescaler 128" name="HUNDREDTWENTYEIGHT" start="0x7" />
      </BitField>
      <BitField description="Compare Mode" name="COMPMODE" size="1" start="7">
        <Enum description="The VAL* registers and the PWM counter are compared using an &quot;equal to&quot; method. This means that PWM edges are only produced when the counter is equal to one of the VAL* register values. This implies that a PWMA output that is high at the end of a period will maintain this state until a match with VAL3 clears the output in the following period." name="EQUAL_TO" start="0" />
        <Enum description="The VAL* registers and the PWM counter are compared using an &quot;equal to or greater than&quot; method. This means that PWM edges are produced when the counter is equal to or greater than one of the VAL* register values. This implies that a PWMA output that is high at the end of a period could go low at the start of the next period if the starting counter value is greater than (but not necessarily equal to) the new VAL3 value." name="EQUAL_TO_OR_GREATER_THAN" start="0x1" />
      </BitField>
      <BitField description="Deadtime" name="DT" size="2" start="8" />
      <BitField description="Full Cycle Reload" name="FULL" size="1" start="10">
        <Enum description="Full-cycle reloads disabled." name="DISABLED" start="0" />
        <Enum description="Full-cycle reloads enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Half Cycle Reload" name="HALF" size="1" start="11">
        <Enum description="Half-cycle reloads disabled." name="DISABLED" start="0" />
        <Enum description="Half-cycle reloads enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Load Frequency" name="LDFQ" size="4" start="12">
        <Enum description="Every PWM opportunity" name="EVERYPWM" start="0" />
        <Enum description="Every 2 PWM opportunities" name="EVERY2PWM" start="0x1" />
        <Enum description="Every 3 PWM opportunities" name="EVERY3PWM" start="0x2" />
        <Enum description="Every 4 PWM opportunities" name="EVERY4PWM" start="0x3" />
        <Enum description="Every 5 PWM opportunities" name="EVERY5PWM" start="0x4" />
        <Enum description="Every 6 PWM opportunities" name="EVERY6PWM" start="0x5" />
        <Enum description="Every 7 PWM opportunities" name="EVERY7PWM" start="0x6" />
        <Enum description="Every 8 PWM opportunities" name="EVERY8PWM" start="0x7" />
        <Enum description="Every 9 PWM opportunities" name="EVERY9PWM" start="0x8" />
        <Enum description="Every 10 PWM opportunities" name="EVERY10PWM" start="0x9" />
        <Enum description="Every 11 PWM opportunities" name="EVERY11PWM" start="0xA" />
        <Enum description="Every 12 PWM opportunities" name="EVERY12PWM" start="0xB" />
        <Enum description="Every 13 PWM opportunities" name="EVERY13PWM" start="0xC" />
        <Enum description="Every 14 PWM opportunities" name="EVERY14PWM" start="0xD" />
        <Enum description="Every 15 PWM opportunities" name="EVERY15PWM" start="0xE" />
        <Enum description="Every 16 PWM opportunities" name="EVERY16PWM" start="0xF" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Value Register 0" name="SM[1].SMVAL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6A">
      <BitField description="Value Register 0" name="VAL0" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 1" name="SM[1].SMFRACVAL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6C">
      <BitField description="Fractional Value 1 Register" name="FRACVAL1" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 1" name="SM[1].SMVAL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x6E">
      <BitField description="Value Register 1" name="VAL1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 2" name="SM[1].SMFRACVAL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x70">
      <BitField description="Fractional Value 2" name="FRACVAL2" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 2" name="SM[1].SMVAL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x72">
      <BitField description="Value Register 2" name="VAL2" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 3" name="SM[1].SMFRACVAL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x74">
      <BitField description="Fractional Value 3" name="FRACVAL3" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 3" name="SM[1].SMVAL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x76">
      <BitField description="Value Register 3" name="VAL3" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 4" name="SM[1].SMFRACVAL4" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x78">
      <BitField description="Fractional Value 4" name="FRACVAL4" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 4" name="SM[1].SMVAL4" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x7A">
      <BitField description="Value Register 4" name="VAL4" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 5" name="SM[1].SMFRACVAL5" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x7C">
      <BitField description="Fractional Value 5" name="FRACVAL5" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 5" name="SM[1].SMVAL5" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x7E">
      <BitField description="Value Register 5" name="VAL5" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Control Register" name="SM[1].SMFRCTRL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x80">
      <BitField description="Fractional Cycle PWM Period Enable" name="FRAC1_EN" size="1" start="1">
        <Enum description="Disable fractional cycle length for the PWM period." name="DISABLED" start="0" />
        <Enum description="Enable fractional cycle length for the PWM period." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Fractional Cycle Placement Enable for PWM_A" name="FRAC23_EN" size="1" start="2">
        <Enum description="Disable fractional cycle placement for PWM_A." name="DISABLED" start="0" />
        <Enum description="Enable fractional cycle placement for PWM_A." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Fractional Cycle Placement Enable for PWM_B" name="FRAC45_EN" size="1" start="4">
        <Enum description="Disable fractional cycle placement for PWM_B." name="DISABLED" start="0" />
        <Enum description="Enable fractional cycle placement for PWM_B." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Fractional Delay Circuit Power Up" name="FRAC_PU" size="1" start="8">
        <Enum description="Turn off fractional delay logic." name="TURN_OFF" start="0" />
        <Enum description="Power up fractional delay logic." name="POWER_UP" start="0x1" />
      </BitField>
      <BitField description="Test Status Bit" name="TEST" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Output Control Register" name="SM[1].SMOCTRL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x82">
      <BitField description="PWM_X Fault State" name="PWMXFS" size="2" start="0">
        <Enum description="Output is forced to logic 0 state prior to consideration of output polarity control." name="LOGIC_0" start="0" />
        <Enum description="Output is forced to logic 1 state prior to consideration of output polarity control." name="LOGIC_1" start="0x1" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x2" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x3" />
      </BitField>
      <BitField description="PWM_B Fault State" name="PWMBFS" size="2" start="2">
        <Enum description="Output is forced to logic 0 state prior to consideration of output polarity control." name="LOGIC_0" start="0" />
        <Enum description="Output is forced to logic 1 state prior to consideration of output polarity control." name="LOGIC_1" start="0x1" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x2" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x3" />
      </BitField>
      <BitField description="PWM_A Fault State" name="PWMAFS" size="2" start="4">
        <Enum description="Output is forced to logic 0 state prior to consideration of output polarity control." name="LOGIC_0" start="0" />
        <Enum description="Output is forced to logic 1 state prior to consideration of output polarity control." name="LOGIC_1" start="0x1" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x2" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x3" />
      </BitField>
      <BitField description="PWM_X Output Polarity" name="POLX" size="1" start="8">
        <Enum description="PWM_X output not inverted. A high level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." name="NOT_INVERTED" start="0" />
        <Enum description="PWM_X output inverted. A low level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="PWM_B Output Polarity" name="POLB" size="1" start="9">
        <Enum description="PWM_B output not inverted. A high level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." name="NOT_INVERTED" start="0" />
        <Enum description="PWM_B output inverted. A low level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="PWM_A Output Polarity" name="POLA" size="1" start="10">
        <Enum description="PWM_A output not inverted. A high level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." name="NOT_INVERTED" start="0" />
        <Enum description="PWM_A output inverted. A low level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="PWM_X Input" name="PWMX_IN" size="1" start="13" />
      <BitField description="PWM_B Input" name="PWMB_IN" size="1" start="14" />
      <BitField description="PWM_A Input" name="PWMA_IN" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Status Register" name="SM[1].SMSTS" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x84">
      <BitField description="Compare Flags" name="CMPF" size="6" start="0">
        <Enum description="No compare event has occurred for a particular VALx value." name="NO_EVENT" start="0" />
        <Enum description="A compare event has occurred for a particular VALx value." name="EVENT" start="0x1" />
      </BitField>
      <BitField description="Capture Flag X0" name="CFX0" size="1" start="6" />
      <BitField description="Capture Flag X1" name="CFX1" size="1" start="7" />
      <BitField description="Capture Flag B0" name="CFB0" size="1" start="8" />
      <BitField description="Capture Flag B1" name="CFB1" size="1" start="9" />
      <BitField description="Capture Flag A0" name="CFA0" size="1" start="10" />
      <BitField description="Capture Flag A1" name="CFA1" size="1" start="11" />
      <BitField description="Reload Flag" name="RF" size="1" start="12">
        <Enum description="No new reload cycle since last STS[RF] clearing" name="NO_FLAG" start="0" />
        <Enum description="New reload cycle since last STS[RF] clearing" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Reload Error Flag" name="REF" size="1" start="13">
        <Enum description="No reload error occurred." name="NO_FLAG" start="0" />
        <Enum description="Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Registers Updated Flag" name="RUF" size="1" start="14">
        <Enum description="No register update has occurred since last reload." name="NO_FLAG" start="0" />
        <Enum description="At least one of the double buffered registers has been updated since the last reload." name="FLAG" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Interrupt Enable Register" name="SM[1].SMINTEN" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x86">
      <BitField description="Compare Interrupt Enables" name="CMPIE" size="6" start="0">
        <Enum description="The corresponding STS[CMPF] bit will not cause an interrupt request." name="DISABLED" start="0" />
        <Enum description="The corresponding STS[CMPF] bit will cause an interrupt request." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture X 0 Interrupt Enable" name="CX0IE" size="1" start="6">
        <Enum description="Interrupt request disabled for STS[CFX0]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFX0]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture X 1 Interrupt Enable" name="CX1IE" size="1" start="7">
        <Enum description="Interrupt request disabled for STS[CFX1]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFX1]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture B 0 Interrupt Enable" name="CB0IE" size="1" start="8">
        <Enum description="Interrupt request disabled for STS[CFB0]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFB0]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture B 1 Interrupt Enable" name="CB1IE" size="1" start="9">
        <Enum description="Interrupt request disabled for STS[CFB1]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFB1]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture A 0 Interrupt Enable" name="CA0IE" size="1" start="10">
        <Enum description="Interrupt request disabled for STS[CFA0]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFA0]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture A 1 Interrupt Enable" name="CA1IE" size="1" start="11">
        <Enum description="Interrupt request disabled for STS[CFA1]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFA1]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Reload Interrupt Enable" name="RIE" size="1" start="12">
        <Enum description="STS[RF] CPU interrupt requests disabled" name="DISABLED" start="0" />
        <Enum description="STS[RF] CPU interrupt requests enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Reload Error Interrupt Enable" name="REIE" size="1" start="13">
        <Enum description="STS[REF] CPU interrupt requests disabled" name="DISABLED" start="0" />
        <Enum description="STS[REF] CPU interrupt requests enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="DMA Enable Register" name="SM[1].SMDMAEN" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x88">
      <BitField description="Capture X0 FIFO DMA Enable" name="CX0DE" size="1" start="0" />
      <BitField description="Capture X1 FIFO DMA Enable" name="CX1DE" size="1" start="1" />
      <BitField description="Capture B0 FIFO DMA Enable" name="CB0DE" size="1" start="2" />
      <BitField description="Capture B1 FIFO DMA Enable" name="CB1DE" size="1" start="3" />
      <BitField description="Capture A0 FIFO DMA Enable" name="CA0DE" size="1" start="4" />
      <BitField description="Capture A1 FIFO DMA Enable" name="CA1DE" size="1" start="5" />
      <BitField description="Capture DMA Enable Source Select" name="CAPTDE" size="2" start="6">
        <Enum description="Read DMA requests disabled." name="DISABLED" start="0" />
        <Enum description="Exceeding a FIFO watermark sets the DMA read request. This requires at least one of DMAEN[CA1DE], DMAEN[CA0DE], DMAEN[CB1DE], DMAEN[CB0DE], DMAEN[CX1DE], or DMAEN[CX0DE] to also be set in order to determine to which watermark(s) the DMA request is sensitive." name="EXCEEDFIFO" start="0x1" />
        <Enum description="A local sync (VAL1 matches counter) sets the read DMA request." name="LOCAL_SYNC" start="0x2" />
        <Enum description="A local reload (STS[RF] being set) sets the read DMA request." name="LOCAL_RELOAD" start="0x3" />
      </BitField>
      <BitField description="FIFO Watermark AND Control" name="FAND" size="1" start="8">
        <Enum description="Selected FIFO watermarks are OR'ed together." name="OR" start="0" />
        <Enum description="Selected FIFO watermarks are AND'ed together." name="AND" start="0x1" />
      </BitField>
      <BitField description="Value Registers DMA Enable" name="VALDE" size="1" start="9">
        <Enum description="DMA write requests disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Output Trigger Control Register" name="SM[1].SMTCTRL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x8A">
      <BitField description="Output Trigger Enables" name="OUT_TRIG_EN" size="6" start="0">
        <Enum description="PWM_OUT_TRIG0 will set when the counter value matches the VAL0 value." name="VAL0" start="0bxxxxx1" />
      </BitField>
      <BitField description="Trigger frequency" name="TRGFRQ" size="1" start="12">
        <Enum description="Trigger outputs are generated during every PWM period even if the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." name="EVERYPWM" start="0" />
        <Enum description="Trigger outputs are generated only during the final PWM period prior to a reload opportunity when the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." name="FINALPWM" start="0x1" />
      </BitField>
      <BitField description="Output Trigger 1 Source Select" name="PWBOT1" size="1" start="14">
        <Enum description="Route the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port." name="PWM_OUT_TRIG1_SIGNAL" start="0" />
        <Enum description="Route the PWMB output to the PWM_OUT_TRIG1 port." name="PWMB_OUTPUT" start="0x1" />
      </BitField>
      <BitField description="Output Trigger 0 Source Select" name="PWAOT0" size="1" start="15">
        <Enum description="Route the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port." name="PWM_OUT_TRIG0_SIGNAL" start="0" />
        <Enum description="Route the PWMA output to the PWM_OUT_TRIG0 port." name="PWMA_OUTPUT" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Fault Disable Mapping Register 0" name="SM[1].SMDISMAP0" reset_mask="0xFFFF" reset_value="0xFFFF" size="2" start="+0x8C">
      <BitField description="PWM_A Fault Disable Mask 0" name="DIS0A" size="4" start="0" />
      <BitField description="PWM_B Fault Disable Mask 0" name="DIS0B" size="4" start="4" />
      <BitField description="PWM_X Fault Disable Mask 0" name="DIS0X" size="4" start="8" />
    </Register>
    <Register access="Read/Write" description="Deadtime Count Register 0" name="SM[1].SMDTCNT0" reset_mask="0xFFFF" reset_value="0x7FF" size="2" start="+0x90">
      <BitField description="DTCNT0" name="DTCNT0" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Deadtime Count Register 1" name="SM[1].SMDTCNT1" reset_mask="0xFFFF" reset_value="0x7FF" size="2" start="+0x92">
      <BitField description="DTCNT1" name="DTCNT1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Capture Control A Register" name="SM[1].SMCAPTCTRLA" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x94">
      <BitField description="Arm A" name="ARMA" size="1" start="0">
        <Enum description="Input capture operation is disabled." name="DISABLED" start="0" />
        <Enum description="Input capture operation as specified by CAPTCTRLA[EDGAx] is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="One Shot Mode A" name="ONESHOTA" size="1" start="1">
        <Enum description="Free Running" name="FREE_RUNNING" start="0" />
        <Enum description="One Shot" name="ONE_SHOT" start="0x1" />
      </BitField>
      <BitField description="Edge A 0" name="EDGA0" size="2" start="2">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Edge A 1" name="EDGA1" size="2" start="4">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Input Select A" name="INP_SELA" size="1" start="6">
        <Enum description="Raw PWM_A input signal selected as source." name="PWM_A" start="0" />
        <Enum description="Edge Counter" name="EDGE_COUNTER" start="0x1" />
      </BitField>
      <BitField description="Edge Counter A Enable" name="EDGCNTA_EN" size="1" start="7">
        <Enum description="Edge counter disabled and held in reset" name="DISABLED" start="0" />
        <Enum description="Edge counter enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture A FIFOs Water Mark" name="CFAWM" size="2" start="8" />
      <BitField description="Capture A0 FIFO Word Count" name="CA0CNT" size="3" start="10" />
      <BitField description="Capture A1 FIFO Word Count" name="CA1CNT" size="3" start="13" />
    </Register>
    <Register access="Read/Write" description="Capture Compare A Register" name="SM[1].SMCAPTCOMPA" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x96">
      <BitField description="Edge Compare A" name="EDGCMPA" size="8" start="0" />
      <BitField description="Edge Counter A" name="EDGCNTA" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="Capture Control B Register" name="SM[1].SMCAPTCTRLB" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x98">
      <BitField description="Arm B" name="ARMB" size="1" start="0">
        <Enum description="Input capture operation is disabled." name="DISABLED" start="0" />
        <Enum description="Input capture operation as specified by CAPTCTRLB[EDGBx] is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="One Shot Mode B" name="ONESHOTB" size="1" start="1">
        <Enum description="Free Running" name="FREE_RUNNING" start="0" />
        <Enum description="One Shot" name="ONE_SHOT" start="0x1" />
      </BitField>
      <BitField description="Edge B 0" name="EDGB0" size="2" start="2">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Edge B 1" name="EDGB1" size="2" start="4">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Input Select B" name="INP_SELB" size="1" start="6">
        <Enum description="Raw PWM_B input signal selected as source." name="PWM_B" start="0" />
        <Enum description="Edge Counter" name="EDGE_COUNTER" start="0x1" />
      </BitField>
      <BitField description="Edge Counter B Enable" name="EDGCNTB_EN" size="1" start="7">
        <Enum description="Edge counter disabled and held in reset" name="DISABLED" start="0" />
        <Enum description="Edge counter enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture B FIFOs Water Mark" name="CFBWM" size="2" start="8" />
      <BitField description="Capture B0 FIFO Word Count" name="CB0CNT" size="3" start="10" />
      <BitField description="Capture B1 FIFO Word Count" name="CB1CNT" size="3" start="13" />
    </Register>
    <Register access="Read/Write" description="Capture Compare B Register" name="SM[1].SMCAPTCOMPB" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x9A">
      <BitField description="Edge Compare B" name="EDGCMPB" size="8" start="0" />
      <BitField description="Edge Counter B" name="EDGCNTB" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="Capture Control X Register" name="SM[1].SMCAPTCTRLX" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x9C">
      <BitField description="Arm X" name="ARMX" size="1" start="0">
        <Enum description="Input capture operation is disabled." name="DISABLED" start="0" />
        <Enum description="Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="One Shot Mode Aux" name="ONESHOTX" size="1" start="1">
        <Enum description="Free Running" name="FREE_RUNNING" start="0" />
        <Enum description="One Shot" name="ONE_SHOT" start="0x1" />
      </BitField>
      <BitField description="Edge X 0" name="EDGX0" size="2" start="2">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Edge X 1" name="EDGX1" size="2" start="4">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Input Select X" name="INP_SELX" size="1" start="6">
        <Enum description="Raw PWM_X input signal selected as source." name="PWM_X" start="0" />
        <Enum description="Edge Counter" name="EDGE_COUNTER" start="0x1" />
      </BitField>
      <BitField description="Edge Counter X Enable" name="EDGCNTX_EN" size="1" start="7">
        <Enum description="Edge counter disabled and held in reset" name="DISABLED" start="0" />
        <Enum description="Edge counter enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture X FIFOs Water Mark" name="CFXWM" size="2" start="8" />
      <BitField description="Capture X0 FIFO Word Count" name="CX0CNT" size="3" start="10" />
      <BitField description="Capture X1 FIFO Word Count" name="CX1CNT" size="3" start="13" />
    </Register>
    <Register access="Read/Write" description="Capture Compare X Register" name="SM[1].SMCAPTCOMPX" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x9E">
      <BitField description="Edge Compare X" name="EDGCMPX" size="8" start="0" />
      <BitField description="Edge Counter X" name="EDGCNTX" size="8" start="8" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 0 Register" name="SM[1].SMCVAL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xA0">
      <BitField description="CAPTVAL0" name="CAPTVAL0" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 0 Cycle Register" name="SM[1].SMCVAL0CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xA2">
      <BitField description="CVAL0CYC" name="CVAL0CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 1 Register" name="SM[1].SMCVAL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xA4">
      <BitField description="CAPTVAL1" name="CAPTVAL1" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 1 Cycle Register" name="SM[1].SMCVAL1CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xA6">
      <BitField description="CVAL1CYC" name="CVAL1CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 2 Register" name="SM[1].SMCVAL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xA8">
      <BitField description="CAPTVAL2" name="CAPTVAL2" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 2 Cycle Register" name="SM[1].SMCVAL2CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xAA">
      <BitField description="CVAL2CYC" name="CVAL2CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 3 Register" name="SM[1].SMCVAL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xAC">
      <BitField description="CAPTVAL3" name="CAPTVAL3" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 3 Cycle Register" name="SM[1].SMCVAL3CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xAE">
      <BitField description="CVAL3CYC" name="CVAL3CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 4 Register" name="SM[1].SMCVAL4" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xB0">
      <BitField description="CAPTVAL4" name="CAPTVAL4" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 4 Cycle Register" name="SM[1].SMCVAL4CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xB2">
      <BitField description="CVAL4CYC" name="CVAL4CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 5 Register" name="SM[1].SMCVAL5" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xB4">
      <BitField description="CAPTVAL5" name="CAPTVAL5" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 5 Cycle Register" name="SM[1].SMCVAL5CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xB6">
      <BitField description="CVAL5CYC" name="CVAL5CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Counter Register" name="SM[2].SMCNT" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xC0">
      <BitField description="Counter Register Bits" name="CNT" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Initial Count Register" name="SM[2].SMINIT" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xC2">
      <BitField description="Initial Count Register Bits" name="INIT" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Control 2 Register" name="SM[2].SMCTRL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xC4">
      <BitField description="Clock Source Select" name="CLK_SEL" size="2" start="0">
        <Enum description="The IPBus clock is used as the clock for the local prescaler and counter." name="IPBUS" start="0" />
        <Enum description="EXT_CLK is used as the clock for the local prescaler and counter." name="EXT_CLK" start="0x1" />
        <Enum description="Submodule 0's clock (AUX_CLK) is used as the source clock for the local prescaler and counter. This setting should not be used in submodule 0 as it will force the clock to logic 0." name="AUX_CLK" start="0x2" />
      </BitField>
      <BitField description="Reload Source Select" name="RELOAD_SEL" size="1" start="2">
        <Enum description="The local RELOAD signal is used to reload registers." name="LOCAL" start="0" />
        <Enum description="The master RELOAD signal (from submodule 0) is used to reload registers. This setting should not be used in submodule 0 as it will force the RELOAD signal to logic 0." name="MASTER" start="0x1" />
      </BitField>
      <BitField description="This read/write bit determines the source of the FORCE OUTPUT signal for this submodule." name="FORCE_SEL" size="3" start="3">
        <Enum description="The local force signal, CTRL2[FORCE], from this submodule is used to force updates." name="LOCAL" start="0" />
        <Enum description="The master force signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it will hold the FORCE OUTPUT signal to logic 0." name="MASTER" start="0x1" />
        <Enum description="The local reload signal from this submodule is used to force updates without regard to the state of LDOK." name="LOCAL_RELOAD" start="0x2" />
        <Enum description="The master reload signal from submodule0 is used to force updates if LDOK is set. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." name="MASTER_RELOAD" start="0x3" />
        <Enum description="The local sync signal from this submodule is used to force updates." name="LOCAL_SYNC" start="0x4" />
        <Enum description="The master sync signal from submodule0 is used to force updates. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." name="MASTER_SYNC" start="0x5" />
        <Enum description="The external force signal, EXT_FORCE, from outside the PWM module causes updates." name="EXT_FORCE" start="0x6" />
        <Enum description="The external sync signal, EXT_SYNC, from outside the PWM module causes updates." name="EXT_SYNC" start="0x7" />
      </BitField>
      <BitField description="Force Initialization" name="FORCE" size="1" start="6" />
      <BitField description="FRCEN" name="FRCEN" size="1" start="7">
        <Enum description="Initialization from a FORCE_OUT is disabled." name="DISABLED" start="0" />
        <Enum description="Initialization from a FORCE_OUT is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Initialization Control Select" name="INIT_SEL" size="2" start="8">
        <Enum description="Local sync (PWM_X) causes initialization." name="PWM_X" start="0" />
        <Enum description="Master reload from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. The submodule counter will only reinitialize when a master reload occurs." name="MASTER_RELOAD" start="0x1" />
        <Enum description="Master sync from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0." name="MASTER_SYNC" start="0x2" />
        <Enum description="EXT_SYNC causes initialization." name="EXT_SYNC" start="0x3" />
      </BitField>
      <BitField description="PWM_X Initial Value" name="PWMX_INIT" size="1" start="10" />
      <BitField description="PWM45 Initial Value" name="PWM45_INIT" size="1" start="11" />
      <BitField description="PWM23 Initial Value" name="PWM23_INIT" size="1" start="12" />
      <BitField description="Independent or Complementary Pair Operation" name="INDEP" size="1" start="13">
        <Enum description="PWM_A and PWM_B form a complementary PWM pair." name="COMPLEMENTARY" start="0" />
        <Enum description="PWM_A and PWM_B outputs are independent PWMs." name="INDEPENDENT" start="0x1" />
      </BitField>
      <BitField description="WAIT Enable" name="WAITEN" size="1" start="14" />
      <BitField description="Debug Enable" name="DBGEN" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Control Register" name="SM[2].SMCTRL" reset_mask="0xFFFF" reset_value="0x400" size="2" start="+0xC6">
      <BitField description="Double Switching Enable" name="DBLEN" size="1" start="0">
        <Enum description="Double switching disabled." name="DISABLED" start="0" />
        <Enum description="Double switching enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="PWMX Double Switching Enable" name="DBLX" size="1" start="1">
        <Enum description="PWMX double pulse disabled." name="DISABLED" start="0" />
        <Enum description="PWMX double pulse enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Load Mode Select" name="LDMOD" size="1" start="2">
        <Enum description="Buffered registers of this submodule are loaded and take effect at the next PWM reload if MCTRL[LDOK] is set." name="NEXT_PWM_RELOAD" start="0" />
        <Enum description="Buffered registers of this submodule are loaded and take effect immediately upon MCTRL[LDOK] being set. In this case it is not necessary to set CTRL[FULL] or CTRL[HALF]." name="MTCTRL_LDOK_SET" start="0x1" />
      </BitField>
      <BitField description="Split the DBLPWM signal to PWMA and PWMB" name="SPLIT" size="1" start="3">
        <Enum description="DBLPWM is not split. PWMA and PWMB each have double pulses." name="DISABLED" start="0" />
        <Enum description="DBLPWM is split to PWMA and PWMB." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Prescaler" name="PRSC" size="3" start="4">
        <Enum description="Prescaler 1" name="ONE" start="0" />
        <Enum description="Prescaler 2" name="TWO" start="0x1" />
        <Enum description="Prescaler 4" name="FOUR" start="0x2" />
        <Enum description="Prescaler 8" name="EIGHT" start="0x3" />
        <Enum description="Prescaler 16" name="SIXTEEN" start="0x4" />
        <Enum description="Prescaler 32" name="THIRTYTWO" start="0x5" />
        <Enum description="Prescaler 64" name="SIXTYFOUR" start="0x6" />
        <Enum description="Prescaler 128" name="HUNDREDTWENTYEIGHT" start="0x7" />
      </BitField>
      <BitField description="Compare Mode" name="COMPMODE" size="1" start="7">
        <Enum description="The VAL* registers and the PWM counter are compared using an &quot;equal to&quot; method. This means that PWM edges are only produced when the counter is equal to one of the VAL* register values. This implies that a PWMA output that is high at the end of a period will maintain this state until a match with VAL3 clears the output in the following period." name="EQUAL_TO" start="0" />
        <Enum description="The VAL* registers and the PWM counter are compared using an &quot;equal to or greater than&quot; method. This means that PWM edges are produced when the counter is equal to or greater than one of the VAL* register values. This implies that a PWMA output that is high at the end of a period could go low at the start of the next period if the starting counter value is greater than (but not necessarily equal to) the new VAL3 value." name="EQUAL_TO_OR_GREATER_THAN" start="0x1" />
      </BitField>
      <BitField description="Deadtime" name="DT" size="2" start="8" />
      <BitField description="Full Cycle Reload" name="FULL" size="1" start="10">
        <Enum description="Full-cycle reloads disabled." name="DISABLED" start="0" />
        <Enum description="Full-cycle reloads enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Half Cycle Reload" name="HALF" size="1" start="11">
        <Enum description="Half-cycle reloads disabled." name="DISABLED" start="0" />
        <Enum description="Half-cycle reloads enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Load Frequency" name="LDFQ" size="4" start="12">
        <Enum description="Every PWM opportunity" name="EVERYPWM" start="0" />
        <Enum description="Every 2 PWM opportunities" name="EVERY2PWM" start="0x1" />
        <Enum description="Every 3 PWM opportunities" name="EVERY3PWM" start="0x2" />
        <Enum description="Every 4 PWM opportunities" name="EVERY4PWM" start="0x3" />
        <Enum description="Every 5 PWM opportunities" name="EVERY5PWM" start="0x4" />
        <Enum description="Every 6 PWM opportunities" name="EVERY6PWM" start="0x5" />
        <Enum description="Every 7 PWM opportunities" name="EVERY7PWM" start="0x6" />
        <Enum description="Every 8 PWM opportunities" name="EVERY8PWM" start="0x7" />
        <Enum description="Every 9 PWM opportunities" name="EVERY9PWM" start="0x8" />
        <Enum description="Every 10 PWM opportunities" name="EVERY10PWM" start="0x9" />
        <Enum description="Every 11 PWM opportunities" name="EVERY11PWM" start="0xA" />
        <Enum description="Every 12 PWM opportunities" name="EVERY12PWM" start="0xB" />
        <Enum description="Every 13 PWM opportunities" name="EVERY13PWM" start="0xC" />
        <Enum description="Every 14 PWM opportunities" name="EVERY14PWM" start="0xD" />
        <Enum description="Every 15 PWM opportunities" name="EVERY15PWM" start="0xE" />
        <Enum description="Every 16 PWM opportunities" name="EVERY16PWM" start="0xF" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Value Register 0" name="SM[2].SMVAL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xCA">
      <BitField description="Value Register 0" name="VAL0" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 1" name="SM[2].SMFRACVAL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xCC">
      <BitField description="Fractional Value 1 Register" name="FRACVAL1" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 1" name="SM[2].SMVAL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xCE">
      <BitField description="Value Register 1" name="VAL1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 2" name="SM[2].SMFRACVAL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xD0">
      <BitField description="Fractional Value 2" name="FRACVAL2" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 2" name="SM[2].SMVAL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xD2">
      <BitField description="Value Register 2" name="VAL2" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 3" name="SM[2].SMFRACVAL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xD4">
      <BitField description="Fractional Value 3" name="FRACVAL3" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 3" name="SM[2].SMVAL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xD6">
      <BitField description="Value Register 3" name="VAL3" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 4" name="SM[2].SMFRACVAL4" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xD8">
      <BitField description="Fractional Value 4" name="FRACVAL4" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 4" name="SM[2].SMVAL4" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xDA">
      <BitField description="Value Register 4" name="VAL4" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 5" name="SM[2].SMFRACVAL5" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xDC">
      <BitField description="Fractional Value 5" name="FRACVAL5" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 5" name="SM[2].SMVAL5" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xDE">
      <BitField description="Value Register 5" name="VAL5" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Control Register" name="SM[2].SMFRCTRL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xE0">
      <BitField description="Fractional Cycle PWM Period Enable" name="FRAC1_EN" size="1" start="1">
        <Enum description="Disable fractional cycle length for the PWM period." name="DISABLED" start="0" />
        <Enum description="Enable fractional cycle length for the PWM period." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Fractional Cycle Placement Enable for PWM_A" name="FRAC23_EN" size="1" start="2">
        <Enum description="Disable fractional cycle placement for PWM_A." name="DISABLED" start="0" />
        <Enum description="Enable fractional cycle placement for PWM_A." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Fractional Cycle Placement Enable for PWM_B" name="FRAC45_EN" size="1" start="4">
        <Enum description="Disable fractional cycle placement for PWM_B." name="DISABLED" start="0" />
        <Enum description="Enable fractional cycle placement for PWM_B." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Fractional Delay Circuit Power Up" name="FRAC_PU" size="1" start="8">
        <Enum description="Turn off fractional delay logic." name="TURN_OFF" start="0" />
        <Enum description="Power up fractional delay logic." name="POWER_UP" start="0x1" />
      </BitField>
      <BitField description="Test Status Bit" name="TEST" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Output Control Register" name="SM[2].SMOCTRL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xE2">
      <BitField description="PWM_X Fault State" name="PWMXFS" size="2" start="0">
        <Enum description="Output is forced to logic 0 state prior to consideration of output polarity control." name="LOGIC_0" start="0" />
        <Enum description="Output is forced to logic 1 state prior to consideration of output polarity control." name="LOGIC_1" start="0x1" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x2" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x3" />
      </BitField>
      <BitField description="PWM_B Fault State" name="PWMBFS" size="2" start="2">
        <Enum description="Output is forced to logic 0 state prior to consideration of output polarity control." name="LOGIC_0" start="0" />
        <Enum description="Output is forced to logic 1 state prior to consideration of output polarity control." name="LOGIC_1" start="0x1" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x2" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x3" />
      </BitField>
      <BitField description="PWM_A Fault State" name="PWMAFS" size="2" start="4">
        <Enum description="Output is forced to logic 0 state prior to consideration of output polarity control." name="LOGIC_0" start="0" />
        <Enum description="Output is forced to logic 1 state prior to consideration of output polarity control." name="LOGIC_1" start="0x1" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x2" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x3" />
      </BitField>
      <BitField description="PWM_X Output Polarity" name="POLX" size="1" start="8">
        <Enum description="PWM_X output not inverted. A high level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." name="NOT_INVERTED" start="0" />
        <Enum description="PWM_X output inverted. A low level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="PWM_B Output Polarity" name="POLB" size="1" start="9">
        <Enum description="PWM_B output not inverted. A high level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." name="NOT_INVERTED" start="0" />
        <Enum description="PWM_B output inverted. A low level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="PWM_A Output Polarity" name="POLA" size="1" start="10">
        <Enum description="PWM_A output not inverted. A high level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." name="NOT_INVERTED" start="0" />
        <Enum description="PWM_A output inverted. A low level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="PWM_X Input" name="PWMX_IN" size="1" start="13" />
      <BitField description="PWM_B Input" name="PWMB_IN" size="1" start="14" />
      <BitField description="PWM_A Input" name="PWMA_IN" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Status Register" name="SM[2].SMSTS" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xE4">
      <BitField description="Compare Flags" name="CMPF" size="6" start="0">
        <Enum description="No compare event has occurred for a particular VALx value." name="NO_EVENT" start="0" />
        <Enum description="A compare event has occurred for a particular VALx value." name="EVENT" start="0x1" />
      </BitField>
      <BitField description="Capture Flag X0" name="CFX0" size="1" start="6" />
      <BitField description="Capture Flag X1" name="CFX1" size="1" start="7" />
      <BitField description="Capture Flag B0" name="CFB0" size="1" start="8" />
      <BitField description="Capture Flag B1" name="CFB1" size="1" start="9" />
      <BitField description="Capture Flag A0" name="CFA0" size="1" start="10" />
      <BitField description="Capture Flag A1" name="CFA1" size="1" start="11" />
      <BitField description="Reload Flag" name="RF" size="1" start="12">
        <Enum description="No new reload cycle since last STS[RF] clearing" name="NO_FLAG" start="0" />
        <Enum description="New reload cycle since last STS[RF] clearing" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Reload Error Flag" name="REF" size="1" start="13">
        <Enum description="No reload error occurred." name="NO_FLAG" start="0" />
        <Enum description="Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Registers Updated Flag" name="RUF" size="1" start="14">
        <Enum description="No register update has occurred since last reload." name="NO_FLAG" start="0" />
        <Enum description="At least one of the double buffered registers has been updated since the last reload." name="FLAG" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Interrupt Enable Register" name="SM[2].SMINTEN" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xE6">
      <BitField description="Compare Interrupt Enables" name="CMPIE" size="6" start="0">
        <Enum description="The corresponding STS[CMPF] bit will not cause an interrupt request." name="DISABLED" start="0" />
        <Enum description="The corresponding STS[CMPF] bit will cause an interrupt request." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture X 0 Interrupt Enable" name="CX0IE" size="1" start="6">
        <Enum description="Interrupt request disabled for STS[CFX0]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFX0]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture X 1 Interrupt Enable" name="CX1IE" size="1" start="7">
        <Enum description="Interrupt request disabled for STS[CFX1]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFX1]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture B 0 Interrupt Enable" name="CB0IE" size="1" start="8">
        <Enum description="Interrupt request disabled for STS[CFB0]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFB0]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture B 1 Interrupt Enable" name="CB1IE" size="1" start="9">
        <Enum description="Interrupt request disabled for STS[CFB1]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFB1]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture A 0 Interrupt Enable" name="CA0IE" size="1" start="10">
        <Enum description="Interrupt request disabled for STS[CFA0]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFA0]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture A 1 Interrupt Enable" name="CA1IE" size="1" start="11">
        <Enum description="Interrupt request disabled for STS[CFA1]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFA1]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Reload Interrupt Enable" name="RIE" size="1" start="12">
        <Enum description="STS[RF] CPU interrupt requests disabled" name="DISABLED" start="0" />
        <Enum description="STS[RF] CPU interrupt requests enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Reload Error Interrupt Enable" name="REIE" size="1" start="13">
        <Enum description="STS[REF] CPU interrupt requests disabled" name="DISABLED" start="0" />
        <Enum description="STS[REF] CPU interrupt requests enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="DMA Enable Register" name="SM[2].SMDMAEN" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xE8">
      <BitField description="Capture X0 FIFO DMA Enable" name="CX0DE" size="1" start="0" />
      <BitField description="Capture X1 FIFO DMA Enable" name="CX1DE" size="1" start="1" />
      <BitField description="Capture B0 FIFO DMA Enable" name="CB0DE" size="1" start="2" />
      <BitField description="Capture B1 FIFO DMA Enable" name="CB1DE" size="1" start="3" />
      <BitField description="Capture A0 FIFO DMA Enable" name="CA0DE" size="1" start="4" />
      <BitField description="Capture A1 FIFO DMA Enable" name="CA1DE" size="1" start="5" />
      <BitField description="Capture DMA Enable Source Select" name="CAPTDE" size="2" start="6">
        <Enum description="Read DMA requests disabled." name="DISABLED" start="0" />
        <Enum description="Exceeding a FIFO watermark sets the DMA read request. This requires at least one of DMAEN[CA1DE], DMAEN[CA0DE], DMAEN[CB1DE], DMAEN[CB0DE], DMAEN[CX1DE], or DMAEN[CX0DE] to also be set in order to determine to which watermark(s) the DMA request is sensitive." name="EXCEEDFIFO" start="0x1" />
        <Enum description="A local sync (VAL1 matches counter) sets the read DMA request." name="LOCAL_SYNC" start="0x2" />
        <Enum description="A local reload (STS[RF] being set) sets the read DMA request." name="LOCAL_RELOAD" start="0x3" />
      </BitField>
      <BitField description="FIFO Watermark AND Control" name="FAND" size="1" start="8">
        <Enum description="Selected FIFO watermarks are OR'ed together." name="OR" start="0" />
        <Enum description="Selected FIFO watermarks are AND'ed together." name="AND" start="0x1" />
      </BitField>
      <BitField description="Value Registers DMA Enable" name="VALDE" size="1" start="9">
        <Enum description="DMA write requests disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Output Trigger Control Register" name="SM[2].SMTCTRL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xEA">
      <BitField description="Output Trigger Enables" name="OUT_TRIG_EN" size="6" start="0">
        <Enum description="PWM_OUT_TRIG0 will set when the counter value matches the VAL0 value." name="VAL0" start="0bxxxxx1" />
      </BitField>
      <BitField description="Trigger frequency" name="TRGFRQ" size="1" start="12">
        <Enum description="Trigger outputs are generated during every PWM period even if the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." name="EVERYPWM" start="0" />
        <Enum description="Trigger outputs are generated only during the final PWM period prior to a reload opportunity when the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." name="FINALPWM" start="0x1" />
      </BitField>
      <BitField description="Output Trigger 1 Source Select" name="PWBOT1" size="1" start="14">
        <Enum description="Route the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port." name="PWM_OUT_TRIG1_SIGNAL" start="0" />
        <Enum description="Route the PWMB output to the PWM_OUT_TRIG1 port." name="PWMB_OUTPUT" start="0x1" />
      </BitField>
      <BitField description="Output Trigger 0 Source Select" name="PWAOT0" size="1" start="15">
        <Enum description="Route the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port." name="PWM_OUT_TRIG0_SIGNAL" start="0" />
        <Enum description="Route the PWMA output to the PWM_OUT_TRIG0 port." name="PWMA_OUTPUT" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Fault Disable Mapping Register 0" name="SM[2].SMDISMAP0" reset_mask="0xFFFF" reset_value="0xFFFF" size="2" start="+0xEC">
      <BitField description="PWM_A Fault Disable Mask 0" name="DIS0A" size="4" start="0" />
      <BitField description="PWM_B Fault Disable Mask 0" name="DIS0B" size="4" start="4" />
      <BitField description="PWM_X Fault Disable Mask 0" name="DIS0X" size="4" start="8" />
    </Register>
    <Register access="Read/Write" description="Deadtime Count Register 0" name="SM[2].SMDTCNT0" reset_mask="0xFFFF" reset_value="0x7FF" size="2" start="+0xF0">
      <BitField description="DTCNT0" name="DTCNT0" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Deadtime Count Register 1" name="SM[2].SMDTCNT1" reset_mask="0xFFFF" reset_value="0x7FF" size="2" start="+0xF2">
      <BitField description="DTCNT1" name="DTCNT1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Capture Control A Register" name="SM[2].SMCAPTCTRLA" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xF4">
      <BitField description="Arm A" name="ARMA" size="1" start="0">
        <Enum description="Input capture operation is disabled." name="DISABLED" start="0" />
        <Enum description="Input capture operation as specified by CAPTCTRLA[EDGAx] is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="One Shot Mode A" name="ONESHOTA" size="1" start="1">
        <Enum description="Free Running" name="FREE_RUNNING" start="0" />
        <Enum description="One Shot" name="ONE_SHOT" start="0x1" />
      </BitField>
      <BitField description="Edge A 0" name="EDGA0" size="2" start="2">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Edge A 1" name="EDGA1" size="2" start="4">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Input Select A" name="INP_SELA" size="1" start="6">
        <Enum description="Raw PWM_A input signal selected as source." name="PWM_A" start="0" />
        <Enum description="Edge Counter" name="EDGE_COUNTER" start="0x1" />
      </BitField>
      <BitField description="Edge Counter A Enable" name="EDGCNTA_EN" size="1" start="7">
        <Enum description="Edge counter disabled and held in reset" name="DISABLED" start="0" />
        <Enum description="Edge counter enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture A FIFOs Water Mark" name="CFAWM" size="2" start="8" />
      <BitField description="Capture A0 FIFO Word Count" name="CA0CNT" size="3" start="10" />
      <BitField description="Capture A1 FIFO Word Count" name="CA1CNT" size="3" start="13" />
    </Register>
    <Register access="Read/Write" description="Capture Compare A Register" name="SM[2].SMCAPTCOMPA" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xF6">
      <BitField description="Edge Compare A" name="EDGCMPA" size="8" start="0" />
      <BitField description="Edge Counter A" name="EDGCNTA" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="Capture Control B Register" name="SM[2].SMCAPTCTRLB" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xF8">
      <BitField description="Arm B" name="ARMB" size="1" start="0">
        <Enum description="Input capture operation is disabled." name="DISABLED" start="0" />
        <Enum description="Input capture operation as specified by CAPTCTRLB[EDGBx] is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="One Shot Mode B" name="ONESHOTB" size="1" start="1">
        <Enum description="Free Running" name="FREE_RUNNING" start="0" />
        <Enum description="One Shot" name="ONE_SHOT" start="0x1" />
      </BitField>
      <BitField description="Edge B 0" name="EDGB0" size="2" start="2">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Edge B 1" name="EDGB1" size="2" start="4">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Input Select B" name="INP_SELB" size="1" start="6">
        <Enum description="Raw PWM_B input signal selected as source." name="PWM_B" start="0" />
        <Enum description="Edge Counter" name="EDGE_COUNTER" start="0x1" />
      </BitField>
      <BitField description="Edge Counter B Enable" name="EDGCNTB_EN" size="1" start="7">
        <Enum description="Edge counter disabled and held in reset" name="DISABLED" start="0" />
        <Enum description="Edge counter enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture B FIFOs Water Mark" name="CFBWM" size="2" start="8" />
      <BitField description="Capture B0 FIFO Word Count" name="CB0CNT" size="3" start="10" />
      <BitField description="Capture B1 FIFO Word Count" name="CB1CNT" size="3" start="13" />
    </Register>
    <Register access="Read/Write" description="Capture Compare B Register" name="SM[2].SMCAPTCOMPB" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xFA">
      <BitField description="Edge Compare B" name="EDGCMPB" size="8" start="0" />
      <BitField description="Edge Counter B" name="EDGCNTB" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="Capture Control X Register" name="SM[2].SMCAPTCTRLX" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xFC">
      <BitField description="Arm X" name="ARMX" size="1" start="0">
        <Enum description="Input capture operation is disabled." name="DISABLED" start="0" />
        <Enum description="Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="One Shot Mode Aux" name="ONESHOTX" size="1" start="1">
        <Enum description="Free Running" name="FREE_RUNNING" start="0" />
        <Enum description="One Shot" name="ONE_SHOT" start="0x1" />
      </BitField>
      <BitField description="Edge X 0" name="EDGX0" size="2" start="2">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Edge X 1" name="EDGX1" size="2" start="4">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Input Select X" name="INP_SELX" size="1" start="6">
        <Enum description="Raw PWM_X input signal selected as source." name="PWM_X" start="0" />
        <Enum description="Edge Counter" name="EDGE_COUNTER" start="0x1" />
      </BitField>
      <BitField description="Edge Counter X Enable" name="EDGCNTX_EN" size="1" start="7">
        <Enum description="Edge counter disabled and held in reset" name="DISABLED" start="0" />
        <Enum description="Edge counter enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture X FIFOs Water Mark" name="CFXWM" size="2" start="8" />
      <BitField description="Capture X0 FIFO Word Count" name="CX0CNT" size="3" start="10" />
      <BitField description="Capture X1 FIFO Word Count" name="CX1CNT" size="3" start="13" />
    </Register>
    <Register access="Read/Write" description="Capture Compare X Register" name="SM[2].SMCAPTCOMPX" reset_mask="0xFFFF" reset_value="0" size="2" start="+0xFE">
      <BitField description="Edge Compare X" name="EDGCMPX" size="8" start="0" />
      <BitField description="Edge Counter X" name="EDGCNTX" size="8" start="8" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 0 Register" name="SM[2].SMCVAL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x100">
      <BitField description="CAPTVAL0" name="CAPTVAL0" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 0 Cycle Register" name="SM[2].SMCVAL0CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x102">
      <BitField description="CVAL0CYC" name="CVAL0CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 1 Register" name="SM[2].SMCVAL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x104">
      <BitField description="CAPTVAL1" name="CAPTVAL1" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 1 Cycle Register" name="SM[2].SMCVAL1CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x106">
      <BitField description="CVAL1CYC" name="CVAL1CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 2 Register" name="SM[2].SMCVAL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x108">
      <BitField description="CAPTVAL2" name="CAPTVAL2" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 2 Cycle Register" name="SM[2].SMCVAL2CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x10A">
      <BitField description="CVAL2CYC" name="CVAL2CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 3 Register" name="SM[2].SMCVAL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x10C">
      <BitField description="CAPTVAL3" name="CAPTVAL3" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 3 Cycle Register" name="SM[2].SMCVAL3CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x10E">
      <BitField description="CVAL3CYC" name="CVAL3CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 4 Register" name="SM[2].SMCVAL4" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x110">
      <BitField description="CAPTVAL4" name="CAPTVAL4" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 4 Cycle Register" name="SM[2].SMCVAL4CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x112">
      <BitField description="CVAL4CYC" name="CVAL4CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 5 Register" name="SM[2].SMCVAL5" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x114">
      <BitField description="CAPTVAL5" name="CAPTVAL5" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 5 Cycle Register" name="SM[2].SMCVAL5CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x116">
      <BitField description="CVAL5CYC" name="CVAL5CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Counter Register" name="SM[3].SMCNT" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x120">
      <BitField description="Counter Register Bits" name="CNT" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Initial Count Register" name="SM[3].SMINIT" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x122">
      <BitField description="Initial Count Register Bits" name="INIT" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Control 2 Register" name="SM[3].SMCTRL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x124">
      <BitField description="Clock Source Select" name="CLK_SEL" size="2" start="0">
        <Enum description="The IPBus clock is used as the clock for the local prescaler and counter." name="IPBUS" start="0" />
        <Enum description="EXT_CLK is used as the clock for the local prescaler and counter." name="EXT_CLK" start="0x1" />
        <Enum description="Submodule 0's clock (AUX_CLK) is used as the source clock for the local prescaler and counter. This setting should not be used in submodule 0 as it will force the clock to logic 0." name="AUX_CLK" start="0x2" />
      </BitField>
      <BitField description="Reload Source Select" name="RELOAD_SEL" size="1" start="2">
        <Enum description="The local RELOAD signal is used to reload registers." name="LOCAL" start="0" />
        <Enum description="The master RELOAD signal (from submodule 0) is used to reload registers. This setting should not be used in submodule 0 as it will force the RELOAD signal to logic 0." name="MASTER" start="0x1" />
      </BitField>
      <BitField description="This read/write bit determines the source of the FORCE OUTPUT signal for this submodule." name="FORCE_SEL" size="3" start="3">
        <Enum description="The local force signal, CTRL2[FORCE], from this submodule is used to force updates." name="LOCAL" start="0" />
        <Enum description="The master force signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it will hold the FORCE OUTPUT signal to logic 0." name="MASTER" start="0x1" />
        <Enum description="The local reload signal from this submodule is used to force updates without regard to the state of LDOK." name="LOCAL_RELOAD" start="0x2" />
        <Enum description="The master reload signal from submodule0 is used to force updates if LDOK is set. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." name="MASTER_RELOAD" start="0x3" />
        <Enum description="The local sync signal from this submodule is used to force updates." name="LOCAL_SYNC" start="0x4" />
        <Enum description="The master sync signal from submodule0 is used to force updates. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." name="MASTER_SYNC" start="0x5" />
        <Enum description="The external force signal, EXT_FORCE, from outside the PWM module causes updates." name="EXT_FORCE" start="0x6" />
        <Enum description="The external sync signal, EXT_SYNC, from outside the PWM module causes updates." name="EXT_SYNC" start="0x7" />
      </BitField>
      <BitField description="Force Initialization" name="FORCE" size="1" start="6" />
      <BitField description="FRCEN" name="FRCEN" size="1" start="7">
        <Enum description="Initialization from a FORCE_OUT is disabled." name="DISABLED" start="0" />
        <Enum description="Initialization from a FORCE_OUT is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Initialization Control Select" name="INIT_SEL" size="2" start="8">
        <Enum description="Local sync (PWM_X) causes initialization." name="PWM_X" start="0" />
        <Enum description="Master reload from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. The submodule counter will only reinitialize when a master reload occurs." name="MASTER_RELOAD" start="0x1" />
        <Enum description="Master sync from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0." name="MASTER_SYNC" start="0x2" />
        <Enum description="EXT_SYNC causes initialization." name="EXT_SYNC" start="0x3" />
      </BitField>
      <BitField description="PWM_X Initial Value" name="PWMX_INIT" size="1" start="10" />
      <BitField description="PWM45 Initial Value" name="PWM45_INIT" size="1" start="11" />
      <BitField description="PWM23 Initial Value" name="PWM23_INIT" size="1" start="12" />
      <BitField description="Independent or Complementary Pair Operation" name="INDEP" size="1" start="13">
        <Enum description="PWM_A and PWM_B form a complementary PWM pair." name="COMPLEMENTARY" start="0" />
        <Enum description="PWM_A and PWM_B outputs are independent PWMs." name="INDEPENDENT" start="0x1" />
      </BitField>
      <BitField description="WAIT Enable" name="WAITEN" size="1" start="14" />
      <BitField description="Debug Enable" name="DBGEN" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Control Register" name="SM[3].SMCTRL" reset_mask="0xFFFF" reset_value="0x400" size="2" start="+0x126">
      <BitField description="Double Switching Enable" name="DBLEN" size="1" start="0">
        <Enum description="Double switching disabled." name="DISABLED" start="0" />
        <Enum description="Double switching enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="PWMX Double Switching Enable" name="DBLX" size="1" start="1">
        <Enum description="PWMX double pulse disabled." name="DISABLED" start="0" />
        <Enum description="PWMX double pulse enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Load Mode Select" name="LDMOD" size="1" start="2">
        <Enum description="Buffered registers of this submodule are loaded and take effect at the next PWM reload if MCTRL[LDOK] is set." name="NEXT_PWM_RELOAD" start="0" />
        <Enum description="Buffered registers of this submodule are loaded and take effect immediately upon MCTRL[LDOK] being set. In this case it is not necessary to set CTRL[FULL] or CTRL[HALF]." name="MTCTRL_LDOK_SET" start="0x1" />
      </BitField>
      <BitField description="Split the DBLPWM signal to PWMA and PWMB" name="SPLIT" size="1" start="3">
        <Enum description="DBLPWM is not split. PWMA and PWMB each have double pulses." name="DISABLED" start="0" />
        <Enum description="DBLPWM is split to PWMA and PWMB." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Prescaler" name="PRSC" size="3" start="4">
        <Enum description="Prescaler 1" name="ONE" start="0" />
        <Enum description="Prescaler 2" name="TWO" start="0x1" />
        <Enum description="Prescaler 4" name="FOUR" start="0x2" />
        <Enum description="Prescaler 8" name="EIGHT" start="0x3" />
        <Enum description="Prescaler 16" name="SIXTEEN" start="0x4" />
        <Enum description="Prescaler 32" name="THIRTYTWO" start="0x5" />
        <Enum description="Prescaler 64" name="SIXTYFOUR" start="0x6" />
        <Enum description="Prescaler 128" name="HUNDREDTWENTYEIGHT" start="0x7" />
      </BitField>
      <BitField description="Compare Mode" name="COMPMODE" size="1" start="7">
        <Enum description="The VAL* registers and the PWM counter are compared using an &quot;equal to&quot; method. This means that PWM edges are only produced when the counter is equal to one of the VAL* register values. This implies that a PWMA output that is high at the end of a period will maintain this state until a match with VAL3 clears the output in the following period." name="EQUAL_TO" start="0" />
        <Enum description="The VAL* registers and the PWM counter are compared using an &quot;equal to or greater than&quot; method. This means that PWM edges are produced when the counter is equal to or greater than one of the VAL* register values. This implies that a PWMA output that is high at the end of a period could go low at the start of the next period if the starting counter value is greater than (but not necessarily equal to) the new VAL3 value." name="EQUAL_TO_OR_GREATER_THAN" start="0x1" />
      </BitField>
      <BitField description="Deadtime" name="DT" size="2" start="8" />
      <BitField description="Full Cycle Reload" name="FULL" size="1" start="10">
        <Enum description="Full-cycle reloads disabled." name="DISABLED" start="0" />
        <Enum description="Full-cycle reloads enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Half Cycle Reload" name="HALF" size="1" start="11">
        <Enum description="Half-cycle reloads disabled." name="DISABLED" start="0" />
        <Enum description="Half-cycle reloads enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Load Frequency" name="LDFQ" size="4" start="12">
        <Enum description="Every PWM opportunity" name="EVERYPWM" start="0" />
        <Enum description="Every 2 PWM opportunities" name="EVERY2PWM" start="0x1" />
        <Enum description="Every 3 PWM opportunities" name="EVERY3PWM" start="0x2" />
        <Enum description="Every 4 PWM opportunities" name="EVERY4PWM" start="0x3" />
        <Enum description="Every 5 PWM opportunities" name="EVERY5PWM" start="0x4" />
        <Enum description="Every 6 PWM opportunities" name="EVERY6PWM" start="0x5" />
        <Enum description="Every 7 PWM opportunities" name="EVERY7PWM" start="0x6" />
        <Enum description="Every 8 PWM opportunities" name="EVERY8PWM" start="0x7" />
        <Enum description="Every 9 PWM opportunities" name="EVERY9PWM" start="0x8" />
        <Enum description="Every 10 PWM opportunities" name="EVERY10PWM" start="0x9" />
        <Enum description="Every 11 PWM opportunities" name="EVERY11PWM" start="0xA" />
        <Enum description="Every 12 PWM opportunities" name="EVERY12PWM" start="0xB" />
        <Enum description="Every 13 PWM opportunities" name="EVERY13PWM" start="0xC" />
        <Enum description="Every 14 PWM opportunities" name="EVERY14PWM" start="0xD" />
        <Enum description="Every 15 PWM opportunities" name="EVERY15PWM" start="0xE" />
        <Enum description="Every 16 PWM opportunities" name="EVERY16PWM" start="0xF" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Value Register 0" name="SM[3].SMVAL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x12A">
      <BitField description="Value Register 0" name="VAL0" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 1" name="SM[3].SMFRACVAL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x12C">
      <BitField description="Fractional Value 1 Register" name="FRACVAL1" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 1" name="SM[3].SMVAL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x12E">
      <BitField description="Value Register 1" name="VAL1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 2" name="SM[3].SMFRACVAL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x130">
      <BitField description="Fractional Value 2" name="FRACVAL2" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 2" name="SM[3].SMVAL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x132">
      <BitField description="Value Register 2" name="VAL2" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 3" name="SM[3].SMFRACVAL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x134">
      <BitField description="Fractional Value 3" name="FRACVAL3" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 3" name="SM[3].SMVAL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x136">
      <BitField description="Value Register 3" name="VAL3" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 4" name="SM[3].SMFRACVAL4" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x138">
      <BitField description="Fractional Value 4" name="FRACVAL4" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 4" name="SM[3].SMVAL4" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x13A">
      <BitField description="Value Register 4" name="VAL4" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Value Register 5" name="SM[3].SMFRACVAL5" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x13C">
      <BitField description="Fractional Value 5" name="FRACVAL5" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Value Register 5" name="SM[3].SMVAL5" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x13E">
      <BitField description="Value Register 5" name="VAL5" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Fractional Control Register" name="SM[3].SMFRCTRL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x140">
      <BitField description="Fractional Cycle PWM Period Enable" name="FRAC1_EN" size="1" start="1">
        <Enum description="Disable fractional cycle length for the PWM period." name="DISABLED" start="0" />
        <Enum description="Enable fractional cycle length for the PWM period." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Fractional Cycle Placement Enable for PWM_A" name="FRAC23_EN" size="1" start="2">
        <Enum description="Disable fractional cycle placement for PWM_A." name="DISABLED" start="0" />
        <Enum description="Enable fractional cycle placement for PWM_A." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Fractional Cycle Placement Enable for PWM_B" name="FRAC45_EN" size="1" start="4">
        <Enum description="Disable fractional cycle placement for PWM_B." name="DISABLED" start="0" />
        <Enum description="Enable fractional cycle placement for PWM_B." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Fractional Delay Circuit Power Up" name="FRAC_PU" size="1" start="8">
        <Enum description="Turn off fractional delay logic." name="TURN_OFF" start="0" />
        <Enum description="Power up fractional delay logic." name="POWER_UP" start="0x1" />
      </BitField>
      <BitField description="Test Status Bit" name="TEST" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Output Control Register" name="SM[3].SMOCTRL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x142">
      <BitField description="PWM_X Fault State" name="PWMXFS" size="2" start="0">
        <Enum description="Output is forced to logic 0 state prior to consideration of output polarity control." name="LOGIC_0" start="0" />
        <Enum description="Output is forced to logic 1 state prior to consideration of output polarity control." name="LOGIC_1" start="0x1" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x2" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x3" />
      </BitField>
      <BitField description="PWM_B Fault State" name="PWMBFS" size="2" start="2">
        <Enum description="Output is forced to logic 0 state prior to consideration of output polarity control." name="LOGIC_0" start="0" />
        <Enum description="Output is forced to logic 1 state prior to consideration of output polarity control." name="LOGIC_1" start="0x1" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x2" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x3" />
      </BitField>
      <BitField description="PWM_A Fault State" name="PWMAFS" size="2" start="4">
        <Enum description="Output is forced to logic 0 state prior to consideration of output polarity control." name="LOGIC_0" start="0" />
        <Enum description="Output is forced to logic 1 state prior to consideration of output polarity control." name="LOGIC_1" start="0x1" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x2" />
        <Enum description="Output is tristated." name="TRISTATED" start="0x3" />
      </BitField>
      <BitField description="PWM_X Output Polarity" name="POLX" size="1" start="8">
        <Enum description="PWM_X output not inverted. A high level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." name="NOT_INVERTED" start="0" />
        <Enum description="PWM_X output inverted. A low level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="PWM_B Output Polarity" name="POLB" size="1" start="9">
        <Enum description="PWM_B output not inverted. A high level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." name="NOT_INVERTED" start="0" />
        <Enum description="PWM_B output inverted. A low level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="PWM_A Output Polarity" name="POLA" size="1" start="10">
        <Enum description="PWM_A output not inverted. A high level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." name="NOT_INVERTED" start="0" />
        <Enum description="PWM_A output inverted. A low level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." name="INVERTED" start="0x1" />
      </BitField>
      <BitField description="PWM_X Input" name="PWMX_IN" size="1" start="13" />
      <BitField description="PWM_B Input" name="PWMB_IN" size="1" start="14" />
      <BitField description="PWM_A Input" name="PWMA_IN" size="1" start="15" />
    </Register>
    <Register access="Read/Write" description="Status Register" name="SM[3].SMSTS" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x144">
      <BitField description="Compare Flags" name="CMPF" size="6" start="0">
        <Enum description="No compare event has occurred for a particular VALx value." name="NO_EVENT" start="0" />
        <Enum description="A compare event has occurred for a particular VALx value." name="EVENT" start="0x1" />
      </BitField>
      <BitField description="Capture Flag X0" name="CFX0" size="1" start="6" />
      <BitField description="Capture Flag X1" name="CFX1" size="1" start="7" />
      <BitField description="Capture Flag B0" name="CFB0" size="1" start="8" />
      <BitField description="Capture Flag B1" name="CFB1" size="1" start="9" />
      <BitField description="Capture Flag A0" name="CFA0" size="1" start="10" />
      <BitField description="Capture Flag A1" name="CFA1" size="1" start="11" />
      <BitField description="Reload Flag" name="RF" size="1" start="12">
        <Enum description="No new reload cycle since last STS[RF] clearing" name="NO_FLAG" start="0" />
        <Enum description="New reload cycle since last STS[RF] clearing" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Reload Error Flag" name="REF" size="1" start="13">
        <Enum description="No reload error occurred." name="NO_FLAG" start="0" />
        <Enum description="Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Registers Updated Flag" name="RUF" size="1" start="14">
        <Enum description="No register update has occurred since last reload." name="NO_FLAG" start="0" />
        <Enum description="At least one of the double buffered registers has been updated since the last reload." name="FLAG" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Interrupt Enable Register" name="SM[3].SMINTEN" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x146">
      <BitField description="Compare Interrupt Enables" name="CMPIE" size="6" start="0">
        <Enum description="The corresponding STS[CMPF] bit will not cause an interrupt request." name="DISABLED" start="0" />
        <Enum description="The corresponding STS[CMPF] bit will cause an interrupt request." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture X 0 Interrupt Enable" name="CX0IE" size="1" start="6">
        <Enum description="Interrupt request disabled for STS[CFX0]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFX0]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture X 1 Interrupt Enable" name="CX1IE" size="1" start="7">
        <Enum description="Interrupt request disabled for STS[CFX1]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFX1]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture B 0 Interrupt Enable" name="CB0IE" size="1" start="8">
        <Enum description="Interrupt request disabled for STS[CFB0]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFB0]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture B 1 Interrupt Enable" name="CB1IE" size="1" start="9">
        <Enum description="Interrupt request disabled for STS[CFB1]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFB1]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture A 0 Interrupt Enable" name="CA0IE" size="1" start="10">
        <Enum description="Interrupt request disabled for STS[CFA0]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFA0]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture A 1 Interrupt Enable" name="CA1IE" size="1" start="11">
        <Enum description="Interrupt request disabled for STS[CFA1]." name="DISABLED" start="0" />
        <Enum description="Interrupt request enabled for STS[CFA1]." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Reload Interrupt Enable" name="RIE" size="1" start="12">
        <Enum description="STS[RF] CPU interrupt requests disabled" name="DISABLED" start="0" />
        <Enum description="STS[RF] CPU interrupt requests enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Reload Error Interrupt Enable" name="REIE" size="1" start="13">
        <Enum description="STS[REF] CPU interrupt requests disabled" name="DISABLED" start="0" />
        <Enum description="STS[REF] CPU interrupt requests enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="DMA Enable Register" name="SM[3].SMDMAEN" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x148">
      <BitField description="Capture X0 FIFO DMA Enable" name="CX0DE" size="1" start="0" />
      <BitField description="Capture X1 FIFO DMA Enable" name="CX1DE" size="1" start="1" />
      <BitField description="Capture B0 FIFO DMA Enable" name="CB0DE" size="1" start="2" />
      <BitField description="Capture B1 FIFO DMA Enable" name="CB1DE" size="1" start="3" />
      <BitField description="Capture A0 FIFO DMA Enable" name="CA0DE" size="1" start="4" />
      <BitField description="Capture A1 FIFO DMA Enable" name="CA1DE" size="1" start="5" />
      <BitField description="Capture DMA Enable Source Select" name="CAPTDE" size="2" start="6">
        <Enum description="Read DMA requests disabled." name="DISABLED" start="0" />
        <Enum description="Exceeding a FIFO watermark sets the DMA read request. This requires at least one of DMAEN[CA1DE], DMAEN[CA0DE], DMAEN[CB1DE], DMAEN[CB0DE], DMAEN[CX1DE], or DMAEN[CX0DE] to also be set in order to determine to which watermark(s) the DMA request is sensitive." name="EXCEEDFIFO" start="0x1" />
        <Enum description="A local sync (VAL1 matches counter) sets the read DMA request." name="LOCAL_SYNC" start="0x2" />
        <Enum description="A local reload (STS[RF] being set) sets the read DMA request." name="LOCAL_RELOAD" start="0x3" />
      </BitField>
      <BitField description="FIFO Watermark AND Control" name="FAND" size="1" start="8">
        <Enum description="Selected FIFO watermarks are OR'ed together." name="OR" start="0" />
        <Enum description="Selected FIFO watermarks are AND'ed together." name="AND" start="0x1" />
      </BitField>
      <BitField description="Value Registers DMA Enable" name="VALDE" size="1" start="9">
        <Enum description="DMA write requests disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Output Trigger Control Register" name="SM[3].SMTCTRL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x14A">
      <BitField description="Output Trigger Enables" name="OUT_TRIG_EN" size="6" start="0">
        <Enum description="PWM_OUT_TRIG0 will set when the counter value matches the VAL0 value." name="VAL0" start="0bxxxxx1" />
      </BitField>
      <BitField description="Trigger frequency" name="TRGFRQ" size="1" start="12">
        <Enum description="Trigger outputs are generated during every PWM period even if the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." name="EVERYPWM" start="0" />
        <Enum description="Trigger outputs are generated only during the final PWM period prior to a reload opportunity when the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." name="FINALPWM" start="0x1" />
      </BitField>
      <BitField description="Output Trigger 1 Source Select" name="PWBOT1" size="1" start="14">
        <Enum description="Route the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port." name="PWM_OUT_TRIG1_SIGNAL" start="0" />
        <Enum description="Route the PWMB output to the PWM_OUT_TRIG1 port." name="PWMB_OUTPUT" start="0x1" />
      </BitField>
      <BitField description="Output Trigger 0 Source Select" name="PWAOT0" size="1" start="15">
        <Enum description="Route the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port." name="PWM_OUT_TRIG0_SIGNAL" start="0" />
        <Enum description="Route the PWMA output to the PWM_OUT_TRIG0 port." name="PWMA_OUTPUT" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Fault Disable Mapping Register 0" name="SM[3].SMDISMAP0" reset_mask="0xFFFF" reset_value="0xFFFF" size="2" start="+0x14C">
      <BitField description="PWM_A Fault Disable Mask 0" name="DIS0A" size="4" start="0" />
      <BitField description="PWM_B Fault Disable Mask 0" name="DIS0B" size="4" start="4" />
      <BitField description="PWM_X Fault Disable Mask 0" name="DIS0X" size="4" start="8" />
    </Register>
    <Register access="Read/Write" description="Deadtime Count Register 0" name="SM[3].SMDTCNT0" reset_mask="0xFFFF" reset_value="0x7FF" size="2" start="+0x150">
      <BitField description="DTCNT0" name="DTCNT0" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Deadtime Count Register 1" name="SM[3].SMDTCNT1" reset_mask="0xFFFF" reset_value="0x7FF" size="2" start="+0x152">
      <BitField description="DTCNT1" name="DTCNT1" size="16" start="0" />
    </Register>
    <Register access="Read/Write" description="Capture Control A Register" name="SM[3].SMCAPTCTRLA" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x154">
      <BitField description="Arm A" name="ARMA" size="1" start="0">
        <Enum description="Input capture operation is disabled." name="DISABLED" start="0" />
        <Enum description="Input capture operation as specified by CAPTCTRLA[EDGAx] is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="One Shot Mode A" name="ONESHOTA" size="1" start="1">
        <Enum description="Free Running" name="FREE_RUNNING" start="0" />
        <Enum description="One Shot" name="ONE_SHOT" start="0x1" />
      </BitField>
      <BitField description="Edge A 0" name="EDGA0" size="2" start="2">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Edge A 1" name="EDGA1" size="2" start="4">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Input Select A" name="INP_SELA" size="1" start="6">
        <Enum description="Raw PWM_A input signal selected as source." name="PWM_A" start="0" />
        <Enum description="Edge Counter" name="EDGE_COUNTER" start="0x1" />
      </BitField>
      <BitField description="Edge Counter A Enable" name="EDGCNTA_EN" size="1" start="7">
        <Enum description="Edge counter disabled and held in reset" name="DISABLED" start="0" />
        <Enum description="Edge counter enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture A FIFOs Water Mark" name="CFAWM" size="2" start="8" />
      <BitField description="Capture A0 FIFO Word Count" name="CA0CNT" size="3" start="10" />
      <BitField description="Capture A1 FIFO Word Count" name="CA1CNT" size="3" start="13" />
    </Register>
    <Register access="Read/Write" description="Capture Compare A Register" name="SM[3].SMCAPTCOMPA" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x156">
      <BitField description="Edge Compare A" name="EDGCMPA" size="8" start="0" />
      <BitField description="Edge Counter A" name="EDGCNTA" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="Capture Control B Register" name="SM[3].SMCAPTCTRLB" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x158">
      <BitField description="Arm B" name="ARMB" size="1" start="0">
        <Enum description="Input capture operation is disabled." name="DISABLED" start="0" />
        <Enum description="Input capture operation as specified by CAPTCTRLB[EDGBx] is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="One Shot Mode B" name="ONESHOTB" size="1" start="1">
        <Enum description="Free Running" name="FREE_RUNNING" start="0" />
        <Enum description="One Shot" name="ONE_SHOT" start="0x1" />
      </BitField>
      <BitField description="Edge B 0" name="EDGB0" size="2" start="2">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Edge B 1" name="EDGB1" size="2" start="4">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Input Select B" name="INP_SELB" size="1" start="6">
        <Enum description="Raw PWM_B input signal selected as source." name="PWM_B" start="0" />
        <Enum description="Edge Counter" name="EDGE_COUNTER" start="0x1" />
      </BitField>
      <BitField description="Edge Counter B Enable" name="EDGCNTB_EN" size="1" start="7">
        <Enum description="Edge counter disabled and held in reset" name="DISABLED" start="0" />
        <Enum description="Edge counter enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture B FIFOs Water Mark" name="CFBWM" size="2" start="8" />
      <BitField description="Capture B0 FIFO Word Count" name="CB0CNT" size="3" start="10" />
      <BitField description="Capture B1 FIFO Word Count" name="CB1CNT" size="3" start="13" />
    </Register>
    <Register access="Read/Write" description="Capture Compare B Register" name="SM[3].SMCAPTCOMPB" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x15A">
      <BitField description="Edge Compare B" name="EDGCMPB" size="8" start="0" />
      <BitField description="Edge Counter B" name="EDGCNTB" size="8" start="8" />
    </Register>
    <Register access="Read/Write" description="Capture Control X Register" name="SM[3].SMCAPTCTRLX" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x15C">
      <BitField description="Arm X" name="ARMX" size="1" start="0">
        <Enum description="Input capture operation is disabled." name="DISABLED" start="0" />
        <Enum description="Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="One Shot Mode Aux" name="ONESHOTX" size="1" start="1">
        <Enum description="Free Running" name="FREE_RUNNING" start="0" />
        <Enum description="One Shot" name="ONE_SHOT" start="0x1" />
      </BitField>
      <BitField description="Edge X 0" name="EDGX0" size="2" start="2">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Edge X 1" name="EDGX1" size="2" start="4">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Capture falling edges" name="FALLING_EDGE" start="0x1" />
        <Enum description="Capture rising edges" name="RISING_EDGE" start="0x2" />
        <Enum description="Capture any edge" name="ANY_EDGE" start="0x3" />
      </BitField>
      <BitField description="Input Select X" name="INP_SELX" size="1" start="6">
        <Enum description="Raw PWM_X input signal selected as source." name="PWM_X" start="0" />
        <Enum description="Edge Counter" name="EDGE_COUNTER" start="0x1" />
      </BitField>
      <BitField description="Edge Counter X Enable" name="EDGCNTX_EN" size="1" start="7">
        <Enum description="Edge counter disabled and held in reset" name="DISABLED" start="0" />
        <Enum description="Edge counter enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Capture X FIFOs Water Mark" name="CFXWM" size="2" start="8" />
      <BitField description="Capture X0 FIFO Word Count" name="CX0CNT" size="3" start="10" />
      <BitField description="Capture X1 FIFO Word Count" name="CX1CNT" size="3" start="13" />
    </Register>
    <Register access="Read/Write" description="Capture Compare X Register" name="SM[3].SMCAPTCOMPX" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x15E">
      <BitField description="Edge Compare X" name="EDGCMPX" size="8" start="0" />
      <BitField description="Edge Counter X" name="EDGCNTX" size="8" start="8" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 0 Register" name="SM[3].SMCVAL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x160">
      <BitField description="CAPTVAL0" name="CAPTVAL0" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 0 Cycle Register" name="SM[3].SMCVAL0CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x162">
      <BitField description="CVAL0CYC" name="CVAL0CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 1 Register" name="SM[3].SMCVAL1" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x164">
      <BitField description="CAPTVAL1" name="CAPTVAL1" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 1 Cycle Register" name="SM[3].SMCVAL1CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x166">
      <BitField description="CVAL1CYC" name="CVAL1CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 2 Register" name="SM[3].SMCVAL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x168">
      <BitField description="CAPTVAL2" name="CAPTVAL2" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 2 Cycle Register" name="SM[3].SMCVAL2CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x16A">
      <BitField description="CVAL2CYC" name="CVAL2CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 3 Register" name="SM[3].SMCVAL3" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x16C">
      <BitField description="CAPTVAL3" name="CAPTVAL3" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 3 Cycle Register" name="SM[3].SMCVAL3CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x16E">
      <BitField description="CVAL3CYC" name="CVAL3CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 4 Register" name="SM[3].SMCVAL4" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x170">
      <BitField description="CAPTVAL4" name="CAPTVAL4" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 4 Cycle Register" name="SM[3].SMCVAL4CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x172">
      <BitField description="CVAL4CYC" name="CVAL4CYC" size="4" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 5 Register" name="SM[3].SMCVAL5" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x174">
      <BitField description="CAPTVAL5" name="CAPTVAL5" size="16" start="0" />
    </Register>
    <Register access="ReadOnly" description="Capture Value 5 Cycle Register" name="SM[3].SMCVAL5CYC" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x176">
      <BitField description="CVAL5CYC" name="CVAL5CYC" size="4" start="0" />
    </Register>
    <Register access="Read/Write" description="Output Enable Register" name="OUTEN" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x180">
      <BitField description="PWM_X Output Enables" name="PWMX_EN" size="4" start="0">
        <Enum description="PWM_X output disabled." name="DISABLED" start="0" />
        <Enum description="PWM_X output enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="PWM_B Output Enables" name="PWMB_EN" size="4" start="4">
        <Enum description="PWM_B output disabled." name="DISABLED" start="0" />
        <Enum description="PWM_B output enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="PWM_A Output Enables" name="PWMA_EN" size="4" start="8">
        <Enum description="PWM_A output disabled." name="DISABLED" start="0" />
        <Enum description="PWM_A output enabled." name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Mask Register" name="MASK" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x182">
      <BitField description="PWM_X Masks" name="MASKX" size="4" start="0">
        <Enum description="PWM_X output normal." name="NORMAL" start="0" />
        <Enum description="PWM_X output masked." name="MASKED" start="0x1" />
      </BitField>
      <BitField description="PWM_B Masks" name="MASKB" size="4" start="4">
        <Enum description="PWM_B output normal." name="NORMAL" start="0" />
        <Enum description="PWM_B output masked." name="MASKED" start="0x1" />
      </BitField>
      <BitField description="PWM_A Masks" name="MASKA" size="4" start="8">
        <Enum description="PWM_A output normal." name="NORMAL" start="0" />
        <Enum description="PWM_A output masked." name="MASKED" start="0x1" />
      </BitField>
      <BitField description="Update Mask Bits Immediately" name="UPDATE_MASK" size="4" start="12">
        <Enum description="Normal operation. MASK* bits within the corresponding submodule are not updated until a FORCE_OUT event occurs within the submodule." name="NORMAL" start="0" />
        <Enum description="Immediate operation. MASK* bits within the corresponding submodule are updated on the following clock edge after setting this bit." name="MASK_IMMEDIATE" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Software Controlled Output Register" name="SWCOUT" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x184">
      <BitField description="Submodule 0 Software Controlled Output 45" name="SM0OUT45" size="1" start="0">
        <Enum description="A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM45." name="LOGIC_0" start="0" />
        <Enum description="A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM45." name="LOGIC_1" start="0x1" />
      </BitField>
      <BitField description="Submodule 0 Software Controlled Output 23" name="SM0OUT23" size="1" start="1">
        <Enum description="A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM23." name="LOGIC_0" start="0" />
        <Enum description="A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM23." name="LOGIC_1" start="0x1" />
      </BitField>
      <BitField description="Submodule 1 Software Controlled Output 45" name="SM1OUT45" size="1" start="2">
        <Enum description="A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM45." name="LOGIC_0" start="0" />
        <Enum description="A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM45." name="LOGIC_1" start="0x1" />
      </BitField>
      <BitField description="Submodule 1 Software Controlled Output 23" name="SM1OUT23" size="1" start="3">
        <Enum description="A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM23." name="LOGIC_0" start="0" />
        <Enum description="A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM23." name="LOGIC_1" start="0x1" />
      </BitField>
      <BitField description="Submodule 2 Software Controlled Output 45" name="SM2OUT45" size="1" start="4">
        <Enum description="A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM45." name="LOGIC_0" start="0" />
        <Enum description="A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM45." name="LOGIC_1" start="0x1" />
      </BitField>
      <BitField description="Submodule 2 Software Controlled Output 23" name="SM2OUT23" size="1" start="5">
        <Enum description="A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM23." name="LOGIC_0" start="0" />
        <Enum description="A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM23." name="LOGIC_1" start="0x1" />
      </BitField>
      <BitField description="Submodule 3 Software Controlled Output 45" name="SM3OUT45" size="1" start="6">
        <Enum description="A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM45." name="LOGIC_0" start="0" />
        <Enum description="A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM45." name="LOGIC_1" start="0x1" />
      </BitField>
      <BitField description="Submodule 3 Software Controlled Output 23" name="SM3OUT23" size="1" start="7">
        <Enum description="A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM23." name="LOGIC_0" start="0" />
        <Enum description="A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM23." name="LOGIC_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="PWM Source Select Register" name="DTSRCSEL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x186">
      <BitField description="Submodule 0 PWM45 Control Select" name="SM0SEL45" size="2" start="0">
        <Enum description="Generated SM0PWM45 signal is used by the deadtime logic." name="SM0PWM45" start="0" />
        <Enum description="Inverted generated SM0PWM45 signal is used by the deadtime logic." name="INVERTED_SM0PWM45" start="0x1" />
        <Enum description="SWCOUT[SM0OUT45] is used by the deadtime logic." name="SM0OUT45" start="0x2" />
        <Enum description="PWM0_EXTB signal is used by the deadtime logic." name="PWM0_EXTB" start="0x3" />
      </BitField>
      <BitField description="Submodule 0 PWM23 Control Select" name="SM0SEL23" size="2" start="2">
        <Enum description="Generated SM0PWM23 signal is used by the deadtime logic." name="SM0PWM23" start="0" />
        <Enum description="Inverted generated SM0PWM23 signal is used by the deadtime logic." name="INVERTED_SM0PWM23" start="0x1" />
        <Enum description="SWCOUT[SM0OUT23] is used by the deadtime logic." name="SM0OUT23" start="0x2" />
        <Enum description="PWM0_EXTA signal is used by the deadtime logic." name="PWM0_EXTA" start="0x3" />
      </BitField>
      <BitField description="Submodule 1 PWM45 Control Select" name="SM1SEL45" size="2" start="4">
        <Enum description="Generated SM1PWM45 signal is used by the deadtime logic." name="SM1PWM45" start="0" />
        <Enum description="Inverted generated SM1PWM45 signal is used by the deadtime logic." name="INVERTED_SM1PWM45" start="0x1" />
        <Enum description="SWCOUT[SM1OUT45] is used by the deadtime logic." name="SM1OUT45" start="0x2" />
        <Enum description="PWM1_EXTB signal is used by the deadtime logic." name="PWM1_EXTB" start="0x3" />
      </BitField>
      <BitField description="Submodule 1 PWM23 Control Select" name="SM1SEL23" size="2" start="6">
        <Enum description="Generated SM1PWM23 signal is used by the deadtime logic." name="SM1PWM23" start="0" />
        <Enum description="Inverted generated SM1PWM23 signal is used by the deadtime logic." name="INVERTED_SM1PWM23" start="0x1" />
        <Enum description="SWCOUT[SM1OUT23] is used by the deadtime logic." name="SM1OUT23" start="0x2" />
        <Enum description="PWM1_EXTA signal is used by the deadtime logic." name="PWM1_EXTA" start="0x3" />
      </BitField>
      <BitField description="Submodule 2 PWM45 Control Select" name="SM2SEL45" size="2" start="8">
        <Enum description="Generated SM2PWM45 signal is used by the deadtime logic." name="SM2PWM45" start="0" />
        <Enum description="Inverted generated SM2PWM45 signal is used by the deadtime logic." name="INVERTED_SM2PWM45" start="0x1" />
        <Enum description="SWCOUT[SM2OUT45] is used by the deadtime logic." name="SM2OUT45" start="0x2" />
        <Enum description="PWM2_EXTB signal is used by the deadtime logic." name="PWM2_EXTB" start="0x3" />
      </BitField>
      <BitField description="Submodule 2 PWM23 Control Select" name="SM2SEL23" size="2" start="10">
        <Enum description="Generated SM2PWM23 signal is used by the deadtime logic." name="SM2PWM23" start="0" />
        <Enum description="Inverted generated SM2PWM23 signal is used by the deadtime logic." name="INVERTED_SM2PWM23" start="0x1" />
        <Enum description="SWCOUT[SM2OUT23] is used by the deadtime logic." name="SM2OUT23" start="0x2" />
        <Enum description="PWM2_EXTA signal is used by the deadtime logic." name="PWM2_EXTA" start="0x3" />
      </BitField>
      <BitField description="Submodule 3 PWM45 Control Select" name="SM3SEL45" size="2" start="12">
        <Enum description="Generated SM3PWM45 signal is used by the deadtime logic." name="SM3PWM45" start="0" />
        <Enum description="Inverted generated SM3PWM45 signal is used by the deadtime logic." name="INVERTED_SM3PWM45" start="0x1" />
        <Enum description="SWCOUT[SM3OUT45] is used by the deadtime logic." name="SM3OUT45" start="0x2" />
        <Enum description="PWM3_EXTB signal is used by the deadtime logic." name="PWM3_EXTB" start="0x3" />
      </BitField>
      <BitField description="Submodule 3 PWM23 Control Select" name="SM3SEL23" size="2" start="14">
        <Enum description="Generated SM3PWM23 signal is used by the deadtime logic." name="SM3PWM23" start="0" />
        <Enum description="Inverted generated SM3PWM23 signal is used by the deadtime logic." name="INVERTED_SM3PWM23" start="0x1" />
        <Enum description="SWCOUT[SM3OUT23] is used by the deadtime logic." name="SM3OUT23" start="0x2" />
        <Enum description="PWM3_EXTA signal is used by the deadtime logic." name="PWM3_EXTA" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Master Control Register" name="MCTRL" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x188">
      <BitField description="Load Okay" name="LDOK" size="4" start="0">
        <Enum description="Do not load new values." name="DISABLED" start="0" />
        <Enum description="Load prescaler, modulus, and PWM values of the corresponding submodule." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Clear Load Okay" name="CLDOK" size="4" start="4" />
      <BitField description="Run" name="RUN" size="4" start="8">
        <Enum description="PWM counter is stopped, but PWM outputs will hold the current state." name="DISABLED" start="0" />
        <Enum description="PWM counter is started in the corresponding submodule." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Current Polarity" name="IPOL" size="4" start="12">
        <Enum description="PWM23 is used to generate complementary PWM pair in the corresponding submodule." name="PWM23" start="0" />
        <Enum description="PWM45 is used to generate complementary PWM pair in the corresponding submodule." name="PWM45" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Master Control 2 Register" name="MCTRL2" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x18A">
      <BitField description="Monitor PLL State" name="MONPLL" size="2" start="0">
        <Enum description="Not locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software." name="NOTLOCKED_DO_NOT_MON_PLL" start="0" />
        <Enum description="Not locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems." name="NOTLOCKED_MON_PLL" start="0x1" />
        <Enum description="Locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software. These bits are write protected until the next reset." name="LOCKED_DO_NOT_MON_PLL" start="0x2" />
        <Enum description="Locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems. These bits are write protected until the next reset." name="LOCKED_MON_PLL" start="0x3" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Fault Control Register" name="FCTRL0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x18C">
      <BitField description="Fault Interrupt Enables" name="FIE" size="4" start="0">
        <Enum description="FAULTx CPU interrupt requests disabled." name="DISABLED" start="0" />
        <Enum description="FAULTx CPU interrupt requests enabled." name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Fault Safety Mode" name="FSAFE" size="4" start="4">
        <Enum description="Normal mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL] without regard to the state of FSTS[FFPINx]. If neither FHALF nor FFULL is set then the fault condition cannot be cleared. The PWM outputs disabled by this fault input will not be re-enabled until the actual FAULTx input signal de-asserts since the fault input will combinationally disable the PWM outputs (as programmed in DISMAPn)." name="NORMAL" start="0" />
        <Enum description="Safe mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear and FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL]. If neither FHLAF nor FFULL is set, then the fault condition cannot be cleared." name="SAFE" start="0x1" />
      </BitField>
      <BitField description="Automatic Fault Clearing" name="FAUTO" size="4" start="8">
        <Enum description="Manual fault clearing. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending the states of FSTS[FHALF] and FSTS[FFULL]. If neither FFULL nor FHALF is set, then the fault condition cannot be cleared. This is further controlled by FCTRL[FSAFE]." name="MANUAL" start="0" />
        <Enum description="Automatic fault clearing. PWM outputs disabled by this fault are enabled when FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL] without regard to the state of FSTS[FFLAGx]. If neither FFULL nor FHALF is set, then the fault condition cannot be cleared." name="AUTOMATIC" start="0x1" />
      </BitField>
      <BitField description="Fault Level" name="FLVL" size="4" start="12">
        <Enum description="A logic 0 on the fault input indicates a fault condition." name="LOGIC_0" start="0" />
        <Enum description="A logic 1 on the fault input indicates a fault condition." name="LOGIC_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Fault Status Register" name="FSTS0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x18E">
      <BitField description="Fault Flags" name="FFLAG" size="4" start="0">
        <Enum description="No fault on the FAULTx pin." name="NO_FLAG" start="0" />
        <Enum description="Fault on the FAULTx pin." name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Full Cycle" name="FFULL" size="4" start="4">
        <Enum description="PWM outputs are not re-enabled at the start of a full cycle" name="PWM_OUTPUTS_NOT_REENABLED" start="0" />
        <Enum description="PWM outputs are re-enabled at the start of a full cycle" name="PWM_OUTPUTS_REENABLED" start="0x1" />
      </BitField>
      <BitField description="Filtered Fault Pins" name="FFPIN" size="4" start="8" />
      <BitField description="Half Cycle Fault Recovery" name="FHALF" size="4" start="12">
        <Enum description="PWM outputs are not re-enabled at the start of a half cycle." name="PWM_OUTPUTS_NOT_REENABLED" start="0" />
        <Enum description="PWM outputs are re-enabled at the start of a half cycle (as defined by VAL0)." name="PWM_OUTPUTS_REENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Fault Filter Register" name="FFILT0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x190">
      <BitField description="Fault Filter Period" name="FILT_PER" size="8" start="0" />
      <BitField description="Fault Filter Count" name="FILT_CNT" size="3" start="8" />
      <BitField description="Fault Glitch Stretch Enable" name="GSTR" size="1" start="15">
        <Enum description="Fault input glitch stretching is disabled." name="DISABLED" start="0" />
        <Enum description="Input fault signals will be stretched to at least 2 IPBus clock cycles." name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Fault Test Register" name="FTST0" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x192">
      <BitField description="Fault Test" name="FTEST" size="1" start="0">
        <Enum description="No fault" name="NO_FAULT" start="0" />
        <Enum description="Cause a simulated fault" name="FAULT" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Fault Control 2 Register" name="FCTRL20" reset_mask="0xFFFF" reset_value="0" size="2" start="+0x194">
      <BitField description="No Combinational Path From Fault Input To PWM Output" name="NOCOMB" size="4" start="0">
        <Enum description="There is a combinational link from the fault inputs to the PWM outputs. The fault inputs are combined with the filtered and latched fault signals to disable the PWM outputs." name="ENABLED" start="0" />
        <Enum description="The direct combinational path from the fault inputs to the PWM outputs is disabled and the filtered and latched fault signals are used to disable the PWM outputs." name="DISABLED" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="Bus Encryption Engine" name="BEE" start="0x403EC000">
    <Register access="Read/Write" description="Control Register" name="BEE_CTRL" reset_mask="0xFFFFFFFF" reset_value="0x7700" size="4" start="+0x0">
      <BitField description="BEE enable bit" name="BEE_ENABLE" size="1" start="0">
        <Enum description="Disable BEE" name="BEE_ENABLE_0" start="0" />
        <Enum description="Enable BEE" name="BEE_ENABLE_1" start="0x1" />
      </BitField>
      <BitField description="Clock enable input, low inactive" name="CTRL_CLK_EN" size="1" start="1" />
      <BitField description="Soft reset input, low active" name="CTRL_SFTRST_N" size="1" start="2" />
      <BitField description="AES-128 key is ready Load AES key by changing this bit from 0 to 1." name="KEY_VALID" size="1" start="4" />
      <BitField description="AES key region select" name="KEY_REGION_SEL" size="1" start="5">
        <Enum description="Load AES key for region0" name="KEY_REGION_SEL_0" start="0" />
        <Enum description="Load AES key for region1" name="KEY_REGION_SEL_1" start="0x1" />
      </BitField>
      <BitField description="Enable access permission control When AC_PROT_EN is asserted, all encrypted regions are limited to be ARM core access only" name="AC_PROT_EN" size="1" start="6" />
      <BitField description="Endian swap control for the 16 bytes input and output data of AES core." name="LITTLE_ENDIAN" size="1" start="7">
        <Enum description="The input and output data of the AES core is swapped as below: {B15,B14,B13,B12,B11,B10,B9,B8, B7,B6,B5,B4,B3,B2,B1,B0} swap to {B0,B1,B2,B3,B4,B5,B6,B7, B8,B9,B10,B11,B12,B13,B14,B15}, where B0~B15 refers to Byte0 to Byte15." name="LITTLE_ENDIAN_0" start="0" />
        <Enum description="The input and output data of AES core is not swapped." name="LITTLE_ENDIAN_1" start="0x1" />
      </BitField>
      <BitField description="Security level of the allowed access for memory region0" name="SECURITY_LEVEL_R0" size="2" start="8" />
      <BitField description="AES mode of region0" name="CTRL_AES_MODE_R0" size="1" start="10">
        <Enum description="ECB" name="CTRL_AES_MODE_R0_0" start="0" />
        <Enum description="CTR" name="CTRL_AES_MODE_R0_1" start="0x1" />
      </BitField>
      <BitField description="Security level of the allowed access for memory region1" name="SECURITY_LEVEL_R1" size="2" start="12" />
      <BitField description="AES mode of region1" name="CTRL_AES_MODE_R1" size="1" start="14">
        <Enum description="ECB" name="CTRL_AES_MODE_R1_0" start="0" />
        <Enum description="CTR" name="CTRL_AES_MODE_R1_1" start="0x1" />
      </BitField>
      <BitField description="Lock bit for bee_enable" name="BEE_ENABLE_LOCK" size="1" start="16" />
      <BitField description="Lock bit for ctrl_clk_en" name="CTRL_CLK_EN_LOCK" size="1" start="17" />
      <BitField description="Lock bit for ctrl_sftrst" name="CTRL_SFTRST_N_LOCK" size="1" start="18" />
      <BitField description="Lock bit for region1 address boundary" name="REGION1_ADDR_LOCK" size="1" start="19" />
      <BitField description="Lock bit for key_valid" name="KEY_VALID_LOCK" size="1" start="20" />
      <BitField description="Lock bit for key_region_sel" name="KEY_REGION_SEL_LOCK" size="1" start="21" />
      <BitField description="Lock bit for ac_prot" name="AC_PROT_EN_LOCK" size="1" start="22" />
      <BitField description="Lock bit for little_endian" name="LITTLE_ENDIAN_LOCK" size="1" start="23" />
      <BitField description="Lock bits for security_level_r0" name="SECURITY_LEVEL_R0_LOCK" size="2" start="24" />
      <BitField description="Lock bit for region0 ctrl_aes_mode" name="CTRL_AES_MODE_R0_LOCK" size="1" start="26" />
      <BitField description="Lock bit for region0 AES key" name="REGION0_KEY_LOCK" size="1" start="27" />
      <BitField description="Lock bits for security_level_r1" name="SECURITY_LEVEL_R1_LOCK" size="2" start="28" />
      <BitField description="Lock bit for region1 ctrl_aes_mode" name="CTRL_AES_MODE_R1_LOCK" size="1" start="30" />
      <BitField description="Lock bit for region1 AES key" name="REGION1_KEY_LOCK" size="1" start="31" />
    </Register>
    <Register access="Read/Write" description="Offset region 0 Register" name="BEE_ADDR_OFFSET0" reset_mask="0xFFFFFFFF" reset_value="0xF000" size="4" start="+0x4">
      <BitField description="Signed offset for BEE region 0" name="ADDR_OFFSET0" size="16" start="0" />
      <BitField description="Lock bits for addr_offset0" name="ADDR_OFFSET0_LOCK" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="Offset region 1 Register" name="BEE_ADDR_OFFSET1" reset_mask="0xFFFFFFFF" reset_value="0xF000" size="4" start="+0x8">
      <BitField description="Signed offset for BEE region 1" name="ADDR_OFFSET1" size="16" start="0" />
      <BitField description="Lock bits for addr_offset1" name="ADDR_OFFSET1_LOCK" size="16" start="16" />
    </Register>
    <Register access="WriteOnly" description="AES Key 0 Register" name="BEE_AES_KEY0_W0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xC">
      <BitField description="AES 128 key from software" name="KEY0" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="AES Key 1 Register" name="BEE_AES_KEY0_W1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="AES 128 key from software" name="KEY1" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="AES Key 2 Register" name="BEE_AES_KEY0_W2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x14">
      <BitField description="AES 128 key from software" name="KEY2" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="AES Key 3 Register" name="BEE_AES_KEY0_W3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="AES 128 key from software" name="KEY3" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Status Register" name="BEE_STATUS" reset_mask="0" reset_value="0" size="4" start="+0x1C">
      <BitField description="bit 7: Protected region-3 access violation bit 6: Protected region-2 access violation bit 5: Protected region-1 access violation bit 4: Protected region-0 access violation bit 3: Region-1 read channel security violation bit 2: Read channel illegal access detected bit 1: Region-0 read channel security violation bit 0: Disable abort" name="IRQ_VEC" size="8" start="0" />
      <BitField description="1'b1: BEE is idle; 1'b0: BEE is active" name="BEE_IDLE" size="1" start="8" />
    </Register>
    <Register access="WriteOnly" description="NONCE00 Register" name="BEE_CTR_NONCE0_W0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Nonce0 from software for CTR, for region0. Nonce0={Nonce03,Nonce02,Nonce01,Nonce00}" name="NONCE00" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="NONCE01 Register" name="BEE_CTR_NONCE0_W1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Nonce0 from software for CTR, for region0. Nonce0={Nonce03,Nonce02,Nonce01,Nonce00}" name="NONCE01" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="NONCE02 Register" name="BEE_CTR_NONCE0_W2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28">
      <BitField description="Nonce0 from software for CTR, for region0. Nonce0={Nonce03,Nonce02,Nonce01,Nonce00}" name="NONCE02" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="NONCE03 Register" name="BEE_CTR_NONCE0_W3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="Nonce0 from software for CTR, for region0. Nonce0={Nonce03,Nonce02,Nonce01,Nonce00}" name="NONCE03" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="NONCE10 Register" name="BEE_CTR_NONCE1_W0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x30">
      <BitField description="Nonce1 from software for CTR, for region1. Nonce1={Nonce13,Nonce12,Nonce11,Nonce10}" name="NONCE10" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="NONCE11 Register" name="BEE_CTR_NONCE1_W1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x34">
      <BitField description="Nonce1 from software for CTR, for region1. Nonce1={Nonce13,Nonce12,Nonce11,Nonce10}" name="NONCE11" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="NONCE12 Register" name="BEE_CTR_NONCE1_W2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x38">
      <BitField description="Nonce1 from software for CTR, for region1. Nonce1={Nonce13,Nonce12,Nonce11,Nonce10}" name="NONCE12" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="NONCE13 Register" name="BEE_CTR_NONCE1_W3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x3C">
      <BitField description="Nonce1 from software for CTR, for region1. Nonce1={Nonce13,Nonce12,Nonce11,Nonce10}" name="NONCE13" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Region1 Top Address Register" name="BEE_REGION1_TOP" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="Address upper limit of region1" name="REGION1_TOP" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Region1 Bottom Address Register" name="BEE_REGION1_BOT" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x44">
      <BitField description="Address lower limit of region1" name="REGION1_BOT" size="32" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="LPI2C" name="LPI2C1" start="0x403F0000">
    <Register access="ReadOnly" description="Version ID" name="VERID" reset_mask="0xFFFFFFFF" reset_value="0x1000003" size="4" start="+0x0">
      <BitField description="Feature Specification Number" name="FEATURE" size="16" start="0">
        <Enum description="Master only, with standard feature set" name="MASTER_ONLY" start="0x2" />
        <Enum description="Master and slave, with standard feature set" name="MASTER_AND_SLAVE" start="0x3" />
      </BitField>
      <BitField description="Minor Version Number" name="MINOR" size="8" start="16" />
      <BitField description="Major Version Number" name="MAJOR" size="8" start="24" />
    </Register>
    <Register access="ReadOnly" description="Parameter" name="PARAM" reset_mask="0xFFFFFFFF" reset_value="0x202" size="4" start="+0x4">
      <BitField description="Master Transmit FIFO Size" name="MTXFIFO" size="4" start="0" />
      <BitField description="Master Receive FIFO Size" name="MRXFIFO" size="4" start="8" />
    </Register>
    <Register access="Read/Write" description="Master Control" name="MCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Master Enable" name="MEN" size="1" start="0">
        <Enum description="Master logic is disabled" name="DISABLED" start="0" />
        <Enum description="Master logic is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Software Reset" name="RST" size="1" start="1">
        <Enum description="Master logic is not reset" name="NOT_RESET" start="0" />
        <Enum description="Master logic is reset" name="RESET" start="0x1" />
      </BitField>
      <BitField description="Doze mode enable" name="DOZEN" size="1" start="2">
        <Enum description="Master is enabled in Doze mode" name="ENABLED" start="0" />
        <Enum description="Master is disabled in Doze mode" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Debug Enable" name="DBGEN" size="1" start="3">
        <Enum description="Master is disabled in debug mode" name="DISABLED" start="0" />
        <Enum description="Master is enabled in debug mode" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Reset Transmit FIFO" name="RTF" size="1" start="8">
        <Enum description="No effect" name="NO_EFFECT" start="0" />
        <Enum description="Transmit FIFO is reset" name="RESET" start="0x1" />
      </BitField>
      <BitField description="Reset Receive FIFO" name="RRF" size="1" start="9">
        <Enum description="No effect" name="NO_EFFECT" start="0" />
        <Enum description="Receive FIFO is reset" name="RESET" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Master Status" name="MSR" reset_mask="0xFFFFFFFF" reset_value="0x1" size="4" start="+0x14">
      <BitField description="Transmit Data Flag" name="TDF" size="1" start="0">
        <Enum description="Transmit data is not requested" name="DISABLED" start="0" />
        <Enum description="Transmit data is requested" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data Flag" name="RDF" size="1" start="1">
        <Enum description="Receive Data is not ready" name="DISABLED" start="0" />
        <Enum description="Receive data is ready" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="End Packet Flag" name="EPF" size="1" start="8">
        <Enum description="Master has not generated a STOP or Repeated START condition" name="NO_FLAG" start="0" />
        <Enum description="Master has generated a STOP or Repeated START condition" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="STOP Detect Flag" name="SDF" size="1" start="9">
        <Enum description="Master has not generated a STOP condition" name="NO_FLAG" start="0" />
        <Enum description="Master has generated a STOP condition" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="NACK Detect Flag" name="NDF" size="1" start="10">
        <Enum description="Unexpected NACK was not detected" name="NO_FLAG" start="0" />
        <Enum description="Unexpected NACK was detected" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Arbitration Lost Flag" name="ALF" size="1" start="11">
        <Enum description="Master has not lost arbitration" name="NO_FLAG" start="0" />
        <Enum description="Master has lost arbitration" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Flag" name="FEF" size="1" start="12">
        <Enum description="No error" name="NO_FLAG" start="0" />
        <Enum description="Master sending or receiving data without a START condition" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Pin Low Timeout Flag" name="PLTF" size="1" start="13">
        <Enum description="Pin low timeout has not occurred or is disabled" name="NO_FLAG" start="0" />
        <Enum description="Pin low timeout has occurred" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Data Match Flag" name="DMF" size="1" start="14">
        <Enum description="Have not received matching data" name="NO_FLAG" start="0" />
        <Enum description="Have received matching data" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Master Busy Flag" name="MBF" size="1" start="24">
        <Enum description="I2C Master is idle" name="IDLE" start="0" />
        <Enum description="I2C Master is busy" name="BUSY" start="0x1" />
      </BitField>
      <BitField description="Bus Busy Flag" name="BBF" size="1" start="25">
        <Enum description="I2C Bus is idle" name="IDLE" start="0" />
        <Enum description="I2C Bus is busy" name="BUSY" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Master Interrupt Enable" name="MIER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Transmit Data Interrupt Enable" name="TDIE" size="1" start="0">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data Interrupt Enable" name="RDIE" size="1" start="1">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="End Packet Interrupt Enable" name="EPIE" size="1" start="8">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="STOP Detect Interrupt Enable" name="SDIE" size="1" start="9">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="NACK Detect Interrupt Enable" name="NDIE" size="1" start="10">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Arbitration Lost Interrupt Enable" name="ALIE" size="1" start="11">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Interrupt Enable" name="FEIE" size="1" start="12">
        <Enum description="Enabled" name="ENABLED" start="0" />
        <Enum description="Disabled" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Pin Low Timeout Interrupt Enable" name="PLTIE" size="1" start="13">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Data Match Interrupt Enable" name="DMIE" size="1" start="14">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Master DMA Enable" name="MDER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="Transmit Data DMA Enable" name="TDDE" size="1" start="0">
        <Enum description="DMA request is disabled" name="DISABLED" start="0" />
        <Enum description="DMA request is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data DMA Enable" name="RDDE" size="1" start="1">
        <Enum description="DMA request is disabled" name="DISABLED" start="0" />
        <Enum description="DMA request is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Master Configuration 0" name="MCFGR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Host Request Enable" name="HREN" size="1" start="0">
        <Enum description="Host request input is disabled" name="DISABLED" start="0" />
        <Enum description="Host request input is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Host Request Polarity" name="HRPOL" size="1" start="1">
        <Enum description="Active low" name="ACTIVE_LOW" start="0" />
        <Enum description="Active high" name="ACTIVE_HIGH" start="0x1" />
      </BitField>
      <BitField description="Host Request Select" name="HRSEL" size="1" start="2">
        <Enum description="Host request input is pin HREQ" name="DISABLED" start="0" />
        <Enum description="Host request input is input trigger" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Circular FIFO Enable" name="CIRFIFO" size="1" start="8">
        <Enum description="Circular FIFO is disabled" name="DISABLED" start="0" />
        <Enum description="Circular FIFO is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data Match Only" name="RDMO" size="1" start="9">
        <Enum description="Received data is stored in the receive FIFO" name="DISABLED" start="0" />
        <Enum description="Received data is discarded unless the the Data Match Flag (MSR[DMF]) is set" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Master Configuration 1" name="MCFGR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Prescaler" name="PRESCALE" size="3" start="0">
        <Enum description="Divide by 1" name="DIVIDE_BY_1" start="0" />
        <Enum description="Divide by 2" name="DIVIDE_BY_2" start="0x1" />
        <Enum description="Divide by 4" name="DIVIDE_BY_4" start="0x2" />
        <Enum description="Divide by 8" name="DIVIDE_BY_8" start="0x3" />
        <Enum description="Divide by 16" name="DIVIDE_BY_16" start="0x4" />
        <Enum description="Divide by 32" name="DIVIDE_BY_32" start="0x5" />
        <Enum description="Divide by 64" name="DIVIDE_BY_64" start="0x6" />
        <Enum description="Divide by 128" name="DIVIDE_BY_128" start="0x7" />
      </BitField>
      <BitField description="Automatic STOP Generation" name="AUTOSTOP" size="1" start="8">
        <Enum description="No effect" name="DISABLED" start="0" />
        <Enum description="STOP condition is automatically generated whenever the transmit FIFO is empty and the LPI2C master is busy" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="IGNACK" name="IGNACK" size="1" start="9">
        <Enum description="LPI2C Master receives ACK and NACK normally" name="DISABLED" start="0" />
        <Enum description="LPI2C Master treats a received NACK as if it (NACK) was an ACK" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Timeout Configuration" name="TIMECFG" size="1" start="10">
        <Enum description="MSR[PLTF] sets if SCL is low for longer than the configured timeout" name="IF_SCL_LOW" start="0" />
        <Enum description="MSR[PLTF] sets if either SCL or SDA is low for longer than the configured timeout" name="IF_SCL_OR_SDA_LOW" start="0x1" />
      </BitField>
      <BitField description="Match Configuration" name="MATCFG" size="3" start="16">
        <Enum description="Match is disabled" name="DISABLED" start="0" />
        <Enum description="Match is enabled (1st data word equals MDMR[MATCH0] OR MDMR[MATCH1])" name="FIRST_DATA_WORD_EQUALS_MATCH0_OR_MATCH1" start="0x2" />
        <Enum description="Match is enabled (any data word equals MDMR[MATCH0] OR MDMR[MATCH1])" name="ANY_DATA_WORD_EQUALS_MATCH0_OR_MATCH1" start="0x3" />
        <Enum description="Match is enabled (1st data word equals MDMR[MATCH0] AND 2nd data word equals MDMR[MATCH1)" name="FIRST_DATA_WORD_MATCH0_AND_SECOND_DATA_WORD_MATCH1" start="0x4" />
        <Enum description="Match is enabled (any data word equals MDMR[MATCH0] AND next data word equals MDMR[MATCH1)" name="ANY_DATA_WORD_MATCH0_NEXT_DATA_WORD_MATCH1" start="0x5" />
        <Enum description="Match is enabled (1st data word AND MDMR[MATCH1] equals MDMR[MATCH0] AND MDMR[MATCH1])" name="FIRST_DATA_WORD_AND_MATCH1_EQUALS_MATCH0_AND_MATCH1" start="0x6" />
        <Enum description="Match is enabled (any data word AND MDMR[MATCH1] equals MDMR[MATCH0] AND MDMR[MATCH1])" name="ANY_DATA_WORD_AND_MATCH1_EQUALS_MATCH0_AND_MATCH1" start="0x7" />
      </BitField>
      <BitField description="Pin Configuration" name="PINCFG" size="3" start="24">
        <Enum description="2-pin open drain mode" name="OPEN_DRAIN_2_PIN" start="0" />
        <Enum description="2-pin output only mode (ultra-fast mode)" name="OUTPUT_2_PIN_ONLY" start="0x1" />
        <Enum description="2-pin push-pull mode" name="PUSH_PULL_2_PIN" start="0x2" />
        <Enum description="4-pin push-pull mode" name="PUSH_PULL_4_PIN" start="0x3" />
        <Enum description="2-pin open drain mode with separate LPI2C slave" name="OPEN_DRAIN_2_PIN_W_LPI2C_SLAVE" start="0x4" />
        <Enum description="2-pin output only mode (ultra-fast mode) with separate LPI2C slave" name="OUTPUT_2_PIN_ONLY_W_LPI2C_SLAVE" start="0x5" />
        <Enum description="2-pin push-pull mode with separate LPI2C slave" name="PUSH_PULL_2_PIN_W_LPI2C_SLAVE" start="0x6" />
        <Enum description="4-pin push-pull mode (inverted outputs)" name="PUSH_PULL_4_PIN_W_LPI2C_SLAVE" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Master Configuration 2" name="MCFGR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28">
      <BitField description="Bus Idle Timeout" name="BUSIDLE" size="12" start="0" />
      <BitField description="Glitch Filter SCL" name="FILTSCL" size="4" start="16" />
      <BitField description="Glitch Filter SDA" name="FILTSDA" size="4" start="24" />
    </Register>
    <Register access="Read/Write" description="Master Configuration 3" name="MCFGR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="Pin Low Timeout" name="PINLOW" size="12" start="8" />
    </Register>
    <Register access="Read/Write" description="Master Data Match" name="MDMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="Match 0 Value" name="MATCH0" size="8" start="0" />
      <BitField description="Match 1 Value" name="MATCH1" size="8" start="16" />
    </Register>
    <Register access="Read/Write" description="Master Clock Configuration 0" name="MCCR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x48">
      <BitField description="Clock Low Period" name="CLKLO" size="6" start="0" />
      <BitField description="Clock High Period" name="CLKHI" size="6" start="8" />
      <BitField description="Setup Hold Delay" name="SETHOLD" size="6" start="16" />
      <BitField description="Data Valid Delay" name="DATAVD" size="6" start="24" />
    </Register>
    <Register access="Read/Write" description="Master Clock Configuration 1" name="MCCR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x50">
      <BitField description="Clock Low Period" name="CLKLO" size="6" start="0" />
      <BitField description="Clock High Period" name="CLKHI" size="6" start="8" />
      <BitField description="Setup Hold Delay" name="SETHOLD" size="6" start="16" />
      <BitField description="Data Valid Delay" name="DATAVD" size="6" start="24" />
    </Register>
    <Register access="Read/Write" description="Master FIFO Control" name="MFCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x58">
      <BitField description="Transmit FIFO Watermark" name="TXWATER" size="2" start="0" />
      <BitField description="Receive FIFO Watermark" name="RXWATER" size="2" start="16" />
    </Register>
    <Register access="ReadOnly" description="Master FIFO Status" name="MFSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5C">
      <BitField description="Transmit FIFO Count" name="TXCOUNT" size="3" start="0" />
      <BitField description="Receive FIFO Count" name="RXCOUNT" size="3" start="16" />
    </Register>
    <Register access="WriteOnly" description="Master Transmit Data" name="MTDR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x60">
      <BitField description="Transmit Data" name="DATA" size="8" start="0" />
      <BitField description="Command Data" name="CMD" size="3" start="8">
        <Enum description="Transmit DATA[7:0]" name="TRANSMIT_DATA_7_THROUGH_0" start="0" />
        <Enum description="Receive (DATA[7:0] + 1) bytes" name="RECEIVE_DATA_7_THROUGH_0_PLUS_ONE" start="0x1" />
        <Enum description="Generate STOP condition" name="GENERATE_STOP_CONDITION" start="0x2" />
        <Enum description="Receive and discard (DATA[7:0] + 1) bytes" name="RECEIVE_AND_DISCARD_DATA_7_THROUGH_0_PLUS_ONE" start="0x3" />
        <Enum description="Generate (repeated) START and transmit address in DATA[7:0]" name="GENERATE_START_AND_TRANSMIT_ADDRESS_IN_DATA_7_THROUGH_0" start="0x4" />
        <Enum description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." name="GENERATE_START_AND_TRANSMIT_ADDRESS_IN_DATA_7_THROUGH_0_EXPECT_NACK" start="0x5" />
        <Enum description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode" name="GENERATE_START_AND_TRANSMIT_ADDRESS_IN_DATA_7_THROUGH_0_USING_HIGH_SPEED_MODE" start="0x6" />
        <Enum description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." name="GENERATE_START_AND_TRANSMIT_ADDRESS_IN_DATA_7_THROUGH_0_USING_HIGH_SPEED_MODE_EXPECT_NACK" start="0x7" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Master Receive Data" name="MRDR" reset_mask="0xFFFFFFFF" reset_value="0x4000" size="4" start="+0x70">
      <BitField description="Receive Data" name="DATA" size="8" start="0" />
      <BitField description="RX Empty" name="RXEMPTY" size="1" start="14">
        <Enum description="Receive FIFO is not empty" name="NOT_EMPTY" start="0" />
        <Enum description="Receive FIFO is empty" name="EMPTY" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Slave Control" name="SCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x110">
      <BitField description="Slave Enable" name="SEN" size="1" start="0">
        <Enum description="I2C Slave mode is disabled" name="DISABLED" start="0" />
        <Enum description="I2C Slave mode is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Software Reset" name="RST" size="1" start="1">
        <Enum description="Slave mode logic is not reset" name="NOT_RESET" start="0" />
        <Enum description="Slave mode logic is reset" name="RESET" start="0x1" />
      </BitField>
      <BitField description="Filter Enable" name="FILTEN" size="1" start="4">
        <Enum description="Disable digital filter and output delay counter for slave mode" name="DISABLE" start="0" />
        <Enum description="Enable digital filter and output delay counter for slave mode" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Filter Doze Enable" name="FILTDZ" size="1" start="5">
        <Enum description="Filter remains enabled in Doze mode" name="FILTER_ENABLED" start="0" />
        <Enum description="Filter is disabled in Doze mode" name="FILTER_DISABLED" start="0x1" />
      </BitField>
      <BitField description="Reset Transmit FIFO" name="RTF" size="1" start="8">
        <Enum description="No effect" name="NO_EFFECT" start="0" />
        <Enum description="Transmit Data Register is now empty" name="NOW_EMPTY" start="0x1" />
      </BitField>
      <BitField description="Reset Receive FIFO" name="RRF" size="1" start="9">
        <Enum description="No effect" name="NO_EFFECT" start="0" />
        <Enum description="Receive Data Register is now empty" name="NOW_EMPTY" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Slave Status" name="SSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x114">
      <BitField description="Transmit Data Flag" name="TDF" size="1" start="0">
        <Enum description="Transmit data not requested" name="NO_FLAG" start="0" />
        <Enum description="Transmit data is requested" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Receive Data Flag" name="RDF" size="1" start="1">
        <Enum description="Receive data is not ready" name="NOT_READY" start="0" />
        <Enum description="Receive data is ready" name="READY" start="0x1" />
      </BitField>
      <BitField description="Address Valid Flag" name="AVF" size="1" start="2">
        <Enum description="Address Status Register is not valid" name="NOT_VALID" start="0" />
        <Enum description="Address Status Register is valid" name="VALID" start="0x1" />
      </BitField>
      <BitField description="Transmit ACK Flag" name="TAF" size="1" start="3">
        <Enum description="Transmit ACK/NACK is not required" name="NOT_REQUIRED" start="0" />
        <Enum description="Transmit ACK/NACK is required" name="REQUIRED" start="0x1" />
      </BitField>
      <BitField description="Repeated Start Flag" name="RSF" size="1" start="8">
        <Enum description="Slave has not detected a Repeated START condition" name="NO_FLAG" start="0" />
        <Enum description="Slave has detected a Repeated START condition" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="STOP Detect Flag" name="SDF" size="1" start="9">
        <Enum description="Slave has not detected a STOP condition" name="NO_FLAG" start="0" />
        <Enum description="Slave has detected a STOP condition" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Bit Error Flag" name="BEF" size="1" start="10">
        <Enum description="Slave has not detected a bit error" name="NO_FLAG" start="0" />
        <Enum description="Slave has detected a bit error" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Flag" name="FEF" size="1" start="11">
        <Enum description="FIFO underflow or overflow was not detected" name="NO_FLAG" start="0" />
        <Enum description="FIFO underflow or overflow was detected" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Address Match 0 Flag" name="AM0F" size="1" start="12">
        <Enum description="Have not received an ADDR0 matching address" name="NO_FLAG" start="0" />
        <Enum description="Have received an ADDR0 matching address" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Address Match 1 Flag" name="AM1F" size="1" start="13">
        <Enum description="Have not received an ADDR1 or ADDR0/ADDR1 range matching address" name="NO_FLAG" start="0" />
        <Enum description="Have received an ADDR1 or ADDR0/ADDR1 range matching address" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="General Call Flag" name="GCF" size="1" start="14">
        <Enum description="Slave has not detected the General Call Address or the General Call Address is disabled" name="NO_FLAG" start="0" />
        <Enum description="Slave has detected the General Call Address" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="SMBus Alert Response Flag" name="SARF" size="1" start="15">
        <Enum description="SMBus Alert Response is disabled or not detected" name="NO_FLAG" start="0" />
        <Enum description="SMBus Alert Response is enabled and detected" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Slave Busy Flag" name="SBF" size="1" start="24">
        <Enum description="I2C Slave is idle" name="IDLE" start="0" />
        <Enum description="I2C Slave is busy" name="BUSY" start="0x1" />
      </BitField>
      <BitField description="Bus Busy Flag" name="BBF" size="1" start="25">
        <Enum description="I2C Bus is idle" name="IDLE" start="0" />
        <Enum description="I2C Bus is busy" name="BUSY" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Slave Interrupt Enable" name="SIER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x118">
      <BitField description="Transmit Data Interrupt Enable" name="TDIE" size="1" start="0">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data Interrupt Enable" name="RDIE" size="1" start="1">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Address Valid Interrupt Enable" name="AVIE" size="1" start="2">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit ACK Interrupt Enable" name="TAIE" size="1" start="3">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Repeated Start Interrupt Enable" name="RSIE" size="1" start="8">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="STOP Detect Interrupt Enable" name="SDIE" size="1" start="9">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Bit Error Interrupt Enable" name="BEIE" size="1" start="10">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Interrupt Enable" name="FEIE" size="1" start="11">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Address Match 0 Interrupt Enable" name="AM0IE" size="1" start="12">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Address Match 1 Interrupt Enable" name="AM1IE" size="1" start="13">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="General Call Interrupt Enable" name="GCIE" size="1" start="14">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="SMBus Alert Response Interrupt Enable" name="SARIE" size="1" start="15">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Slave DMA Enable" name="SDER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x11C">
      <BitField description="Transmit Data DMA Enable" name="TDDE" size="1" start="0">
        <Enum description="DMA request is disabled" name="DISABLED" start="0" />
        <Enum description="DMA request is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data DMA Enable" name="RDDE" size="1" start="1">
        <Enum description="DMA request is disabled" name="DISABLED" start="0" />
        <Enum description="DMA request is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Address Valid DMA Enable" name="AVDE" size="1" start="2">
        <Enum description="DMA request is disabled" name="DISABLED" start="0" />
        <Enum description="DMA request is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Slave Configuration 1" name="SCFGR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x124">
      <BitField description="Address SCL Stall" name="ADRSTALL" size="1" start="0">
        <Enum description="Clock stretching is disabled" name="DISABLED" start="0" />
        <Enum description="Clock stretching is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="RX SCL Stall" name="RXSTALL" size="1" start="1">
        <Enum description="Clock stretching is disabled" name="DISABLED" start="0" />
        <Enum description="Clock stretching is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="TX Data SCL Stall" name="TXDSTALL" size="1" start="2">
        <Enum description="Clock stretching is disabled" name="DISABLED" start="0" />
        <Enum description="Clock stretching is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="ACK SCL Stall" name="ACKSTALL" size="1" start="3">
        <Enum description="Clock stretching is disabled" name="DISABLED" start="0" />
        <Enum description="Clock stretching is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="General Call Enable" name="GCEN" size="1" start="8">
        <Enum description="General Call address is disabled" name="DISABLED" start="0" />
        <Enum description="General Call address is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="SMBus Alert Enable" name="SAEN" size="1" start="9">
        <Enum description="Disables match on SMBus Alert" name="DISABLE" start="0" />
        <Enum description="Enables match on SMBus Alert" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Transmit Flag Configuration" name="TXCFG" size="1" start="10">
        <Enum description="Transmit Data Flag only asserts during a slave-transmit transfer when the Transmit Data register is empty" name="ASSERTS_DURING_SLAVE_TRANSMIT_TRANSFER_WHEN_TX_DATA_EMPTY" start="0" />
        <Enum description="Transmit Data Flag asserts whenever the Transmit Data register is empty" name="ASSERTS_WHEN_TX_DATA_EMPTY" start="0x1" />
      </BitField>
      <BitField description="Receive Data Configuration" name="RXCFG" size="1" start="11">
        <Enum description="Reading the Receive Data register returns received data and clears the Receive Data flag (MSR[RDF])." name="RETURNS_RECEIVED_DATA_AND_CLEARS_RX_DATA_FLAG" start="0" />
        <Enum description="Reading the Receive Data register when the Address Valid flag (SSR[AVF])is set, returns the Address Status register and clear the Address Valid flag. Reading the Receive Data register when the Address Valid flag is clear, returns received data and clears the Receive Data flag (MSR[RDF])." name="WHEN_ADDRESS_VALID_FLAG_SET_RETURNS_ADDRESS_STATUS_AND_CLEARS_ADDRESS_VALID_FLAG" start="0x1" />
      </BitField>
      <BitField description="Ignore NACK" name="IGNACK" size="1" start="12">
        <Enum description="Slave ends transfer when NACK is detected" name="ENDS_TRANSFER_ON_NACK" start="0" />
        <Enum description="Slave does not end transfer when NACK detected" name="DOES_NOT_END_TRANSFER_ON_NACK" start="0x1" />
      </BitField>
      <BitField description="High Speed Mode Enable" name="HSMEN" size="1" start="13">
        <Enum description="Disables detection of HS-mode master code" name="DISABLED" start="0" />
        <Enum description="Enables detection of HS-mode master code" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Address Configuration" name="ADDRCFG" size="3" start="16">
        <Enum description="Address match 0 (7-bit)" name="ADDRESS_MATCH0_7_BIT" start="0" />
        <Enum description="Address match 0 (10-bit)" name="ADDRESS_MATCH0_10_BIT" start="0x1" />
        <Enum description="Address match 0 (7-bit) or Address match 1 (7-bit)" name="ADDRESS_MATCH0_7_BIT_OR_ADDRESS_MATCH1_7_BIT" start="0x2" />
        <Enum description="Address match 0 (10-bit) or Address match 1 (10-bit)" name="ADDRESS_MATCH0_10_BIT_OR_ADDRESS_MATCH1_10_BIT" start="0x3" />
        <Enum description="Address match 0 (7-bit) or Address match 1 (10-bit)" name="ADDRESS_MATCH0_7_BIT_OR_ADDRESS_MATCH1_10_BIT" start="0x4" />
        <Enum description="Address match 0 (10-bit) or Address match 1 (7-bit)" name="ADDRESS_MATCH0_10_BIT_OR_ADDRESS_MATCH1_7_BIT" start="0x5" />
        <Enum description="From Address match 0 (7-bit) to Address match 1 (7-bit)" name="FROM_ADDRESS_MATCH0_7_BIT_TO_ADDRESS_MATCH1_7_BIT" start="0x6" />
        <Enum description="From Address match 0 (10-bit) to Address match 1 (10-bit)" name="FROM_ADDRESS_MATCH0_10_BIT_TO_ADDRESS_MATCH1_10_BIT" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Slave Configuration 2" name="SCFGR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x128">
      <BitField description="Clock Hold Time" name="CLKHOLD" size="4" start="0" />
      <BitField description="Data Valid Delay" name="DATAVD" size="6" start="8" />
      <BitField description="Glitch Filter SCL" name="FILTSCL" size="4" start="16" />
      <BitField description="Glitch Filter SDA" name="FILTSDA" size="4" start="24" />
    </Register>
    <Register access="Read/Write" description="Slave Address Match" name="SAMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x140">
      <BitField description="Address 0 Value" name="ADDR0" size="10" start="1" />
      <BitField description="Address 1 Value" name="ADDR1" size="10" start="17" />
    </Register>
    <Register access="ReadOnly" description="Slave Address Status" name="SASR" reset_mask="0xFFFFFFFF" reset_value="0x4000" size="4" start="+0x150">
      <BitField description="Received Address" name="RADDR" size="11" start="0" />
      <BitField description="Address Not Valid" name="ANV" size="1" start="14">
        <Enum description="Received Address (RADDR) is valid" name="VALID" start="0" />
        <Enum description="Received Address (RADDR) is not valid" name="NOT_VALID" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Slave Transmit ACK" name="STAR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x154">
      <BitField description="Transmit NACK" name="TXNACK" size="1" start="0">
        <Enum description="Write a Transmit ACK for each received word" name="TRANSMIT_ACK" start="0" />
        <Enum description="Write a Transmit NACK for each received word" name="TRANSMIT_NACK" start="0x1" />
      </BitField>
    </Register>
    <Register access="WriteOnly" description="Slave Transmit Data" name="STDR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x160">
      <BitField description="Transmit Data" name="DATA" size="8" start="0" />
    </Register>
    <Register access="ReadOnly" description="Slave Receive Data" name="SRDR" reset_mask="0xFFFFFFFF" reset_value="0x4000" size="4" start="+0x170">
      <BitField description="Receive Data" name="DATA" size="8" start="0" />
      <BitField description="RX Empty" name="RXEMPTY" size="1" start="14">
        <Enum description="The Receive Data Register is not empty" name="NOT_EMPTY" start="0" />
        <Enum description="The Receive Data Register is empty" name="EMPTY" start="0x1" />
      </BitField>
      <BitField description="Start Of Frame" name="SOF" size="1" start="15">
        <Enum description="Indicates this is not the first data word since a (repeated) START or STOP condition" name="NOT_FIRST_DATA_WORD" start="0" />
        <Enum description="Indicates this is the first data word since a (repeated) START or STOP condition" name="FIRST_DATA_WORD" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="LPI2C" name="LPI2C2" start="0x403F4000">
    <Register access="ReadOnly" description="Version ID" name="VERID" reset_mask="0xFFFFFFFF" reset_value="0x1000003" size="4" start="+0x0">
      <BitField description="Feature Specification Number" name="FEATURE" size="16" start="0">
        <Enum description="Master only, with standard feature set" name="MASTER_ONLY" start="0x2" />
        <Enum description="Master and slave, with standard feature set" name="MASTER_AND_SLAVE" start="0x3" />
      </BitField>
      <BitField description="Minor Version Number" name="MINOR" size="8" start="16" />
      <BitField description="Major Version Number" name="MAJOR" size="8" start="24" />
    </Register>
    <Register access="ReadOnly" description="Parameter" name="PARAM" reset_mask="0xFFFFFFFF" reset_value="0x202" size="4" start="+0x4">
      <BitField description="Master Transmit FIFO Size" name="MTXFIFO" size="4" start="0" />
      <BitField description="Master Receive FIFO Size" name="MRXFIFO" size="4" start="8" />
    </Register>
    <Register access="Read/Write" description="Master Control" name="MCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Master Enable" name="MEN" size="1" start="0">
        <Enum description="Master logic is disabled" name="DISABLED" start="0" />
        <Enum description="Master logic is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Software Reset" name="RST" size="1" start="1">
        <Enum description="Master logic is not reset" name="NOT_RESET" start="0" />
        <Enum description="Master logic is reset" name="RESET" start="0x1" />
      </BitField>
      <BitField description="Doze mode enable" name="DOZEN" size="1" start="2">
        <Enum description="Master is enabled in Doze mode" name="ENABLED" start="0" />
        <Enum description="Master is disabled in Doze mode" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Debug Enable" name="DBGEN" size="1" start="3">
        <Enum description="Master is disabled in debug mode" name="DISABLED" start="0" />
        <Enum description="Master is enabled in debug mode" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Reset Transmit FIFO" name="RTF" size="1" start="8">
        <Enum description="No effect" name="NO_EFFECT" start="0" />
        <Enum description="Transmit FIFO is reset" name="RESET" start="0x1" />
      </BitField>
      <BitField description="Reset Receive FIFO" name="RRF" size="1" start="9">
        <Enum description="No effect" name="NO_EFFECT" start="0" />
        <Enum description="Receive FIFO is reset" name="RESET" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Master Status" name="MSR" reset_mask="0xFFFFFFFF" reset_value="0x1" size="4" start="+0x14">
      <BitField description="Transmit Data Flag" name="TDF" size="1" start="0">
        <Enum description="Transmit data is not requested" name="DISABLED" start="0" />
        <Enum description="Transmit data is requested" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data Flag" name="RDF" size="1" start="1">
        <Enum description="Receive Data is not ready" name="DISABLED" start="0" />
        <Enum description="Receive data is ready" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="End Packet Flag" name="EPF" size="1" start="8">
        <Enum description="Master has not generated a STOP or Repeated START condition" name="NO_FLAG" start="0" />
        <Enum description="Master has generated a STOP or Repeated START condition" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="STOP Detect Flag" name="SDF" size="1" start="9">
        <Enum description="Master has not generated a STOP condition" name="NO_FLAG" start="0" />
        <Enum description="Master has generated a STOP condition" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="NACK Detect Flag" name="NDF" size="1" start="10">
        <Enum description="Unexpected NACK was not detected" name="NO_FLAG" start="0" />
        <Enum description="Unexpected NACK was detected" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Arbitration Lost Flag" name="ALF" size="1" start="11">
        <Enum description="Master has not lost arbitration" name="NO_FLAG" start="0" />
        <Enum description="Master has lost arbitration" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Flag" name="FEF" size="1" start="12">
        <Enum description="No error" name="NO_FLAG" start="0" />
        <Enum description="Master sending or receiving data without a START condition" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Pin Low Timeout Flag" name="PLTF" size="1" start="13">
        <Enum description="Pin low timeout has not occurred or is disabled" name="NO_FLAG" start="0" />
        <Enum description="Pin low timeout has occurred" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Data Match Flag" name="DMF" size="1" start="14">
        <Enum description="Have not received matching data" name="NO_FLAG" start="0" />
        <Enum description="Have received matching data" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Master Busy Flag" name="MBF" size="1" start="24">
        <Enum description="I2C Master is idle" name="IDLE" start="0" />
        <Enum description="I2C Master is busy" name="BUSY" start="0x1" />
      </BitField>
      <BitField description="Bus Busy Flag" name="BBF" size="1" start="25">
        <Enum description="I2C Bus is idle" name="IDLE" start="0" />
        <Enum description="I2C Bus is busy" name="BUSY" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Master Interrupt Enable" name="MIER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x18">
      <BitField description="Transmit Data Interrupt Enable" name="TDIE" size="1" start="0">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data Interrupt Enable" name="RDIE" size="1" start="1">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="End Packet Interrupt Enable" name="EPIE" size="1" start="8">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="STOP Detect Interrupt Enable" name="SDIE" size="1" start="9">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="NACK Detect Interrupt Enable" name="NDIE" size="1" start="10">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Arbitration Lost Interrupt Enable" name="ALIE" size="1" start="11">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Interrupt Enable" name="FEIE" size="1" start="12">
        <Enum description="Enabled" name="ENABLED" start="0" />
        <Enum description="Disabled" name="DISABLED" start="0x1" />
      </BitField>
      <BitField description="Pin Low Timeout Interrupt Enable" name="PLTIE" size="1" start="13">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Data Match Interrupt Enable" name="DMIE" size="1" start="14">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Master DMA Enable" name="MDER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x1C">
      <BitField description="Transmit Data DMA Enable" name="TDDE" size="1" start="0">
        <Enum description="DMA request is disabled" name="DISABLED" start="0" />
        <Enum description="DMA request is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data DMA Enable" name="RDDE" size="1" start="1">
        <Enum description="DMA request is disabled" name="DISABLED" start="0" />
        <Enum description="DMA request is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Master Configuration 0" name="MCFGR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x20">
      <BitField description="Host Request Enable" name="HREN" size="1" start="0">
        <Enum description="Host request input is disabled" name="DISABLED" start="0" />
        <Enum description="Host request input is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Host Request Polarity" name="HRPOL" size="1" start="1">
        <Enum description="Active low" name="ACTIVE_LOW" start="0" />
        <Enum description="Active high" name="ACTIVE_HIGH" start="0x1" />
      </BitField>
      <BitField description="Host Request Select" name="HRSEL" size="1" start="2">
        <Enum description="Host request input is pin HREQ" name="DISABLED" start="0" />
        <Enum description="Host request input is input trigger" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Circular FIFO Enable" name="CIRFIFO" size="1" start="8">
        <Enum description="Circular FIFO is disabled" name="DISABLED" start="0" />
        <Enum description="Circular FIFO is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data Match Only" name="RDMO" size="1" start="9">
        <Enum description="Received data is stored in the receive FIFO" name="DISABLED" start="0" />
        <Enum description="Received data is discarded unless the the Data Match Flag (MSR[DMF]) is set" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Master Configuration 1" name="MCFGR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x24">
      <BitField description="Prescaler" name="PRESCALE" size="3" start="0">
        <Enum description="Divide by 1" name="DIVIDE_BY_1" start="0" />
        <Enum description="Divide by 2" name="DIVIDE_BY_2" start="0x1" />
        <Enum description="Divide by 4" name="DIVIDE_BY_4" start="0x2" />
        <Enum description="Divide by 8" name="DIVIDE_BY_8" start="0x3" />
        <Enum description="Divide by 16" name="DIVIDE_BY_16" start="0x4" />
        <Enum description="Divide by 32" name="DIVIDE_BY_32" start="0x5" />
        <Enum description="Divide by 64" name="DIVIDE_BY_64" start="0x6" />
        <Enum description="Divide by 128" name="DIVIDE_BY_128" start="0x7" />
      </BitField>
      <BitField description="Automatic STOP Generation" name="AUTOSTOP" size="1" start="8">
        <Enum description="No effect" name="DISABLED" start="0" />
        <Enum description="STOP condition is automatically generated whenever the transmit FIFO is empty and the LPI2C master is busy" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="IGNACK" name="IGNACK" size="1" start="9">
        <Enum description="LPI2C Master receives ACK and NACK normally" name="DISABLED" start="0" />
        <Enum description="LPI2C Master treats a received NACK as if it (NACK) was an ACK" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Timeout Configuration" name="TIMECFG" size="1" start="10">
        <Enum description="MSR[PLTF] sets if SCL is low for longer than the configured timeout" name="IF_SCL_LOW" start="0" />
        <Enum description="MSR[PLTF] sets if either SCL or SDA is low for longer than the configured timeout" name="IF_SCL_OR_SDA_LOW" start="0x1" />
      </BitField>
      <BitField description="Match Configuration" name="MATCFG" size="3" start="16">
        <Enum description="Match is disabled" name="DISABLED" start="0" />
        <Enum description="Match is enabled (1st data word equals MDMR[MATCH0] OR MDMR[MATCH1])" name="FIRST_DATA_WORD_EQUALS_MATCH0_OR_MATCH1" start="0x2" />
        <Enum description="Match is enabled (any data word equals MDMR[MATCH0] OR MDMR[MATCH1])" name="ANY_DATA_WORD_EQUALS_MATCH0_OR_MATCH1" start="0x3" />
        <Enum description="Match is enabled (1st data word equals MDMR[MATCH0] AND 2nd data word equals MDMR[MATCH1)" name="FIRST_DATA_WORD_MATCH0_AND_SECOND_DATA_WORD_MATCH1" start="0x4" />
        <Enum description="Match is enabled (any data word equals MDMR[MATCH0] AND next data word equals MDMR[MATCH1)" name="ANY_DATA_WORD_MATCH0_NEXT_DATA_WORD_MATCH1" start="0x5" />
        <Enum description="Match is enabled (1st data word AND MDMR[MATCH1] equals MDMR[MATCH0] AND MDMR[MATCH1])" name="FIRST_DATA_WORD_AND_MATCH1_EQUALS_MATCH0_AND_MATCH1" start="0x6" />
        <Enum description="Match is enabled (any data word AND MDMR[MATCH1] equals MDMR[MATCH0] AND MDMR[MATCH1])" name="ANY_DATA_WORD_AND_MATCH1_EQUALS_MATCH0_AND_MATCH1" start="0x7" />
      </BitField>
      <BitField description="Pin Configuration" name="PINCFG" size="3" start="24">
        <Enum description="2-pin open drain mode" name="OPEN_DRAIN_2_PIN" start="0" />
        <Enum description="2-pin output only mode (ultra-fast mode)" name="OUTPUT_2_PIN_ONLY" start="0x1" />
        <Enum description="2-pin push-pull mode" name="PUSH_PULL_2_PIN" start="0x2" />
        <Enum description="4-pin push-pull mode" name="PUSH_PULL_4_PIN" start="0x3" />
        <Enum description="2-pin open drain mode with separate LPI2C slave" name="OPEN_DRAIN_2_PIN_W_LPI2C_SLAVE" start="0x4" />
        <Enum description="2-pin output only mode (ultra-fast mode) with separate LPI2C slave" name="OUTPUT_2_PIN_ONLY_W_LPI2C_SLAVE" start="0x5" />
        <Enum description="2-pin push-pull mode with separate LPI2C slave" name="PUSH_PULL_2_PIN_W_LPI2C_SLAVE" start="0x6" />
        <Enum description="4-pin push-pull mode (inverted outputs)" name="PUSH_PULL_4_PIN_W_LPI2C_SLAVE" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Master Configuration 2" name="MCFGR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x28">
      <BitField description="Bus Idle Timeout" name="BUSIDLE" size="12" start="0" />
      <BitField description="Glitch Filter SCL" name="FILTSCL" size="4" start="16" />
      <BitField description="Glitch Filter SDA" name="FILTSDA" size="4" start="24" />
    </Register>
    <Register access="Read/Write" description="Master Configuration 3" name="MCFGR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x2C">
      <BitField description="Pin Low Timeout" name="PINLOW" size="12" start="8" />
    </Register>
    <Register access="Read/Write" description="Master Data Match" name="MDMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x40">
      <BitField description="Match 0 Value" name="MATCH0" size="8" start="0" />
      <BitField description="Match 1 Value" name="MATCH1" size="8" start="16" />
    </Register>
    <Register access="Read/Write" description="Master Clock Configuration 0" name="MCCR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x48">
      <BitField description="Clock Low Period" name="CLKLO" size="6" start="0" />
      <BitField description="Clock High Period" name="CLKHI" size="6" start="8" />
      <BitField description="Setup Hold Delay" name="SETHOLD" size="6" start="16" />
      <BitField description="Data Valid Delay" name="DATAVD" size="6" start="24" />
    </Register>
    <Register access="Read/Write" description="Master Clock Configuration 1" name="MCCR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x50">
      <BitField description="Clock Low Period" name="CLKLO" size="6" start="0" />
      <BitField description="Clock High Period" name="CLKHI" size="6" start="8" />
      <BitField description="Setup Hold Delay" name="SETHOLD" size="6" start="16" />
      <BitField description="Data Valid Delay" name="DATAVD" size="6" start="24" />
    </Register>
    <Register access="Read/Write" description="Master FIFO Control" name="MFCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x58">
      <BitField description="Transmit FIFO Watermark" name="TXWATER" size="2" start="0" />
      <BitField description="Receive FIFO Watermark" name="RXWATER" size="2" start="16" />
    </Register>
    <Register access="ReadOnly" description="Master FIFO Status" name="MFSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x5C">
      <BitField description="Transmit FIFO Count" name="TXCOUNT" size="3" start="0" />
      <BitField description="Receive FIFO Count" name="RXCOUNT" size="3" start="16" />
    </Register>
    <Register access="WriteOnly" description="Master Transmit Data" name="MTDR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x60">
      <BitField description="Transmit Data" name="DATA" size="8" start="0" />
      <BitField description="Command Data" name="CMD" size="3" start="8">
        <Enum description="Transmit DATA[7:0]" name="TRANSMIT_DATA_7_THROUGH_0" start="0" />
        <Enum description="Receive (DATA[7:0] + 1) bytes" name="RECEIVE_DATA_7_THROUGH_0_PLUS_ONE" start="0x1" />
        <Enum description="Generate STOP condition" name="GENERATE_STOP_CONDITION" start="0x2" />
        <Enum description="Receive and discard (DATA[7:0] + 1) bytes" name="RECEIVE_AND_DISCARD_DATA_7_THROUGH_0_PLUS_ONE" start="0x3" />
        <Enum description="Generate (repeated) START and transmit address in DATA[7:0]" name="GENERATE_START_AND_TRANSMIT_ADDRESS_IN_DATA_7_THROUGH_0" start="0x4" />
        <Enum description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." name="GENERATE_START_AND_TRANSMIT_ADDRESS_IN_DATA_7_THROUGH_0_EXPECT_NACK" start="0x5" />
        <Enum description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode" name="GENERATE_START_AND_TRANSMIT_ADDRESS_IN_DATA_7_THROUGH_0_USING_HIGH_SPEED_MODE" start="0x6" />
        <Enum description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." name="GENERATE_START_AND_TRANSMIT_ADDRESS_IN_DATA_7_THROUGH_0_USING_HIGH_SPEED_MODE_EXPECT_NACK" start="0x7" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Master Receive Data" name="MRDR" reset_mask="0xFFFFFFFF" reset_value="0x4000" size="4" start="+0x70">
      <BitField description="Receive Data" name="DATA" size="8" start="0" />
      <BitField description="RX Empty" name="RXEMPTY" size="1" start="14">
        <Enum description="Receive FIFO is not empty" name="NOT_EMPTY" start="0" />
        <Enum description="Receive FIFO is empty" name="EMPTY" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Slave Control" name="SCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x110">
      <BitField description="Slave Enable" name="SEN" size="1" start="0">
        <Enum description="I2C Slave mode is disabled" name="DISABLED" start="0" />
        <Enum description="I2C Slave mode is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Software Reset" name="RST" size="1" start="1">
        <Enum description="Slave mode logic is not reset" name="NOT_RESET" start="0" />
        <Enum description="Slave mode logic is reset" name="RESET" start="0x1" />
      </BitField>
      <BitField description="Filter Enable" name="FILTEN" size="1" start="4">
        <Enum description="Disable digital filter and output delay counter for slave mode" name="DISABLE" start="0" />
        <Enum description="Enable digital filter and output delay counter for slave mode" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Filter Doze Enable" name="FILTDZ" size="1" start="5">
        <Enum description="Filter remains enabled in Doze mode" name="FILTER_ENABLED" start="0" />
        <Enum description="Filter is disabled in Doze mode" name="FILTER_DISABLED" start="0x1" />
      </BitField>
      <BitField description="Reset Transmit FIFO" name="RTF" size="1" start="8">
        <Enum description="No effect" name="NO_EFFECT" start="0" />
        <Enum description="Transmit Data Register is now empty" name="NOW_EMPTY" start="0x1" />
      </BitField>
      <BitField description="Reset Receive FIFO" name="RRF" size="1" start="9">
        <Enum description="No effect" name="NO_EFFECT" start="0" />
        <Enum description="Receive Data Register is now empty" name="NOW_EMPTY" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Slave Status" name="SSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x114">
      <BitField description="Transmit Data Flag" name="TDF" size="1" start="0">
        <Enum description="Transmit data not requested" name="NO_FLAG" start="0" />
        <Enum description="Transmit data is requested" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Receive Data Flag" name="RDF" size="1" start="1">
        <Enum description="Receive data is not ready" name="NOT_READY" start="0" />
        <Enum description="Receive data is ready" name="READY" start="0x1" />
      </BitField>
      <BitField description="Address Valid Flag" name="AVF" size="1" start="2">
        <Enum description="Address Status Register is not valid" name="NOT_VALID" start="0" />
        <Enum description="Address Status Register is valid" name="VALID" start="0x1" />
      </BitField>
      <BitField description="Transmit ACK Flag" name="TAF" size="1" start="3">
        <Enum description="Transmit ACK/NACK is not required" name="NOT_REQUIRED" start="0" />
        <Enum description="Transmit ACK/NACK is required" name="REQUIRED" start="0x1" />
      </BitField>
      <BitField description="Repeated Start Flag" name="RSF" size="1" start="8">
        <Enum description="Slave has not detected a Repeated START condition" name="NO_FLAG" start="0" />
        <Enum description="Slave has detected a Repeated START condition" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="STOP Detect Flag" name="SDF" size="1" start="9">
        <Enum description="Slave has not detected a STOP condition" name="NO_FLAG" start="0" />
        <Enum description="Slave has detected a STOP condition" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Bit Error Flag" name="BEF" size="1" start="10">
        <Enum description="Slave has not detected a bit error" name="NO_FLAG" start="0" />
        <Enum description="Slave has detected a bit error" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Flag" name="FEF" size="1" start="11">
        <Enum description="FIFO underflow or overflow was not detected" name="NO_FLAG" start="0" />
        <Enum description="FIFO underflow or overflow was detected" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Address Match 0 Flag" name="AM0F" size="1" start="12">
        <Enum description="Have not received an ADDR0 matching address" name="NO_FLAG" start="0" />
        <Enum description="Have received an ADDR0 matching address" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Address Match 1 Flag" name="AM1F" size="1" start="13">
        <Enum description="Have not received an ADDR1 or ADDR0/ADDR1 range matching address" name="NO_FLAG" start="0" />
        <Enum description="Have received an ADDR1 or ADDR0/ADDR1 range matching address" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="General Call Flag" name="GCF" size="1" start="14">
        <Enum description="Slave has not detected the General Call Address or the General Call Address is disabled" name="NO_FLAG" start="0" />
        <Enum description="Slave has detected the General Call Address" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="SMBus Alert Response Flag" name="SARF" size="1" start="15">
        <Enum description="SMBus Alert Response is disabled or not detected" name="NO_FLAG" start="0" />
        <Enum description="SMBus Alert Response is enabled and detected" name="FLAG" start="0x1" />
      </BitField>
      <BitField description="Slave Busy Flag" name="SBF" size="1" start="24">
        <Enum description="I2C Slave is idle" name="IDLE" start="0" />
        <Enum description="I2C Slave is busy" name="BUSY" start="0x1" />
      </BitField>
      <BitField description="Bus Busy Flag" name="BBF" size="1" start="25">
        <Enum description="I2C Bus is idle" name="IDLE" start="0" />
        <Enum description="I2C Bus is busy" name="BUSY" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Slave Interrupt Enable" name="SIER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x118">
      <BitField description="Transmit Data Interrupt Enable" name="TDIE" size="1" start="0">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data Interrupt Enable" name="RDIE" size="1" start="1">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Address Valid Interrupt Enable" name="AVIE" size="1" start="2">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Transmit ACK Interrupt Enable" name="TAIE" size="1" start="3">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Repeated Start Interrupt Enable" name="RSIE" size="1" start="8">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="STOP Detect Interrupt Enable" name="SDIE" size="1" start="9">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Bit Error Interrupt Enable" name="BEIE" size="1" start="10">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="FIFO Error Interrupt Enable" name="FEIE" size="1" start="11">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Address Match 0 Interrupt Enable" name="AM0IE" size="1" start="12">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Address Match 1 Interrupt Enable" name="AM1IE" size="1" start="13">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="General Call Interrupt Enable" name="GCIE" size="1" start="14">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="SMBus Alert Response Interrupt Enable" name="SARIE" size="1" start="15">
        <Enum description="Disabled" name="DISABLED" start="0" />
        <Enum description="Enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Slave DMA Enable" name="SDER" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x11C">
      <BitField description="Transmit Data DMA Enable" name="TDDE" size="1" start="0">
        <Enum description="DMA request is disabled" name="DISABLED" start="0" />
        <Enum description="DMA request is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Receive Data DMA Enable" name="RDDE" size="1" start="1">
        <Enum description="DMA request is disabled" name="DISABLED" start="0" />
        <Enum description="DMA request is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Address Valid DMA Enable" name="AVDE" size="1" start="2">
        <Enum description="DMA request is disabled" name="DISABLED" start="0" />
        <Enum description="DMA request is enabled" name="ENABLED" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Slave Configuration 1" name="SCFGR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x124">
      <BitField description="Address SCL Stall" name="ADRSTALL" size="1" start="0">
        <Enum description="Clock stretching is disabled" name="DISABLED" start="0" />
        <Enum description="Clock stretching is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="RX SCL Stall" name="RXSTALL" size="1" start="1">
        <Enum description="Clock stretching is disabled" name="DISABLED" start="0" />
        <Enum description="Clock stretching is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="TX Data SCL Stall" name="TXDSTALL" size="1" start="2">
        <Enum description="Clock stretching is disabled" name="DISABLED" start="0" />
        <Enum description="Clock stretching is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="ACK SCL Stall" name="ACKSTALL" size="1" start="3">
        <Enum description="Clock stretching is disabled" name="DISABLED" start="0" />
        <Enum description="Clock stretching is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="General Call Enable" name="GCEN" size="1" start="8">
        <Enum description="General Call address is disabled" name="DISABLED" start="0" />
        <Enum description="General Call address is enabled" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="SMBus Alert Enable" name="SAEN" size="1" start="9">
        <Enum description="Disables match on SMBus Alert" name="DISABLE" start="0" />
        <Enum description="Enables match on SMBus Alert" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="Transmit Flag Configuration" name="TXCFG" size="1" start="10">
        <Enum description="Transmit Data Flag only asserts during a slave-transmit transfer when the Transmit Data register is empty" name="ASSERTS_DURING_SLAVE_TRANSMIT_TRANSFER_WHEN_TX_DATA_EMPTY" start="0" />
        <Enum description="Transmit Data Flag asserts whenever the Transmit Data register is empty" name="ASSERTS_WHEN_TX_DATA_EMPTY" start="0x1" />
      </BitField>
      <BitField description="Receive Data Configuration" name="RXCFG" size="1" start="11">
        <Enum description="Reading the Receive Data register returns received data and clears the Receive Data flag (MSR[RDF])." name="RETURNS_RECEIVED_DATA_AND_CLEARS_RX_DATA_FLAG" start="0" />
        <Enum description="Reading the Receive Data register when the Address Valid flag (SSR[AVF])is set, returns the Address Status register and clear the Address Valid flag. Reading the Receive Data register when the Address Valid flag is clear, returns received data and clears the Receive Data flag (MSR[RDF])." name="WHEN_ADDRESS_VALID_FLAG_SET_RETURNS_ADDRESS_STATUS_AND_CLEARS_ADDRESS_VALID_FLAG" start="0x1" />
      </BitField>
      <BitField description="Ignore NACK" name="IGNACK" size="1" start="12">
        <Enum description="Slave ends transfer when NACK is detected" name="ENDS_TRANSFER_ON_NACK" start="0" />
        <Enum description="Slave does not end transfer when NACK detected" name="DOES_NOT_END_TRANSFER_ON_NACK" start="0x1" />
      </BitField>
      <BitField description="High Speed Mode Enable" name="HSMEN" size="1" start="13">
        <Enum description="Disables detection of HS-mode master code" name="DISABLED" start="0" />
        <Enum description="Enables detection of HS-mode master code" name="ENABLED" start="0x1" />
      </BitField>
      <BitField description="Address Configuration" name="ADDRCFG" size="3" start="16">
        <Enum description="Address match 0 (7-bit)" name="ADDRESS_MATCH0_7_BIT" start="0" />
        <Enum description="Address match 0 (10-bit)" name="ADDRESS_MATCH0_10_BIT" start="0x1" />
        <Enum description="Address match 0 (7-bit) or Address match 1 (7-bit)" name="ADDRESS_MATCH0_7_BIT_OR_ADDRESS_MATCH1_7_BIT" start="0x2" />
        <Enum description="Address match 0 (10-bit) or Address match 1 (10-bit)" name="ADDRESS_MATCH0_10_BIT_OR_ADDRESS_MATCH1_10_BIT" start="0x3" />
        <Enum description="Address match 0 (7-bit) or Address match 1 (10-bit)" name="ADDRESS_MATCH0_7_BIT_OR_ADDRESS_MATCH1_10_BIT" start="0x4" />
        <Enum description="Address match 0 (10-bit) or Address match 1 (7-bit)" name="ADDRESS_MATCH0_10_BIT_OR_ADDRESS_MATCH1_7_BIT" start="0x5" />
        <Enum description="From Address match 0 (7-bit) to Address match 1 (7-bit)" name="FROM_ADDRESS_MATCH0_7_BIT_TO_ADDRESS_MATCH1_7_BIT" start="0x6" />
        <Enum description="From Address match 0 (10-bit) to Address match 1 (10-bit)" name="FROM_ADDRESS_MATCH0_10_BIT_TO_ADDRESS_MATCH1_10_BIT" start="0x7" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Slave Configuration 2" name="SCFGR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x128">
      <BitField description="Clock Hold Time" name="CLKHOLD" size="4" start="0" />
      <BitField description="Data Valid Delay" name="DATAVD" size="6" start="8" />
      <BitField description="Glitch Filter SCL" name="FILTSCL" size="4" start="16" />
      <BitField description="Glitch Filter SDA" name="FILTSDA" size="4" start="24" />
    </Register>
    <Register access="Read/Write" description="Slave Address Match" name="SAMR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x140">
      <BitField description="Address 0 Value" name="ADDR0" size="10" start="1" />
      <BitField description="Address 1 Value" name="ADDR1" size="10" start="17" />
    </Register>
    <Register access="ReadOnly" description="Slave Address Status" name="SASR" reset_mask="0xFFFFFFFF" reset_value="0x4000" size="4" start="+0x150">
      <BitField description="Received Address" name="RADDR" size="11" start="0" />
      <BitField description="Address Not Valid" name="ANV" size="1" start="14">
        <Enum description="Received Address (RADDR) is valid" name="VALID" start="0" />
        <Enum description="Received Address (RADDR) is not valid" name="NOT_VALID" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Slave Transmit ACK" name="STAR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x154">
      <BitField description="Transmit NACK" name="TXNACK" size="1" start="0">
        <Enum description="Write a Transmit ACK for each received word" name="TRANSMIT_ACK" start="0" />
        <Enum description="Write a Transmit NACK for each received word" name="TRANSMIT_NACK" start="0x1" />
      </BitField>
    </Register>
    <Register access="WriteOnly" description="Slave Transmit Data" name="STDR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x160">
      <BitField description="Transmit Data" name="DATA" size="8" start="0" />
    </Register>
    <Register access="ReadOnly" description="Slave Receive Data" name="SRDR" reset_mask="0xFFFFFFFF" reset_value="0x4000" size="4" start="+0x170">
      <BitField description="Receive Data" name="DATA" size="8" start="0" />
      <BitField description="RX Empty" name="RXEMPTY" size="1" start="14">
        <Enum description="The Receive Data Register is not empty" name="NOT_EMPTY" start="0" />
        <Enum description="The Receive Data Register is empty" name="EMPTY" start="0x1" />
      </BitField>
      <BitField description="Start Of Frame" name="SOF" size="1" start="15">
        <Enum description="Indicates this is not the first data word since a (repeated) START or STOP condition" name="NOT_FIRST_DATA_WORD" start="0" />
        <Enum description="Indicates this is the first data word since a (repeated) START or STOP condition" name="FIRST_DATA_WORD" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="System Control Block" name="SystemControl" start="0xE000E000">
    <Register access="Read/Write" description="Auxiliary Control Register," name="SCB_ACTLR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x8">
      <BitField description="Disables folding of IT instructions." name="DISFOLD" size="1" start="2">
        <Enum description="Normal operation." name="DISFOLD_0" start="0" />
      </BitField>
      <BitField description="Disables FPU exception outputs." name="FPEXCODIS" size="1" start="10">
        <Enum description="Normal operation." name="FPEXCODIS_0" start="0" />
        <Enum description="FPU exception outputs are disabled." name="FPEXCODIS_1" start="0x1" />
      </BitField>
      <BitField description="Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions." name="DISRAMODE" size="1" start="11">
        <Enum description="Normal operation." name="DISRAMODE_0" start="0" />
        <Enum description="Dynamic disabled." name="DISRAMODE_1" start="0x1" />
      </BitField>
      <BitField description="Disables ITM and DWT ATB flush." name="DISITMATBFLUSH" size="1" start="12">
        <Enum description="ITM and DWT ATB flush disabled, this bit is always 1." name="DISITMATBFLUSH_1" start="0x1" />
      </BitField>
      <BitField description="Disables BTAC read." name="DISBTACREAD" size="1" start="13">
        <Enum description="Normal operation." name="DISBTACREAD_0" start="0" />
        <Enum description="BTAC is not used and only static branch prediction can occur." name="DISBTACREAD_1" start="0x1" />
      </BitField>
      <BitField description="Disables BTAC allocate." name="DISBTACALLOC" size="1" start="14">
        <Enum description="Normal operation." name="DISBTACALLOC_0" start="0" />
        <Enum description="No new entries are allocated in Branch Target Address Cache (BTAC), but existing entries can be updated." name="DISBTACALLOC_1" start="0x1" />
      </BitField>
      <BitField description="Disables critical AXI Read-Under-Read." name="DISCRITAXIRUR" size="1" start="15">
        <Enum description="Normal operation." name="DISCRITAXIRUR_0" start="0" />
        <Enum description="An AXI read to Strongly-Ordered or Device memory, or an LDREX to Shareable memory, is not put on AXI if there are any outstanding reads on AXI. Transactions on AXI cannot be interrupted. This bit might reduce the time that these transactions are in progress and might improve worst case interrupt latency. Performance is decreased when this bit is set." name="DISCRITAXIRUR_1" start="0x1" />
      </BitField>
      <BitField description="Disables dual-issued." name="DISDI" size="5" start="16">
        <Enum description="Normal operation." name="DISDI_0" start="0" />
        <Enum description="Nothing can be dual-issued when this instruction type is in channel 0." name="DISDI_1" start="0x1" />
      </BitField>
      <BitField description="Disables dual-issued." name="DISISSCH1" size="5" start="21">
        <Enum description="Normal operation." name="DISISSCH1_0" start="0" />
        <Enum description="Nothing can be dual-issued when this instruction type is in channel 1." name="DISISSCH1_1" start="0x1" />
      </BitField>
      <BitField description="Disables dynamic allocation of ADD and SUB instructions" name="DISDYNADD" size="1" start="26">
        <Enum description="Normal operation. Some ADD and SUB instrctions are resolved in EX1." name="DISDYNADD_0" start="0" />
        <Enum description="All ADD and SUB instructions are resolved in EX2." name="DISDYNADD_1" start="0x1" />
      </BitField>
      <BitField description="Disables critical AXI read-under-write" name="DISCRITAXIRUW" size="1" start="27">
        <Enum description="Normal operation. This is backwards compatible with r0." name="DISCRITAXIRUW_0" start="0" />
        <Enum description="AXI reads to DEV/SO memory. Exclusive reads to Shareable memory are not initiated on the AXIM AR channel until all outstanding stores on AXI are complete." name="DISCRITAXIRUW_1" start="0x1" />
      </BitField>
      <BitField description="Disables critical AXI read-under-write" name="DISFPUISSOPT" size="1" start="28">
        <Enum description="Normal operation." name="DISFPUISSOPT_0" start="0" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="CPUID Base Register" name="SCB_CPUID" reset_mask="0xFFFFFFFF" reset_value="0x410FC240" size="4" start="+0xD00">
      <BitField description="Indicates patch release: 0x0 = Patch 0" name="REVISION" size="4" start="0" />
      <BitField description="Indicates part number" name="PARTNO" size="12" start="4" />
      <BitField description="ARCHITECTURE" name="ARCHITECTURE" size="4" start="16" />
      <BitField description="Indicates processor revision: 0x2 = Revision 2" name="VARIANT" size="4" start="20" />
      <BitField description="Implementer code" name="IMPLEMENTER" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="Interrupt Control and State Register" name="SCB_ICSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD04">
      <BitField description="Active exception number" name="VECTACTIVE" size="9" start="0" />
      <BitField description="Indicates whether there are preempted active exceptions" name="RETTOBASE" size="1" start="11">
        <Enum description="there are preempted active exceptions to execute" name="RETTOBASE_0" start="0" />
        <Enum description="there are no active exceptions, or the currently-executing exception is the only active exception" name="RETTOBASE_1" start="0x1" />
      </BitField>
      <BitField description="Exception number of the highest priority pending enabled exception" name="VECTPENDING" size="9" start="12" />
      <BitField description="Interrupt pending flag, excluding NMI and Faults" name="ISRPENDING" size="1" start="22">
        <Enum description="No external interrupt pending." name="ISRPENDING_0" start="0" />
        <Enum description="External interrupt pending." name="ISRPENDING_1" start="0x1" />
      </BitField>
      <BitField description="SysTick exception clear-pending bit" name="PENDSTCLR" size="1" start="25">
        <Enum description="no effect" name="PENDSTCLR_0" start="0" />
        <Enum description="removes the pending state from the SysTick exception" name="PENDSTCLR_1" start="0x1" />
      </BitField>
      <BitField description="SysTick exception set-pending bit" name="PENDSTSET" size="1" start="26">
        <Enum description="write: no effect; read: SysTick exception is not pending" name="PENDSTSET_0" start="0" />
        <Enum description="write: changes SysTick exception state to pending; read: SysTick exception is pending" name="PENDSTSET_1" start="0x1" />
      </BitField>
      <BitField description="PendSV clear-pending bit" name="PENDSVCLR" size="1" start="27">
        <Enum description="no effect" name="PENDSVCLR_0" start="0" />
        <Enum description="removes the pending state from the PendSV exception" name="PENDSVCLR_1" start="0x1" />
      </BitField>
      <BitField description="PendSV set-pending bit" name="PENDSVSET" size="1" start="28">
        <Enum description="write: no effect; read: PendSV exception is not pending" name="PENDSVSET_0" start="0" />
        <Enum description="write: changes PendSV exception state to pending; read: PendSV exception is pending" name="PENDSVSET_1" start="0x1" />
      </BitField>
      <BitField description="NMI set-pending bit" name="NMIPENDSET" size="1" start="31">
        <Enum description="write: no effect; read: NMI exception is not pending" name="NMIPENDSET_0" start="0" />
        <Enum description="write: changes NMI exception state to pending; read: NMI exception is pending" name="NMIPENDSET_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Vector Table Offset Register" name="SCB_VTOR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD08">
      <BitField description="Vector table base offset" name="TBLOFF" size="25" start="7" />
    </Register>
    <Register access="Read/Write" description="Application Interrupt and Reset Control Register" name="SCB_AIRCR" reset_mask="0xFFFFFFFF" reset_value="0xFA050000" size="4" start="+0xD0C">
      <BitField description="Writing 1 to this bit causes a local system reset" name="VECTRESET" size="1" start="0">
        <Enum description="No change" name="VECTRESET_0" start="0" />
        <Enum description="Causes a local system reset" name="VECTRESET_1" start="0x1" />
      </BitField>
      <BitField description="Writing 1 to this bit clears all active state information for fixed and configurable exceptions." name="VECTCLRACTIVE" size="1" start="1">
        <Enum description="No change" name="VECTCLRACTIVE_0" start="0" />
        <Enum description="Clears all active state information for fixed and configurable exceptions" name="VECTCLRACTIVE_1" start="0x1" />
      </BitField>
      <BitField description="System reset request" name="SYSRESETREQ" size="1" start="2">
        <Enum description="no system reset request" name="SYSRESETREQ_0" start="0" />
        <Enum description="asserts a signal to the outer system that requests a reset" name="SYSRESETREQ_1" start="0x1" />
      </BitField>
      <BitField description="Interrupt priority grouping field. This field determines the split of group priority from subpriority." name="PRIGROUP" size="3" start="8" />
      <BitField description="Data endianness" name="ENDIANNESS" size="1" start="15">
        <Enum description="Little-endian" name="ENDIANNESS_0" start="0" />
        <Enum description="Big-endian" name="ENDIANNESS_1" start="0x1" />
      </BitField>
      <BitField description="Register key" name="VECTKEY" size="16" start="16" />
    </Register>
    <Register access="Read/Write" description="System Control Register" name="SCB_SCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD10">
      <BitField description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" name="SLEEPONEXIT" size="1" start="1">
        <Enum description="o not sleep when returning to Thread mode" name="SLEEPONEXIT_0" start="0" />
        <Enum description="enter sleep, or deep sleep, on return from an ISR" name="SLEEPONEXIT_1" start="0x1" />
      </BitField>
      <BitField description="Controls whether the processor uses sleep or deep sleep as its low power mode" name="SLEEPDEEP" size="1" start="2">
        <Enum description="sleep" name="SLEEPDEEP_0" start="0" />
        <Enum description="deep sleep" name="SLEEPDEEP_1" start="0x1" />
      </BitField>
      <BitField description="Send Event on Pending bit" name="SEVONPEND" size="1" start="4">
        <Enum description="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" name="SEVONPEND_0" start="0" />
        <Enum description="enabled events and all interrupts, including disabled interrupts, can wakeup the processor" name="SEVONPEND_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Configuration and Control Register" name="SCB_CCR" reset_mask="0xFFFFFFFF" reset_value="0x40000" size="4" start="+0xD14">
      <BitField description="Indicates how the processor enters Thread mode" name="NONBASETHRDENA" size="1" start="0">
        <Enum description="processor can enter Thread mode only when no exception is active" name="NONBASETHRDENA_0" start="0" />
        <Enum description="processor can enter Thread mode from any level under the control of an EXC_RETURN value" name="NONBASETHRDENA_1" start="0x1" />
      </BitField>
      <BitField description="Enables unprivileged software access to the STIR" name="USERSETMPEND" size="1" start="1">
        <Enum description="disable" name="USERSETMPEND_0" start="0" />
        <Enum description="enable" name="USERSETMPEND_1" start="0x1" />
      </BitField>
      <BitField description="Enables unaligned access traps" name="UNALIGN_TRP" size="1" start="3">
        <Enum description="do not trap unaligned halfword and word accesses" name="UNALIGN_TRP_0" start="0" />
        <Enum description="trap unaligned halfword and word accesses" name="UNALIGN_TRP_1" start="0x1" />
      </BitField>
      <BitField description="Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0" name="DIV_0_TRP" size="1" start="4">
        <Enum description="do not trap divide by 0" name="DIV_0_TRP_0" start="0" />
        <Enum description="trap divide by 0" name="DIV_0_TRP_1" start="0x1" />
      </BitField>
      <BitField description="Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions." name="BFHFNMIGN" size="1" start="8">
        <Enum description="data bus faults caused by load and store instructions cause a lock-up" name="BFHFNMIGN_0" start="0" />
        <Enum description="handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions" name="BFHFNMIGN_1" start="0x1" />
      </BitField>
      <BitField description="Indicates stack alignment on exception entry" name="STKALIGN" size="1" start="9">
        <Enum description="4-byte aligned" name="STKALIGN_0" start="0" />
        <Enum description="8-byte aligned" name="STKALIGN_1" start="0x1" />
      </BitField>
      <BitField description="Enables L1 data cache." name="DC" size="1" start="16">
        <Enum description="L1 data cache disabled" name="DC_0" start="0" />
        <Enum description="L1 data cache enabled" name="DC_1" start="0x1" />
      </BitField>
      <BitField description="Enables L1 instruction cache." name="IC" size="1" start="17">
        <Enum description="L1 instruction cache disabled" name="IC_0" start="0" />
        <Enum description="L1 instruction cache enabled" name="IC_1" start="0x1" />
      </BitField>
      <BitField description="Always reads-as-one. It indicates branch prediction is enabled." name="BP" size="1" start="18" />
    </Register>
    <Register access="Read/Write" description="System Handler Priority Register 1" name="SCB_SHPR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD18">
      <BitField description="Priority of system handler 4, MemManage" name="PRI_4" size="8" start="0" />
      <BitField description="Priority of system handler 5, BusFault" name="PRI_5" size="8" start="8" />
      <BitField description="Priority of system handler 6, UsageFault" name="PRI_6" size="8" start="16" />
    </Register>
    <Register access="Read/Write" description="System Handler Priority Register 2" name="SCB_SHPR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD1C">
      <BitField description="Priority of system handler 11, SVCall" name="PRI_11" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="System Handler Priority Register 3" name="SCB_SHPR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD20">
      <BitField description="Priority of system handler 14, PendSV" name="PRI_14" size="8" start="16" />
      <BitField description="Priority of system handler 15, SysTick exception" name="PRI_15" size="8" start="24" />
    </Register>
    <Register access="Read/Write" description="System Handler Control and State Register" name="SCB_SHCSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD24">
      <BitField description="MemManage exception active bit" name="MEMFAULTACT" size="1" start="0">
        <Enum description="exception is not active" name="MEMFAULTACT_0" start="0" />
        <Enum description="exception is active" name="MEMFAULTACT_1" start="0x1" />
      </BitField>
      <BitField description="BusFault exception active bit" name="BUSFAULTACT" size="1" start="1">
        <Enum description="exception is not active" name="BUSFAULTACT_0" start="0" />
        <Enum description="exception is active" name="BUSFAULTACT_1" start="0x1" />
      </BitField>
      <BitField description="UsageFault exception active bit" name="USGFAULTACT" size="1" start="3">
        <Enum description="exception is not active" name="USGFAULTACT_0" start="0" />
        <Enum description="exception is active" name="USGFAULTACT_1" start="0x1" />
      </BitField>
      <BitField description="SVCall active bit" name="SVCALLACT" size="1" start="7">
        <Enum description="exception is not active" name="SVCALLACT_0" start="0" />
        <Enum description="exception is active" name="SVCALLACT_1" start="0x1" />
      </BitField>
      <BitField description="Debug monitor active bit" name="MONITORACT" size="1" start="8">
        <Enum description="exception is not active" name="MONITORACT_0" start="0" />
        <Enum description="exception is active" name="MONITORACT_1" start="0x1" />
      </BitField>
      <BitField description="PendSV exception active bit" name="PENDSVACT" size="1" start="10">
        <Enum description="exception is not active" name="PENDSVACT_0" start="0" />
        <Enum description="exception is active" name="PENDSVACT_1" start="0x1" />
      </BitField>
      <BitField description="SysTick exception active bit" name="SYSTICKACT" size="1" start="11">
        <Enum description="exception is not active" name="SYSTICKACT_0" start="0" />
        <Enum description="exception is active" name="SYSTICKACT_1" start="0x1" />
      </BitField>
      <BitField description="UsageFault exception pending bit" name="USGFAULTPENDED" size="1" start="12">
        <Enum description="exception is not pending" name="USGFAULTPENDED_0" start="0" />
        <Enum description="exception is pending" name="USGFAULTPENDED_1" start="0x1" />
      </BitField>
      <BitField description="MemManage exception pending bit" name="MEMFAULTPENDED" size="1" start="13">
        <Enum description="exception is not pending" name="MEMFAULTPENDED_0" start="0" />
        <Enum description="exception is pending" name="MEMFAULTPENDED_1" start="0x1" />
      </BitField>
      <BitField description="BusFault exception pending bit" name="BUSFAULTPENDED" size="1" start="14">
        <Enum description="exception is not pending" name="BUSFAULTPENDED_0" start="0" />
        <Enum description="exception is pending" name="BUSFAULTPENDED_1" start="0x1" />
      </BitField>
      <BitField description="SVCall pending bit" name="SVCALLPENDED" size="1" start="15">
        <Enum description="exception is not pending" name="SVCALLPENDED_0" start="0" />
        <Enum description="exception is pending" name="SVCALLPENDED_1" start="0x1" />
      </BitField>
      <BitField description="MemManage enable bit" name="MEMFAULTENA" size="1" start="16">
        <Enum description="disable the exception" name="MEMFAULTENA_0" start="0" />
        <Enum description="enable the exception" name="MEMFAULTENA_1" start="0x1" />
      </BitField>
      <BitField description="BusFault enable bit" name="BUSFAULTENA" size="1" start="17">
        <Enum description="disable the exception" name="BUSFAULTENA_0" start="0" />
        <Enum description="enable the exception" name="BUSFAULTENA_1" start="0x1" />
      </BitField>
      <BitField description="UsageFault enable bit" name="USGFAULTENA" size="1" start="18">
        <Enum description="disable the exception" name="USGFAULTENA_0" start="0" />
        <Enum description="enable the exception" name="USGFAULTENA_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Configurable Fault Status Register" name="SCB_CFSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD28">
      <BitField description="Instruction access violation flag" name="IACCVIOL" size="1" start="0">
        <Enum description="no instruction access violation fault" name="IACCVIOL_0" start="0" />
        <Enum description="the processor attempted an instruction fetch from a location that does not permit execution" name="IACCVIOL_1" start="0x1" />
      </BitField>
      <BitField description="Data access violation flag" name="DACCVIOL" size="1" start="1">
        <Enum description="no data access violation fault" name="DACCVIOL_0" start="0" />
        <Enum description="the processor attempted a load or store at a location that does not permit the operation" name="DACCVIOL_1" start="0x1" />
      </BitField>
      <BitField description="MemManage fault on unstacking for a return from exception" name="MUNSTKERR" size="1" start="3">
        <Enum description="no unstacking fault" name="MUNSTKERR_0" start="0" />
        <Enum description="unstack for an exception return has caused one or more access violations" name="MUNSTKERR_1" start="0x1" />
      </BitField>
      <BitField description="MemManage fault on stacking for exception entry" name="MSTKERR" size="1" start="4">
        <Enum description="no stacking fault" name="MSTKERR_0" start="0" />
        <Enum description="stacking for an exception entry has caused one or more access violations" name="MSTKERR_1" start="0x1" />
      </BitField>
      <BitField description="MemManage fault occurred during floating-point lazy state preservation" name="MLSPERR" size="1" start="5">
        <Enum description="No MemManage fault occurred during floating-point lazy state preservation" name="MLSPERR_0" start="0" />
        <Enum description="A MemManage fault occurred during floating-point lazy state preservation" name="MLSPERR_1" start="0x1" />
      </BitField>
      <BitField description="MemManage Fault Address Register (MMFAR) valid flag" name="MMARVALID" size="1" start="7">
        <Enum description="value in MMAR is not a valid fault address" name="MMARVALID_0" start="0" />
        <Enum description="MMAR holds a valid fault address" name="MMARVALID_1" start="0x1" />
      </BitField>
      <BitField description="Instruction bus error" name="IBUSERR" size="1" start="8">
        <Enum description="no instruction bus error" name="IBUSERR_0" start="0" />
        <Enum description="instruction bus error" name="IBUSERR_1" start="0x1" />
      </BitField>
      <BitField description="Precise data bus error" name="PRECISERR" size="1" start="9">
        <Enum description="no precise data bus error" name="PRECISERR_0" start="0" />
        <Enum description="a data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault" name="PRECISERR_1" start="0x1" />
      </BitField>
      <BitField description="Imprecise data bus error" name="IMPRECISERR" size="1" start="10">
        <Enum description="no imprecise data bus error" name="IMPRECISERR_0" start="0" />
        <Enum description="a data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error" name="IMPRECISERR_1" start="0x1" />
      </BitField>
      <BitField description="BusFault on unstacking for a return from exception" name="UNSTKERR" size="1" start="11">
        <Enum description="no unstacking fault" name="UNSTKERR_0" start="0" />
        <Enum description="unstack for an exception return has caused one or more BusFaults" name="UNSTKERR_1" start="0x1" />
      </BitField>
      <BitField description="BusFault on stacking for exception entry" name="STKERR" size="1" start="12">
        <Enum description="no stacking fault" name="STKERR_0" start="0" />
        <Enum description="stacking for an exception entry has caused one or more BusFaults" name="STKERR_1" start="0x1" />
      </BitField>
      <BitField description="Bus fault occurred during floating-point lazy state preservation" name="LSPERR" size="1" start="13">
        <Enum description="No bus fault occurred during floating-point lazy state preservation" name="LSPERR_0" start="0" />
        <Enum description="A bus fault occurred during floating-point lazy state preservation" name="LSPERR_1" start="0x1" />
      </BitField>
      <BitField description="BusFault Address Register (BFAR) valid flag" name="BFARVALID" size="1" start="15">
        <Enum description="value in BFAR is not a valid fault address" name="BFARVALID_0" start="0" />
        <Enum description="BFAR holds a valid fault address" name="BFARVALID_1" start="0x1" />
      </BitField>
      <BitField description="Undefined instruction UsageFault" name="UNDEFINSTR" size="1" start="16">
        <Enum description="no undefined instruction UsageFault" name="UNDEFINSTR_0" start="0" />
        <Enum description="the processor has attempted to execute an undefined instruction" name="UNDEFINSTR_1" start="0x1" />
      </BitField>
      <BitField description="Invalid state UsageFault" name="INVSTATE" size="1" start="17">
        <Enum description="no invalid state UsageFault" name="INVSTATE_0" start="0" />
        <Enum description="the processor has attempted to execute an instruction that makes illegal use of the EPSR" name="INVSTATE_1" start="0x1" />
      </BitField>
      <BitField description="Invalid PC load UsageFault, caused by an invalid PC load by EXC_RETURN" name="INVPC" size="1" start="18">
        <Enum description="no invalid PC load UsageFault" name="INVPC_0" start="0" />
        <Enum description="the processor has attempted an illegal load of EXC_RETURN to the PC" name="INVPC_1" start="0x1" />
      </BitField>
      <BitField description="No coprocessor UsageFault" name="NOCP" size="1" start="19">
        <Enum description="no UsageFault caused by attempting to access a coprocessor" name="NOCP_0" start="0" />
        <Enum description="the processor has attempted to access a coprocessor" name="NOCP_1" start="0x1" />
      </BitField>
      <BitField description="Unaligned access UsageFault" name="UNALIGNED" size="1" start="24">
        <Enum description="no unaligned access fault, or unaligned access trapping not enabled" name="UNALIGNED_0" start="0" />
        <Enum description="the processor has made an unaligned memory access" name="UNALIGNED_1" start="0x1" />
      </BitField>
      <BitField description="Divide by zero UsageFault" name="DIVBYZERO" size="1" start="25">
        <Enum description="no divide by zero fault, or divide by zero trapping not enabled" name="DIVBYZERO_0" start="0" />
        <Enum description="the processor has executed an SDIV or UDIV instruction with a divisor of 0" name="DIVBYZERO_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="HardFault Status register" name="SCB_HFSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD2C">
      <BitField description="Indicates a BusFault on a vector table read during exception processing." name="VECTTBL" size="1" start="1">
        <Enum description="no BusFault on vector table read" name="VECTTBL_0" start="0" />
        <Enum description="BusFault on vector table read" name="VECTTBL_1" start="0x1" />
      </BitField>
      <BitField description="Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handles, either because of priority or because it is disabled." name="FORCED" size="1" start="30">
        <Enum description="no forced HardFault" name="FORCED_0" start="0" />
        <Enum description="forced HardFault" name="FORCED_1" start="0x1" />
      </BitField>
      <BitField description="Reserved for Debug use. When writing to the register you must write 0 to this bit, otherwise behavior is Unpredictable." name="DEBUGEVT" size="1" start="31">
        <Enum description="No Debug event has occurred." name="DEBUGEVT_0" start="0" />
        <Enum description="Debug event has occurred. The Debug Fault Status Register has been updated." name="DEBUGEVT_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Debug Fault Status Register" name="SCB_DFSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD30">
      <BitField description="Indicates a debug event generated by either a C_HALT or C_STEP request, triggered by a write to the DHCSR or a step request triggered by setting DEMCR.MON_STEP to 1." name="HALTED" size="1" start="0">
        <Enum description="No active halt request debug event" name="HALTED_0" start="0" />
        <Enum description="Halt request debug event active" name="HALTED_1" start="0x1" />
      </BitField>
      <BitField description="Debug event generated by BKPT instruction execution or a breakpoint match in FPB" name="BKPT" size="1" start="1">
        <Enum description="No current breakpoint debug event" name="BKPT_0" start="0" />
        <Enum description="At least one current breakpoint debug event" name="BKPT_1" start="0x1" />
      </BitField>
      <BitField description="Debug event generated by the DWT" name="DWTTRAP" size="1" start="2">
        <Enum description="No current debug events generated by the DWT" name="DWTTRAP_0" start="0" />
        <Enum description="At least one current debug event generated by the DWT" name="DWTTRAP_1" start="0x1" />
      </BitField>
      <BitField description="Indicates triggering of a Vector catch" name="VCATCH" size="1" start="3">
        <Enum description="No Vector catch triggered" name="VCATCH_0" start="0" />
        <Enum description="Vector catch triggered" name="VCATCH_1" start="0x1" />
      </BitField>
      <BitField description="Debug event generated because of the assertion of an external debug request" name="EXTERNAL" size="1" start="4">
        <Enum description="No external debug request debug event" name="EXTERNAL_0" start="0" />
        <Enum description="External debug request debug event" name="EXTERNAL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="MemManage Fault Address Register" name="SCB_MMFAR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD34">
      <BitField description="Address of MemManage fault location" name="ADDRESS" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="BusFault Address Register" name="SCB_BFAR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD38">
      <BitField description="Address of the BusFault location" name="ADDRESS" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Processor Feature Register 0" name="SCB_ID_PFR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD40">
      <BitField description="ARM instruction set support" name="STATE0" size="4" start="0">
        <Enum description="ARMv7-M unused" name="STATE0_0" start="0" />
        <Enum description="ARMv7-M unused" name="STATE0_1" start="0x1" />
        <Enum description="ARMv7-M unused" name="STATE0_2" start="0x2" />
        <Enum description="Support for Thumb encoding including Thumb-2 technology, with all basic 16-bit and 32-bit instructions." name="STATE0_3" start="0x3" />
      </BitField>
      <BitField description="Thumb instruction set support" name="STATE1" size="4" start="4">
        <Enum description="The processor does not support the ARM instruction set." name="STATE1_0" start="0" />
        <Enum description="ARMv7-M unused" name="STATE1_1" start="0x1" />
      </BitField>
      <BitField description="ARMv7-M unused" name="STATE2" size="4" start="8" />
      <BitField description="ARMv7-M unused" name="STATE3" size="4" start="12" />
    </Register>
    <Register access="ReadOnly" description="Processor Feature Register 1" name="SCB_ID_PFR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD44">
      <BitField description="M profile programmers' model" name="PROGMODEL" size="4" start="8">
        <Enum description="ARMv7-M unused" name="PROGMODEL_0" start="0" />
        <Enum description="Two-stack programmers' model supported" name="PROGMODEL_2" start="0x2" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Debug Feature Register" name="SCB_ID_DFR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD48">
      <BitField description="Support for memory-mapped debug model for M profile processors" name="DEBUGMODEL" size="4" start="20">
        <Enum description="Not supported" name="DEBUGMODEL_0" start="0" />
        <Enum description="Support for M profile Debug architecture, with memory-mapped access." name="DEBUGMODEL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Auxiliary Feature Register" name="SCB_ID_AFR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD4C">
      <BitField description="Gives information about the IMPLEMENTATION DEFINED features of a processor implementation." name="IMPLEMENTATION_DEFINED0" size="4" start="0" />
      <BitField description="Gives information about the IMPLEMENTATION DEFINED features of a processor implementation." name="IMPLEMENTATION_DEFINED1" size="4" start="4" />
      <BitField description="Gives information about the IMPLEMENTATION DEFINED features of a processor implementation." name="IMPLEMENTATION_DEFINED2" size="4" start="8" />
      <BitField description="Gives information about the IMPLEMENTATION DEFINED features of a processor implementation." name="IMPLEMENTATION_DEFINED3" size="4" start="12" />
    </Register>
    <Register access="ReadOnly" description="Memory Model Feature Register 0" name="SCB_ID_MMFR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD50">
      <BitField description="Indicates support for a PMSA" name="PMSASUPPORT" size="4" start="4">
        <Enum description="Not supported" name="PMSASUPPORT_0" start="0" />
        <Enum description="ARMv7-M unused" name="PMSASUPPORT_1" start="0x1" />
        <Enum description="ARMv7-M unused" name="PMSASUPPORT_2" start="0x2" />
        <Enum description="PMSAv7, providing support for a base region and subregions." name="PMSASUPPORT_3" start="0x3" />
      </BitField>
      <BitField description="Indicates the outermost shareability domain implemented" name="OUTERMOST_SHAREABILITY" size="4" start="8">
        <Enum description="Implemented as Non-cacheable" name="OUTERMOST_SHAREABILITY_0" start="0" />
        <Enum description="ARMv7-M unused" name="OUTERMOST_SHAREABILITY_1" start="0x1" />
        <Enum description="ARMv7-M unused" name="OUTERMOST_SHAREABILITY_2" start="0x2" />
        <Enum description="ARMv7-M unused" name="OUTERMOST_SHAREABILITY_3" start="0x3" />
        <Enum description="ARMv7-M unused" name="OUTERMOST_SHAREABILITY_4" start="0x4" />
        <Enum description="ARMv7-M unused" name="OUTERMOST_SHAREABILITY_5" start="0x5" />
        <Enum description="ARMv7-M unused" name="OUTERMOST_SHAREABILITY_6" start="0x6" />
        <Enum description="ARMv7-M unused" name="OUTERMOST_SHAREABILITY_7" start="0x7" />
        <Enum description="ARMv7-M unused" name="OUTERMOST_SHAREABILITY_8" start="0x8" />
        <Enum description="ARMv7-M unused" name="OUTERMOST_SHAREABILITY_9" start="0x9" />
        <Enum description="ARMv7-M unused" name="OUTERMOST_SHAREABILITY_10" start="0xA" />
        <Enum description="ARMv7-M unused" name="OUTERMOST_SHAREABILITY_11" start="0xB" />
        <Enum description="ARMv7-M unused" name="OUTERMOST_SHAREABILITY_12" start="0xC" />
        <Enum description="ARMv7-M unused" name="OUTERMOST_SHAREABILITY_13" start="0xD" />
        <Enum description="ARMv7-M unused" name="OUTERMOST_SHAREABILITY_14" start="0xE" />
        <Enum description="Shareability ignored." name="OUTERMOST_SHAREABILITY_15" start="0xF" />
      </BitField>
      <BitField description="Indicates the number of shareability levels implemented" name="SHAREABILITY_LEVELS" size="4" start="12">
        <Enum description="One level of shareability implemented" name="SHAREABILITY_LEVELS_0" start="0" />
        <Enum description="ARMv7-M unused" name="SHAREABILITY_LEVELS_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the support for Tightly Coupled Memory" name="TCM_SUPPORT" size="4" start="16">
        <Enum description="No tightly coupled memories implemented." name="TCM_SUPPORT_0" start="0" />
        <Enum description="Tightly coupled memories implemented with IMPLEMENTATION DEFINED control." name="TCM_SUPPORT_1" start="0x1" />
        <Enum description="ARMv7-M unused" name="TCM_SUPPORT_2" start="0x2" />
      </BitField>
      <BitField description="Indicates the support for Auxiliary registers" name="AUXILIARY_REGISTERS" size="4" start="20">
        <Enum description="Not supported" name="AUXILIARY_REGISTERS_0" start="0" />
        <Enum description="Support for Auxiliary Control Register only." name="AUXILIARY_REGISTERS_1" start="0x1" />
        <Enum description="ARMv7-M unused" name="AUXILIARY_REGISTERS_2" start="0x2" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Memory Model Feature Register 1" name="SCB_ID_MMFR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD54">
      <BitField description="Gives information about the implemented memory model and memory management support." name="ID_MMFR1" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Memory Model Feature Register 2" name="SCB_ID_MMFR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD58">
      <BitField description="Indicates the support for Wait For Interrupt (WFI) stalling" name="WFI_STALL" size="4" start="24">
        <Enum description="Not supported" name="WFI_STALL_0" start="0" />
        <Enum description="Support for WFI stalling" name="WFI_STALL_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Memory Model Feature Register 3" name="SCB_ID_MMFR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD5C">
      <BitField description="Gives information about the implemented memory model and memory management support." name="ID_MMFR3" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Instruction Set Attributes Register 0" name="SCB_ID_ISAR0" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD60">
      <BitField description="Indicates the supported Bit Counting instructions" name="BITCOUNT_INSTRS" size="4" start="4">
        <Enum description="None supported, ARMv7-M unused" name="BITCOUNT_INSTRS_0" start="0" />
        <Enum description="Adds support for the CLZ instruction" name="BITCOUNT_INSTRS_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the supported BitField instructions" name="BITFIELD_INSTRS" size="4" start="8">
        <Enum description="None supported, ARMv7-M unused" name="BITFIELD_INSTRS_0" start="0" />
        <Enum description="Adds support for the BFC, BFI, SBFX, and UBFX instructions" name="BITFIELD_INSTRS_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the supported combined Compare and Branch instructions" name="CMPBRANCH_INSTRS" size="4" start="12">
        <Enum description="None supported, ARMv7-M unused" name="CMPBRANCH_INSTRS_0" start="0" />
        <Enum description="Adds support for the CBNZ and CBZ instructions" name="CMPBRANCH_INSTRS_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the supported Coprocessor instructions" name="COPROC_INSTRS" size="4" start="16">
        <Enum description="None supported, except for separately attributed architectures, for example the Floating-point extension" name="COPROC_INSTRS_0" start="0" />
        <Enum description="Adds support for generic CDP, LDC, MCR, MRC, and STC instructions" name="COPROC_INSTRS_1" start="0x1" />
        <Enum description="As for 1, and adds support for generic CDP2, LDC2, MCR2, MRC2, and STC2 instructions" name="COPROC_INSTRS_2" start="0x2" />
        <Enum description="As for 2, and adds support for generic MCRR and MRRC instructions" name="COPROC_INSTRS_3" start="0x3" />
        <Enum description="As for 3, and adds support for generic MCRR2 and MRRC2 instructions" name="COPROC_INSTRS_4" start="0x4" />
      </BitField>
      <BitField description="Indicates the supported Debug instructions" name="DEBUG_INSTRS" size="4" start="20">
        <Enum description="None supported, ARMv7-M unused" name="DEBUG_INSTRS_0" start="0" />
        <Enum description="Adds support for the BKPT instruction" name="DEBUG_INSTRS_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the supported Divide instructions" name="DIVIDE_INSTRS" size="4" start="24">
        <Enum description="None supported, ARMv7-M unused" name="DIVIDE_INSTRS_0" start="0" />
        <Enum description="Adds support for the SDIV and UDIV instructions" name="DIVIDE_INSTRS_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Instruction Set Attributes Register 1" name="SCB_ID_ISAR1" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD64">
      <BitField description="Indicates the supported Extend instructions" name="EXTEND_INSTRS" size="4" start="12">
        <Enum description="None supported, ARMv7-M unused" name="EXTEND_INSTRS_0" start="0" />
        <Enum description="Adds support for the SXTB, SXTH, UXTB, and UXTH instructions" name="EXTEND_INSTRS_1" start="0x1" />
        <Enum description="As for 1, and adds support for the SXTAB, SXTAB16, SXTAH, SXTB16, UXTAB, UXTAB16, UXTAH, and UXTB16 instructions" name="EXTEND_INSTRS_2" start="0x2" />
      </BitField>
      <BitField description="Indicates the supported IfThen instructions" name="IFTHEN_INSTRS" size="4" start="16">
        <Enum description="None supported, ARMv7-M unused" name="IFTHEN_INSTRS_0" start="0" />
        <Enum description="Adds support for the IT instructions, and for the IT bits in the PSRs" name="IFTHEN_INSTRS_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the support for data-processing instructions with long immediate" name="IMMEDIATE_INSTRS" size="4" start="20">
        <Enum description="None supported, ARMv7-M unused" name="IMMEDIATE_INSTRS_0" start="0" />
        <Enum description="Adds support for the ADDW, MOVW, MOVT, and SUBW instructions" name="IMMEDIATE_INSTRS_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the supported Interworking instructions" name="INTERWORK_INSTRS" size="4" start="24">
        <Enum description="None supported, ARMv7-M unused" name="INTERWORK_INSTRS_0" start="0" />
        <Enum description="Adds support for the BX instruction, and the T bit in the PSR" name="INTERWORK_INSTRS_1" start="0x1" />
        <Enum description="As for 1, and adds support for the BLX instruction, and PC loads have BX-like behavior" name="INTERWORK_INSTRS_2" start="0x2" />
        <Enum description="ARMv7-M unused" name="INTERWORK_INSTRS_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Instruction Set Attributes Register 2" name="SCB_ID_ISAR2" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD68">
      <BitField description="Indicates the supported additional load and store instructions" name="LOADSTORE_INSTRS" size="4" start="0">
        <Enum description="None supported, ARMv7-M unused" name="LOADSTORE_INSTRS_0" start="0" />
        <Enum description="Adds support for the LDRD and STRD instructions" name="LOADSTORE_INSTRS_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the supported Memory Hint instructions" name="MEMHINT_INSTRS" size="4" start="4">
        <Enum description="None supported, ARMv7-M unused." name="MEMHINT_INSTRS_0" start="0" />
        <Enum description="Adds support for the PLD instruction, ARMv7-M unused." name="MEMHINT_INSTRS_1" start="0x1" />
        <Enum description="As for 1, ARMv7-M unused." name="MEMHINT_INSTRS_2" start="0x2" />
        <Enum description="As for 1 or 2, and adds support for the PLI instruction." name="MEMHINT_INSTRS_3" start="0x3" />
      </BitField>
      <BitField description="Indicates the support for multi-access interruptible instructions" name="MULTIACCESSINT_INSTRS" size="4" start="8">
        <Enum description="None supported. This means the LDM and STM instructions are not interruptible. ARMv7-M unused." name="MULTIACCESSINT_INSTRS_0" start="0" />
        <Enum description="LDM and STM instructions are restartable." name="MULTIACCESSINT_INSTRS_1" start="0x1" />
        <Enum description="LDM and STM instructions are continuable." name="MULTIACCESSINT_INSTRS_2" start="0x2" />
      </BitField>
      <BitField description="Indicates the supported additional Multiply instructions" name="MULT_INSTRS" size="4" start="12">
        <Enum description="None supported. This means only MUL is supported. ARMv7-M unused." name="MULT_INSTRS_0" start="0" />
        <Enum description="Adds support for the MLA instruction, ARMv7-M unused." name="MULT_INSTRS_1" start="0x1" />
        <Enum description="As for 1, and adds support for the MLS instruction." name="MULT_INSTRS_2" start="0x2" />
      </BitField>
      <BitField description="Indicates the supported advanced signed Multiply instructions" name="MULTS_INSTRS" size="4" start="16">
        <Enum description="None supported, ARMv7-M unused" name="MULTS_INSTRS_0" start="0" />
        <Enum description="Adds support for the SMULL and SMLAL instructions" name="MULTS_INSTRS_1" start="0x1" />
        <Enum description="As for 1, and adds support for the SMLABB, SMLABT, SMLALBB, SMLALBT, SMLALTB, SMLALTT, SMLATB, SMLATT, SMLAWB, SMLAWT, SMULBB, SMULBT, SMULTB, SMULTT, SMULWB, and SMULWT instructions." name="MULTS_INSTRS_2" start="0x2" />
        <Enum description="As for 2, and adds support for the SMLAD, SMLADX, SMLALD, SMLALDX, SMLSD, SMLSDX, SMLSLD, SMLSLDX, SMMLA, SMMLAR, SMMLS, SMMLSR, SMMUL, SMMULR, SMUAD, SMUADX, SMUSD, and SMUSDX instructions." name="MULTS_INSTRS_3" start="0x3" />
      </BitField>
      <BitField description="Indicates the supported advanced unsigned Multiply instructions" name="MULTU_INSTRS" size="4" start="20">
        <Enum description="None supported, ARMv7-M unused" name="MULTU_INSTRS_0" start="0" />
        <Enum description="Adds support for the UMULL and UMLAL instructions." name="MULTU_INSTRS_1" start="0x1" />
        <Enum description="As for 1, and adds support for the UMAAL instruction." name="MULTU_INSTRS_2" start="0x2" />
      </BitField>
      <BitField description="Indicates the supported Reversal instructions" name="REVERSAL_INSTRS" size="4" start="28">
        <Enum description="None supported, ARMv7-M unused" name="REVERSAL_INSTRS_0" start="0" />
        <Enum description="Adds support for the REV, REV16, and REVSH instructions, ARMv7-M unused." name="REVERSAL_INSTRS_1" start="0x1" />
        <Enum description="As for 1, and adds support for the RBIT instruction." name="REVERSAL_INSTRS_2" start="0x2" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Instruction Set Attributes Register 3" name="SCB_ID_ISAR3" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD6C">
      <BitField description="Indicates the supported Saturate instructions" name="SATURATE_INSTRS" size="4" start="0">
        <Enum description="None supported" name="SATURATE_INSTRS_0" start="0" />
        <Enum description="Adds support for the QADD, QDADD, QDSUB, and QSUB instructions, and for the Q bit in the PSRs." name="SATURATE_INSTRS_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the supported SIMD instructions" name="SIMD_INSTRS" size="4" start="4">
        <Enum description="None supported, ARMv7-M unused." name="SIMD_INSTRS_0" start="0" />
        <Enum description="Adds support for the SSAT and USAT instructions, and for the Q bit in the PSRs." name="SIMD_INSTRS_1" start="0x1" />
        <Enum description="As for 1, and adds support for the PKHBT, PKHTB, QADD16, QADD8, QASX, QSUB16, QSUB8, QSAX, SADD16, SADD8, SASX, SEL, SHADD16, SHADD8, SHASX, SHSUB16, SHSUB8, SHSAX, SSAT16, SSUB16, SSUB8, SSAX, SXTAB16, SXTB16, UADD16, UADD8, UASX, UHADD16, UHADD8, UHASX, UHSUB16, UHSUB8, UHSAX, UQADD16, UQADD8, UQASX, UQSUB16, UQSUB8, UQSAX, USAD8, USADA8, USAT16, USUB16, USUB8, USAX, UXTAB16, and UXTB16 instructions. Also adds support for the GE[3:0] bits in the PSRs." name="SIMD_INSTRS_3" start="0x3" />
      </BitField>
      <BitField description="Indicates the supported SVC instructions" name="SVC_INSTRS" size="4" start="8">
        <Enum description="None supported, ARMv7-M unused." name="SVC_INSTRS_0" start="0" />
        <Enum description="Adds support for the SVC instruction." name="SVC_INSTRS_1" start="0x1" />
      </BitField>
      <BitField description="Together with the ID_ISAR4[SYNCHPRIM_INSTRS_FRAC] indicates the supported Synchronization Primitives" name="SYNCHPRIM_INSTRS" size="4" start="12" />
      <BitField description="Indicates the supported Table Branch instructions" name="TABBRANCH_INSTRS" size="4" start="16">
        <Enum description="None supported, ARMv7-M unused." name="TABBRANCH_INSTRS_0" start="0" />
        <Enum description="Adds support for the TBB and TBH instructions." name="TABBRANCH_INSTRS_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the supported non flag-setting MOV instructions" name="THUMBCOPY_INSTRS" size="4" start="20">
        <Enum description="None supported, ARMv7-M unused." name="THUMBCOPY_INSTRS_0" start="0" />
        <Enum description="Adds support for encoding T1 of the MOV (register) instruction copying from a low register to a low register." name="THUMBCOPY_INSTRS_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the supported non flag-setting MOV instructions" name="TRUENOP_INSTRS" size="4" start="24">
        <Enum description="None supported, ARMv7-M unused." name="TRUENOP_INSTRS_0" start="0" />
        <Enum description="Adds support for encoding T1 of the MOV (register) instruction copying from a low register to a low register." name="TRUENOP_INSTRS_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Instruction Set Attributes Register 4" name="SCB_ID_ISAR4" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD70">
      <BitField description="Indicates the supported unprivileged instructions. These are the instruction variants indicated by a T suffix." name="UNPRIV_INSTRS" size="4" start="0">
        <Enum description="None supported, ARMv7-M unused." name="UNPRIV_INSTRS_0" start="0" />
        <Enum description="Adds support for the LDRBT, LDRT, STRBT, and STRT instructions." name="UNPRIV_INSTRS_1" start="0x1" />
        <Enum description="As for 1, and adds support for the LDRHT, LDRSBT, LDRSHT, and STRHT instructions." name="UNPRIV_INSTRS_2" start="0x2" />
      </BitField>
      <BitField description="Indicates the support for instructions with shifts" name="WITHSHIFTS_INSTRS" size="4" start="4">
        <Enum description="Nonzero shifts supported only in MOV and shift instructions." name="WITHSHIFTS_INSTRS_0" start="0" />
        <Enum description="Adds support for shifts of loads and stores over the range LSL 0-3." name="WITHSHIFTS_INSTRS_1" start="0x1" />
        <Enum description="As for 1, and adds support for other constant shift options, on loads, stores, and other instructions." name="WITHSHIFTS_INSTRS_3" start="0x3" />
        <Enum description="ARMv7-M unused." name="WITHSHIFTS_INSTRS_4" start="0x4" />
      </BitField>
      <BitField description="Indicates the support for Writeback addressing modes" name="WRITEBACK_INSTRS" size="4" start="8">
        <Enum description="Basic support. Only the LDM, STM, PUSH, and POP instructions support writeback addressing modes. ARMv7-M unused." name="WRITEBACK_INSTRS_0" start="0" />
        <Enum description="Adds support for all of the writeback addressing modes defined in the ARMv7-M architecture." name="WRITEBACK_INSTRS_1" start="0x1" />
      </BitField>
      <BitField description="Indicates the supported Barrier instructions" name="BARRIER_INSTRS" size="4" start="16">
        <Enum description="None supported, ARMv7-M unused." name="BARRIER_INSTRS_0" start="0" />
        <Enum description="Adds support for the DMB, DSB, and ISB barrier instructions." name="BARRIER_INSTRS_1" start="0x1" />
      </BitField>
      <BitField description="Together with the ID_ISAR3[SYNCHPRIM_INSTRS] indicates the supported Synchronization Primitives" name="SYNCHPRIM_INSTRS_FRAC" size="4" start="20" />
      <BitField description="Indicates the supported M profile instructions to modify the PSRs" name="PSR_M_INSTRS" size="4" start="24">
        <Enum description="None supported, ARMv7-M unused." name="PSR_M_INSTRS_0" start="0" />
        <Enum description="Adds support for the M-profile forms of the CPS, MRS, and MSR instructions, to access the PSRs." name="PSR_M_INSTRS_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Cache Level ID register" name="SCB_CLIDR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD78">
      <BitField description="Indicate the type of cache implemented at level 1." name="CL1" size="3" start="0">
        <Enum description="No cache" name="CL1_0" start="0" />
        <Enum description="Instruction cache only" name="CL1_1" start="0x1" />
        <Enum description="Data cache only" name="CL1_2" start="0x2" />
        <Enum description="Separate instruction and data caches" name="CL1_3" start="0x3" />
        <Enum description="Unified cache" name="CL1_4" start="0x4" />
      </BitField>
      <BitField description="Indicate the type of cache implemented at level 2." name="CL2" size="3" start="3">
        <Enum description="No cache" name="CL2_0" start="0" />
        <Enum description="Instruction cache only" name="CL2_1" start="0x1" />
        <Enum description="Data cache only" name="CL2_2" start="0x2" />
        <Enum description="Separate instruction and data caches" name="CL2_3" start="0x3" />
        <Enum description="Unified cache" name="CL2_4" start="0x4" />
      </BitField>
      <BitField description="Indicate the type of cache implemented at level 3." name="CL3" size="3" start="6">
        <Enum description="No cache" name="CL3_0" start="0" />
        <Enum description="Instruction cache only" name="CL3_1" start="0x1" />
        <Enum description="Data cache only" name="CL3_2" start="0x2" />
        <Enum description="Separate instruction and data caches" name="CL3_3" start="0x3" />
        <Enum description="Unified cache" name="CL3_4" start="0x4" />
      </BitField>
      <BitField description="Indicate the type of cache implemented at level 4." name="CL4" size="3" start="9">
        <Enum description="No cache" name="CL4_0" start="0" />
        <Enum description="Instruction cache only" name="CL4_1" start="0x1" />
        <Enum description="Data cache only" name="CL4_2" start="0x2" />
        <Enum description="Separate instruction and data caches" name="CL4_3" start="0x3" />
        <Enum description="Unified cache" name="CL4_4" start="0x4" />
      </BitField>
      <BitField description="Indicate the type of cache implemented at level 5." name="CL5" size="3" start="12">
        <Enum description="No cache" name="CL5_0" start="0" />
        <Enum description="Instruction cache only" name="CL5_1" start="0x1" />
        <Enum description="Data cache only" name="CL5_2" start="0x2" />
        <Enum description="Separate instruction and data caches" name="CL5_3" start="0x3" />
        <Enum description="Unified cache" name="CL5_4" start="0x4" />
      </BitField>
      <BitField description="Indicate the type of cache implemented at level 6." name="CL6" size="3" start="15">
        <Enum description="No cache" name="CL6_0" start="0" />
        <Enum description="Instruction cache only" name="CL6_1" start="0x1" />
        <Enum description="Data cache only" name="CL6_2" start="0x2" />
        <Enum description="Separate instruction and data caches" name="CL6_3" start="0x3" />
        <Enum description="Unified cache" name="CL6_4" start="0x4" />
      </BitField>
      <BitField description="Indicate the type of cache implemented at level 7." name="CL7" size="3" start="18">
        <Enum description="No cache" name="CL7_0" start="0" />
        <Enum description="Instruction cache only" name="CL7_1" start="0x1" />
        <Enum description="Data cache only" name="CL7_2" start="0x2" />
        <Enum description="Separate instruction and data caches" name="CL7_3" start="0x3" />
        <Enum description="Unified cache" name="CL7_4" start="0x4" />
      </BitField>
      <BitField description="Level of Unification Inner Shareable for the cache hierarchy. This field is RAZ." name="LOUIS" size="3" start="21">
        <Enum description="0" name="LOUIS_0" start="0" />
        <Enum description="1" name="LOUIS_1" start="0x1" />
        <Enum description="2" name="LOUIS_2" start="0x2" />
        <Enum description="3" name="LOUIS_3" start="0x3" />
        <Enum description="4" name="LOUIS_4" start="0x4" />
        <Enum description="5" name="LOUIS_5" start="0x5" />
        <Enum description="6" name="LOUIS_6" start="0x6" />
        <Enum description="7" name="LOUIS_7" start="0x7" />
      </BitField>
      <BitField description="Level of Coherency for the cache hierarchy" name="LOC" size="3" start="24">
        <Enum description="0" name="LOC_0" start="0" />
        <Enum description="1" name="LOC_1" start="0x1" />
        <Enum description="2" name="LOC_2" start="0x2" />
        <Enum description="3" name="LOC_3" start="0x3" />
        <Enum description="4" name="LOC_4" start="0x4" />
        <Enum description="5" name="LOC_5" start="0x5" />
        <Enum description="6" name="LOC_6" start="0x6" />
        <Enum description="7" name="LOC_7" start="0x7" />
      </BitField>
      <BitField description="Level of Unification for the cache hierarchy" name="LOU" size="3" start="27">
        <Enum description="0" name="LOU_0" start="0" />
        <Enum description="1" name="LOU_1" start="0x1" />
        <Enum description="2" name="LOU_2" start="0x2" />
        <Enum description="3" name="LOU_3" start="0x3" />
        <Enum description="4" name="LOU_4" start="0x4" />
        <Enum description="5" name="LOU_5" start="0x5" />
        <Enum description="6" name="LOU_6" start="0x6" />
        <Enum description="7" name="LOU_7" start="0x7" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Cache Type register" name="SCB_CTR" reset_mask="0xFFFFFFFF" reset_value="0x8000C000" size="4" start="+0xD7C">
      <BitField description="Log2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the processor." name="IMINLINE" size="4" start="0" />
      <BitField description="Log2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the processor." name="DMINLINE" size="4" start="16" />
      <BitField description="Exclusives Reservation Granule. The maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions, encoded as Log2 of the number of words." name="ERG" size="4" start="20" />
      <BitField description="Cache Write-back Granule. The maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified, encoded as Log2 of the number of words." name="CWG" size="4" start="24" />
      <BitField description="Indicates the implemented CTR format." name="FORMAT" size="3" start="29">
        <Enum description="ARMv7 format." name="FORMAT_4" start="0x4" />
      </BitField>
    </Register>
    <Register access="ReadOnly" description="Cache Size ID Register" name="SCB_CCSIDR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD80">
      <BitField description="(Log2(Number of words in cache line)) - 2." name="LINESIZE" size="3" start="0">
        <Enum description="The line length of 4 words." name="LINESIZE_0" start="0" />
        <Enum description="The line length of 8 words." name="LINESIZE_1" start="0x1" />
        <Enum description="The line length of 16 words." name="LINESIZE_2" start="0x2" />
        <Enum description="The line length of 32 words." name="LINESIZE_3" start="0x3" />
        <Enum description="The line length of 64 words." name="LINESIZE_4" start="0x4" />
        <Enum description="The line length of 128 words." name="LINESIZE_5" start="0x5" />
        <Enum description="The line length of 256 words." name="LINESIZE_6" start="0x6" />
        <Enum description="The line length of 512 words." name="LINESIZE_7" start="0x7" />
      </BitField>
      <BitField description="(Associativity of cache) - 1, therefore a value of 0 indicates an associativity of 1. The associativity does not have to be a power of 2." name="ASSOCIATIVITY" size="10" start="3" />
      <BitField description="(Number of sets in cache) - 1, therefore a value of 0 indicates 1 set in the cache. The number of sets does not have to be a power of 2." name="NUMSETS" size="15" start="13" />
      <BitField description="Indicates whether the cache level supports write-allocation" name="WA" size="1" start="28">
        <Enum description="Feature not supported" name="WA_0" start="0" />
        <Enum description="Feature supported" name="WA_1" start="0x1" />
      </BitField>
      <BitField description="Indicates whether the cache level supports read-allocation" name="RA" size="1" start="29">
        <Enum description="Feature not supported" name="RA_0" start="0" />
        <Enum description="Feature supported" name="RA_1" start="0x1" />
      </BitField>
      <BitField description="Indicates whether the cache level supports write-back" name="WB" size="1" start="30">
        <Enum description="Feature not supported" name="WB_0" start="0" />
        <Enum description="Feature supported" name="WB_1" start="0x1" />
      </BitField>
      <BitField description="Indicates whether the cache level supports write-through" name="WT" size="1" start="31">
        <Enum description="Feature not supported" name="WT_0" start="0" />
        <Enum description="Feature supported" name="WT_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Cache Size Selection Register" name="SCB_CSSELR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD84">
      <BitField description="Instruction not data bit" name="IND" size="1" start="0">
        <Enum description="Data or unified cache." name="IND_0" start="0" />
        <Enum description="Instruction cache." name="IND_1" start="0x1" />
      </BitField>
      <BitField description="Cache level of required cache" name="LEVEL" size="3" start="1">
        <Enum description="Level 1 cache." name="LEVEL_0" start="0" />
        <Enum description="Level 2 cache." name="LEVEL_1" start="0x1" />
        <Enum description="Level 3 cache." name="LEVEL_2" start="0x2" />
        <Enum description="Level 4 cache." name="LEVEL_3" start="0x3" />
        <Enum description="Level 5 cache." name="LEVEL_4" start="0x4" />
        <Enum description="Level 6 cache." name="LEVEL_5" start="0x5" />
        <Enum description="Level 7 cache." name="LEVEL_6" start="0x6" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Coprocessor Access Control Register" name="SCB_CPACR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xD88">
      <BitField description="Access privileges for coprocessor 0." name="CP0" size="2" start="0">
        <Enum description="Access denied. Any attempted access generates a NOCP UsageFault." name="CP0_0" start="0" />
        <Enum description="Privileged access only. An unprivileged access generates a NOCP UsageFault." name="CP0_1" start="0x1" />
        <Enum description="Full access." name="CP0_3" start="0x3" />
      </BitField>
      <BitField description="Access privileges for coprocessor 1." name="CP1" size="2" start="2">
        <Enum description="Access denied. Any attempted access generates a NOCP UsageFault." name="CP1_0" start="0" />
        <Enum description="Privileged access only. An unprivileged access generates a NOCP UsageFault." name="CP1_1" start="0x1" />
        <Enum description="Full access." name="CP1_3" start="0x3" />
      </BitField>
      <BitField description="Access privileges for coprocessor 2." name="CP2" size="2" start="4">
        <Enum description="Access denied. Any attempted access generates a NOCP UsageFault." name="CP2_0" start="0" />
        <Enum description="Privileged access only. An unprivileged access generates a NOCP UsageFault." name="CP2_1" start="0x1" />
        <Enum description="Full access." name="CP2_3" start="0x3" />
      </BitField>
      <BitField description="Access privileges for coprocessor 3." name="CP3" size="2" start="6">
        <Enum description="Access denied. Any attempted access generates a NOCP UsageFault." name="CP3_0" start="0" />
        <Enum description="Privileged access only. An unprivileged access generates a NOCP UsageFault." name="CP3_1" start="0x1" />
        <Enum description="Full access." name="CP3_3" start="0x3" />
      </BitField>
      <BitField description="Access privileges for coprocessor 4." name="CP4" size="2" start="8">
        <Enum description="Access denied. Any attempted access generates a NOCP UsageFault." name="CP4_0" start="0" />
        <Enum description="Privileged access only. An unprivileged access generates a NOCP UsageFault." name="CP4_1" start="0x1" />
        <Enum description="Full access." name="CP4_3" start="0x3" />
      </BitField>
      <BitField description="Access privileges for coprocessor 5." name="CP5" size="2" start="10">
        <Enum description="Access denied. Any attempted access generates a NOCP UsageFault." name="CP5_0" start="0" />
        <Enum description="Privileged access only. An unprivileged access generates a NOCP UsageFault." name="CP5_1" start="0x1" />
        <Enum description="Full access." name="CP5_3" start="0x3" />
      </BitField>
      <BitField description="Access privileges for coprocessor 6." name="CP6" size="2" start="12">
        <Enum description="Access denied. Any attempted access generates a NOCP UsageFault." name="CP6_0" start="0" />
        <Enum description="Privileged access only. An unprivileged access generates a NOCP UsageFault." name="CP6_1" start="0x1" />
        <Enum description="Full access." name="CP6_3" start="0x3" />
      </BitField>
      <BitField description="Access privileges for coprocessor 7." name="CP7" size="2" start="14">
        <Enum description="Access denied. Any attempted access generates a NOCP UsageFault." name="CP7_0" start="0" />
        <Enum description="Privileged access only. An unprivileged access generates a NOCP UsageFault." name="CP7_1" start="0x1" />
        <Enum description="Full access." name="CP7_3" start="0x3" />
      </BitField>
      <BitField description="Access privileges for coprocessor 10." name="CP10" size="2" start="20">
        <Enum description="Access denied. Any attempted access generates a NOCP UsageFault." name="CP10_0" start="0" />
        <Enum description="Privileged access only. An unprivileged access generates a NOCP UsageFault." name="CP10_1" start="0x1" />
        <Enum description="Full access." name="CP10_3" start="0x3" />
      </BitField>
      <BitField description="Access privileges for coprocessor 11." name="CP11" size="2" start="22">
        <Enum description="Access denied. Any attempted access generates a NOCP UsageFault." name="CP11_0" start="0" />
        <Enum description="Privileged access only. An unprivileged access generates a NOCP UsageFault." name="CP11_1" start="0x1" />
        <Enum description="Full access." name="CP11_3" start="0x3" />
      </BitField>
    </Register>
    <Register access="WriteOnly" description="Instruction cache invalidate all to Point of Unification (PoU)" name="SCB_STIR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF00">
      <BitField description="Indicates the interrupt to be triggered" name="INTID" size="9" start="0" />
    </Register>
    <Register access="WriteOnly" description="Instruction cache invalidate all to Point of Unification (PoU)" name="SCB_ICIALLU" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF50">
      <BitField description="I-cache invalidate all to PoU" name="ICIALLU" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="Instruction cache invalidate by address to PoU" name="SCB_ICIMVAU" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF58">
      <BitField description="I-cache invalidate by MVA to PoU" name="ICIMVAU" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="Data cache invalidate by address to Point of Coherency (PoC)" name="SCB_DCIMVAC" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF5C">
      <BitField description="D-cache invalidate by MVA to PoC" name="DCIMVAC" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="Data cache invalidate by set/way" name="SCB_DCISW" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF60">
      <BitField description="D-cache invalidate by set-way" name="DCISW" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="Data cache by address to PoU" name="SCB_DCCMVAU" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF64">
      <BitField description="D-cache clean by MVA to PoU" name="DCCMVAU" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="Data cache clean by address to PoC" name="SCB_DCCMVAC" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF68">
      <BitField description="D-cache clean by MVA to PoC" name="DCCMVAC" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="Data cache clean by set/way" name="SCB_DCCSW" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF6C">
      <BitField description="D-cache clean by set-way" name="DCCSW" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="Data cache clean and invalidate by address to PoC" name="SCB_DCCIMVAC" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF70">
      <BitField description="D-cache clean and invalidate by MVA to PoC" name="DCCIMVAC" size="32" start="0" />
    </Register>
    <Register access="WriteOnly" description="Data cache clean and invalidate by set/way" name="SCB_DCCISW" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF74">
      <BitField description="D-cache clean and invalidate by set-way" name="DCCISW" size="32" start="0" />
    </Register>
    <Register access="Read/Write" description="Instruction Tightly-Coupled Memory Control Register" name="SCB_CM7_ITCMCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF90">
      <BitField description="TCM enable. When a TCM is disabled all accesses are made to the AXIM interface." name="EN" size="1" start="0">
        <Enum description="TCM disabled." name="EN_0" start="0" />
        <Enum description="TCM enabled." name="EN_1" start="0x1" />
      </BitField>
      <BitField description="Read-Modify-Write (RMW) enable. Indicates that all writes to TCM, that are not the full width of the TCM RAM, use a RMW sequence." name="RMW" size="1" start="1">
        <Enum description="RMW disabled." name="RMW_0" start="0" />
        <Enum description="RMW enabled." name="RMW_1" start="0x1" />
      </BitField>
      <BitField description="Retry phase enable. When enabled the processor guarantees to honor the retry output on the corresponding TCM interface, re-executing the instruction which carried out the TCM access." name="RETEN" size="1" start="2">
        <Enum description="Retry phase disabled." name="RETEN_0" start="0" />
        <Enum description="Retry phase enabled." name="RETEN_1" start="0x1" />
      </BitField>
      <BitField description="TCM size. Indicates the size of the relevant TCM." name="SZ" size="4" start="3">
        <Enum description="No TCM implemented." name="SZ_0" start="0" />
        <Enum description="4KB." name="SZ_3" start="0x3" />
        <Enum description="8KB." name="SZ_4" start="0x4" />
        <Enum description="16KB." name="SZ_5" start="0x5" />
        <Enum description="32KB." name="SZ_6" start="0x6" />
        <Enum description="64KB." name="SZ_7" start="0x7" />
        <Enum description="128KB." name="SZ_8" start="0x8" />
        <Enum description="256KB." name="SZ_9" start="0x9" />
        <Enum description="512KB." name="SZ_10" start="0xA" />
        <Enum description="1MB." name="SZ_11" start="0xB" />
        <Enum description="2MB." name="SZ_12" start="0xC" />
        <Enum description="4MB." name="SZ_13" start="0xD" />
        <Enum description="8MB." name="SZ_14" start="0xE" />
        <Enum description="16MB." name="SZ_15" start="0xF" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="Data Tightly-Coupled Memory Control Register" name="SCB_CM7_DTCMCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF94">
      <BitField description="TCM enable. When a TCM is disabled all accesses are made to the AXIM interface." name="EN" size="1" start="0">
        <Enum description="TCM disabled." name="EN_0" start="0" />
        <Enum description="TCM enabled." name="EN_1" start="0x1" />
      </BitField>
      <BitField description="Read-Modify-Write (RMW) enable. Indicates that all writes to TCM, that are not the full width of the TCM RAM, use a RMW sequence." name="RMW" size="1" start="1">
        <Enum description="RMW disabled." name="RMW_0" start="0" />
        <Enum description="RMW enabled." name="RMW_1" start="0x1" />
      </BitField>
      <BitField description="Retry phase enable. When enabled the processor guarantees to honor the retry output on the corresponding TCM interface, re-executing the instruction which carried out the TCM access." name="RETEN" size="1" start="2">
        <Enum description="Retry phase disabled." name="RETEN_0" start="0" />
        <Enum description="Retry phase enabled." name="RETEN_1" start="0x1" />
      </BitField>
      <BitField description="TCM size. Indicates the size of the relevant TCM." name="SZ" size="4" start="3">
        <Enum description="No TCM implemented." name="SZ_0" start="0" />
        <Enum description="4KB." name="SZ_3" start="0x3" />
        <Enum description="8KB." name="SZ_4" start="0x4" />
        <Enum description="16KB." name="SZ_5" start="0x5" />
        <Enum description="32KB." name="SZ_6" start="0x6" />
        <Enum description="64KB." name="SZ_7" start="0x7" />
        <Enum description="128KB." name="SZ_8" start="0x8" />
        <Enum description="256KB." name="SZ_9" start="0x9" />
        <Enum description="512KB." name="SZ_10" start="0xA" />
        <Enum description="1MB." name="SZ_11" start="0xB" />
        <Enum description="2MB." name="SZ_12" start="0xC" />
        <Enum description="4MB." name="SZ_13" start="0xD" />
        <Enum description="8MB." name="SZ_14" start="0xE" />
        <Enum description="16MB." name="SZ_15" start="0xF" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="AHBP Control Register" name="SCB_CM7_AHBPCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF98">
      <BitField description="AHBP enable." name="EN" size="1" start="0">
        <Enum description="AHBP disabled. When disabled all accesses are made to the AXIM interface." name="EN_0" start="0" />
        <Enum description="AHBP enabled." name="EN_1" start="0x1" />
      </BitField>
      <BitField description="AHBP size." name="SZ" size="3" start="1">
        <Enum description="0MB. AHBP disabled." name="SZ_0" start="0" />
        <Enum description="64MB." name="SZ_1" start="0x1" />
        <Enum description="128MB." name="SZ_2" start="0x2" />
        <Enum description="256MB." name="SZ_3" start="0x3" />
        <Enum description="512MB." name="SZ_4" start="0x4" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="L1 Cache Control Register" name="SCB_CM7_CACR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xF9C">
      <BitField description="Shared cacheable-is-WT for data cache. Enables limited cache coherency usage." name="SIWT" size="1" start="0">
        <Enum description="Normal Cacheable Shared locations are treated as being Non-cacheable. Default mode of operation for Shared memory." name="SIWT_0" start="0" />
        <Enum description="Normal Cacheable shared locations are treated as Write-Through." name="SIWT_1" start="0x1" />
      </BitField>
      <BitField description="Enables ECC in the instruction and data cache." name="ECCDIS" size="1" start="1">
        <Enum description="Enables ECC in the instruction and data cache." name="ECCDIS_0" start="0" />
        <Enum description="Disables ECC in the instruction and data cache." name="ECCDIS_1" start="0x1" />
      </BitField>
      <BitField description="Enables Force Write-Through in the data cache." name="FORCEWT" size="1" start="2">
        <Enum description="Disables Force Write-Through." name="FORCEWT_0" start="0" />
        <Enum description="Enables Force Write-Through. All Cacheable memory regions are treated as Write-Through." name="FORCEWT_1" start="0x1" />
      </BitField>
    </Register>
    <Register access="Read/Write" description="AHB Slave Control Register" name="SCB_CM7_AHBSCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xFA0">
      <BitField description="AHBS prioritization control." name="CTL" size="2" start="0">
        <Enum description="AHBS access priority demoted. This is the reset value." name="CTL_0" start="0" />
        <Enum description="Software access priority demoted." name="CTL_1" start="0x1" />
        <Enum description="AHBS access priority demoted by initializing the fairness counter to the CM7_AHBSCR[INITCOUNT] value when the software execution priority is higher than or equal to the threshold level programed in CM7_AHBSCR[TPRI]." name="CTL_2" start="0x2" />
        <Enum description="AHBSPRI signal has control of access priority." name="CTL_3" start="0x3" />
      </BitField>
      <BitField description="Threshold execution priority for AHBS traffic demotion." name="TPRI" size="9" start="2" />
      <BitField description="Fairness counter initialization value." name="INITCOUNT" size="5" start="11" />
    </Register>
    <Register access="Read/Write" description="Auxiliary Bus Fault Status Register" name="SCB_CM7_ABFSR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0xFA8">
      <BitField description="Asynchronous fault on ITCM interface." name="ITCM" size="1" start="0" />
      <BitField description="Asynchronous fault on DTCM interface." name="DTCM" size="1" start="1" />
      <BitField description="Asynchronous fault on AHBP interface." name="AHBP" size="1" start="2" />
      <BitField description="Asynchronous fault on AXIM interface." name="AXIM" size="1" start="3" />
      <BitField description="Asynchronous fault on EPPB interface." name="EPPB" size="1" start="4" />
      <BitField description="Indicates the type of fault on the AXIM interface. Only valid when AXIM is 1." name="AXIMTYPE" size="2" start="8">
        <Enum description="OKAY." name="AXIMTYPE_0" start="0" />
        <Enum description="EXOKAY." name="AXIMTYPE_1" start="0x1" />
        <Enum description="SLVERR." name="AXIMTYPE_2" start="0x2" />
        <Enum description="DECERR." name="AXIMTYPE_3" start="0x3" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="CM7_MCM" name="CM7_MCM" start="0xE0080000">
    <Register access="Read/Write" description="Interrupt Status and Control Register" name="ISCR" reset_mask="0xFFFFFFFF" reset_value="0" size="4" start="+0x10">
      <BitField description="Write Abort on Slave" name="WABS" size="1" start="5">
        <Enum description="No abort" name="noabort" start="0" />
        <Enum description="Abort" name="abort" start="0x1" />
      </BitField>
      <BitField description="Write Abort on Slave Overrun" name="WABSO" size="1" start="6">
        <Enum description="No write abort overrun" name="no" start="0" />
        <Enum description="Write abort overrun occurred" name="yes" start="0x1" />
      </BitField>
      <BitField description="FPU Invalid Operation interrupt Status" name="FIOC" size="1" start="8">
        <Enum description="No interrupt" name="No" start="0" />
        <Enum description="Interrupt occured" name="Yes" start="0x1" />
      </BitField>
      <BitField description="FPU Divide-by-Zero Interrupt Status" name="FDZC" size="1" start="9">
        <Enum description="No interrupt" name="No" start="0" />
        <Enum description="Interrupt occured" name="Yes" start="0x1" />
      </BitField>
      <BitField description="FPU Overflow interrupt status" name="FOFC" size="1" start="10">
        <Enum description="No interrupt" name="No" start="0" />
        <Enum description="Interrupt occured" name="Yes" start="0x1" />
      </BitField>
      <BitField description="FPU Underflow Interrupt Status" name="FUFC" size="1" start="11">
        <Enum description="No interrupt" name="No" start="0" />
        <Enum description="Interrupt occured" name="Yes" start="0x1" />
      </BitField>
      <BitField description="FPU Inexact Interrupt Status" name="FIXC" size="1" start="12">
        <Enum description="No interrupt" name="No" start="0" />
        <Enum description="Interrupt occured" name="Yes" start="0x1" />
      </BitField>
      <BitField description="FPU Input Denormal Interrupt Status" name="FIDC" size="1" start="15">
        <Enum description="No interrupt" name="No" start="0" />
        <Enum description="Interrupt occured" name="Yes" start="0x1" />
      </BitField>
      <BitField description="TCM Write Abort Interrupt enable" name="WABE" size="1" start="21">
        <Enum description="Disable interrupt" name="DISABLE" start="0" />
        <Enum description="Enable interrupt" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FPU Invalid Operation Interrupt Enable" name="FIOCE" size="1" start="24">
        <Enum description="Disable interrupt" name="DISABLE" start="0" />
        <Enum description="Enable interrupt" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FPU Divide-by-Zero Interrupt Enable" name="FDZCE" size="1" start="25">
        <Enum description="Disable interrupt" name="DISABLE" start="0" />
        <Enum description="Enable interrupt" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FPU Overflow Interrupt Enable" name="FOFCE" size="1" start="26">
        <Enum description="Disable interrupt" name="DISABLE" start="0" />
        <Enum description="Enable interrupt" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FPU Underflow Interrupt Enable" name="FUFCE" size="1" start="27">
        <Enum description="Disable interrupt" name="DISABLE" start="0" />
        <Enum description="Enable interrupt" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FPU Inexact Interrupt Enable" name="FIXCE" size="1" start="28">
        <Enum description="Disable interrupt" name="DISABLE" start="0" />
        <Enum description="Enable interrupt" name="ENABLE" start="0x1" />
      </BitField>
      <BitField description="FPU Input Denormal Interrupt Enable" name="FIDCE" size="1" start="31">
        <Enum description="Disable interrupt" name="DISABLE" start="0" />
        <Enum description="Enable interrupt" name="ENABLE" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup description="Nested Vectored Interrupt Controller" name="NVIC" start="0xE000E100">
    <Register description="Interrupt Set-Enable Register 0" name="NVIC_ISER0" start="0xE000E100">
      <BitField name="DMA0_DMA16" size="1" start="0" />
      <BitField name="DMA1_DMA17" size="1" start="1" />
      <BitField name="DMA2_DMA18" size="1" start="2" />
      <BitField name="DMA3_DMA19" size="1" start="3" />
      <BitField name="DMA4_DMA20" size="1" start="4" />
      <BitField name="DMA5_DMA21" size="1" start="5" />
      <BitField name="DMA6_DMA22" size="1" start="6" />
      <BitField name="DMA7_DMA23" size="1" start="7" />
      <BitField name="DMA8_DMA24" size="1" start="8" />
      <BitField name="DMA9_DMA25" size="1" start="9" />
      <BitField name="DMA10_DMA26" size="1" start="10" />
      <BitField name="DMA11_DMA27" size="1" start="11" />
      <BitField name="DMA12_DMA28" size="1" start="12" />
      <BitField name="DMA13_DMA29" size="1" start="13" />
      <BitField name="DMA14_DMA30" size="1" start="14" />
      <BitField name="DMA15_DMA31" size="1" start="15" />
      <BitField name="DMA_ERROR" size="1" start="16" />
      <BitField name="CTI0_ERROR" size="1" start="17" />
      <BitField name="CTI1_ERROR" size="1" start="18" />
      <BitField name="CORE" size="1" start="19" />
      <BitField name="LPUART1" size="1" start="20" />
      <BitField name="LPUART2" size="1" start="21" />
      <BitField name="LPUART3" size="1" start="22" />
      <BitField name="LPUART4" size="1" start="23" />
      <BitField name="LPI2C1" size="1" start="28" />
      <BitField name="LPI2C2" size="1" start="29" />
    </Register>
    <Register description="Interrupt Set-Enable Register 1" name="NVIC_ISER1" start="0xE000E104">
      <BitField name="LPSPI1" size="1" start="0" />
      <BitField name="LPSPI2" size="1" start="1" />
      <BitField name="FLEXRAM" size="1" start="6" />
      <BitField name="KPP" size="1" start="7" />
      <BitField name="Reserved56" size="1" start="8" />
      <BitField name="GPR" size="1" start="9" />
      <BitField name="Reserved58" size="1" start="10" />
      <BitField name="Reserved59" size="1" start="11" />
      <BitField name="Reserved60" size="1" start="12" />
      <BitField name="WDOG2" size="1" start="13" />
      <BitField name="SNVS_HP_WRAPPER" size="1" start="14" />
      <BitField name="SNVS_HP_WRAPPER_TZ" size="1" start="15" />
      <BitField name="SNVS_LP_WRAPPER" size="1" start="16" />
      <BitField name="CSU" size="1" start="17" />
      <BitField name="DCP" size="1" start="18" />
      <BitField name="DCP_VMI" size="1" start="19" />
      <BitField name="Reserved68" size="1" start="20" />
      <BitField name="TRNG" size="1" start="21" />
      <BitField name="BEE" size="1" start="23" />
      <BitField name="SAI1" size="1" start="24" />
      <BitField name="SAI2" size="1" start="25" />
      <BitField name="SAI3_RX" size="1" start="26" />
      <BitField name="SAI3_TX" size="1" start="27" />
      <BitField name="SPDIF" size="1" start="28" />
      <BitField name="PMU" size="1" start="29" />
      <BitField name="Reserved78" size="1" start="30" />
      <BitField name="TEMP_LOW_HIGH" size="1" start="31" />
    </Register>
    <Register description="Interrupt Set-Enable Register 2" name="NVIC_ISER2" start="0xE000E108">
      <BitField name="TEMP_PANIC" size="1" start="0" />
      <BitField name="USB_PHY" size="1" start="1" />
      <BitField name="Reserved82" size="1" start="2" />
      <BitField name="ADC1" size="1" start="3" />
      <BitField name="DCDC" size="1" start="5" />
      <BitField name="Reserved86" size="1" start="6" />
      <BitField name="Reserved87" size="1" start="7" />
      <BitField name="GPIO1_INT0" size="1" start="8" />
      <BitField name="GPIO1_INT1" size="1" start="9" />
      <BitField name="GPIO1_INT2" size="1" start="10" />
      <BitField name="GPIO1_INT3" size="1" start="11" />
      <BitField name="GPIO1_INT4" size="1" start="12" />
      <BitField name="GPIO1_INT5" size="1" start="13" />
      <BitField name="GPIO1_INT6" size="1" start="14" />
      <BitField name="GPIO1_INT7" size="1" start="15" />
      <BitField name="GPIO1_Combined_0_15" size="1" start="16" />
      <BitField name="GPIO1_Combined_16_31" size="1" start="17" />
      <BitField name="GPIO2_Combined_0_15" size="1" start="18" />
      <BitField name="GPIO2_Combined_16_31" size="1" start="19" />
      <BitField name="GPIO3_Combined_0_15" size="1" start="20" />
      <BitField name="GPIO3_Combined_16_31" size="1" start="21" />
      <BitField name="Reserved102" size="1" start="22" />
      <BitField name="Reserved103" size="1" start="23" />
      <BitField name="GPIO5_Combined_0_15" size="1" start="24" />
      <BitField name="GPIO5_Combined_16_31" size="1" start="25" />
      <BitField name="FLEXIO1" size="1" start="26" />
      <BitField name="Reserved107" size="1" start="27" />
      <BitField name="WDOG1" size="1" start="28" />
      <BitField name="RTWDOG" size="1" start="29" />
      <BitField name="EWM" size="1" start="30" />
      <BitField name="CCM_1" size="1" start="31" />
    </Register>
    <Register description="Interrupt Set-Enable Register 3" name="NVIC_ISER3" start="0xE000E10C">
      <BitField name="CCM_2" size="1" start="0" />
      <BitField name="GPC" size="1" start="1" />
      <BitField name="SRC" size="1" start="2" />
      <BitField name="Reserved115" size="1" start="3" />
      <BitField name="GPT1" size="1" start="4" />
      <BitField name="GPT2" size="1" start="5" />
      <BitField name="PWM1_0" size="1" start="6" />
      <BitField name="PWM1_1" size="1" start="7" />
      <BitField name="PWM1_2" size="1" start="8" />
      <BitField name="PWM1_3" size="1" start="9" />
      <BitField name="PWM1_FAULT" size="1" start="10" />
      <BitField name="Reserved123" size="1" start="11" />
      <BitField name="FLEXSPI" size="1" start="12" />
      <BitField name="Reserved128" size="1" start="16" />
      <BitField name="USB_OTG1" size="1" start="17" />
      <BitField name="XBAR1_IRQ_0_1" size="1" start="20" />
      <BitField name="XBAR1_IRQ_2_3" size="1" start="21" />
      <BitField name="ADC_ETC_IRQ0" size="1" start="22" />
      <BitField name="ADC_ETC_IRQ1" size="1" start="23" />
      <BitField name="ADC_ETC_IRQ2" size="1" start="24" />
      <BitField name="ADC_ETC_ERROR" size="1" start="25" />
      <BitField name="PIT" size="1" start="26" />
      <BitField name="Reserved143" size="1" start="31" />
    </Register>
    <Register description="Interrupt Set-Enable Register 4" name="NVIC_ISER4" start="0xE000E110">
      <BitField name="Reserved144" size="1" start="0" />
      <BitField name="ENC1" size="1" start="1" />
      <BitField name="Reserved147" size="1" start="3" />
      <BitField name="Reserved148" size="1" start="4" />
      <BitField name="TMR1" size="1" start="5" />
    </Register>
    <Register description="Interrupt Clear-Enable Register 0" name="NVIC_ICER0" start="0xE000E180">
      <BitField name="DMA0_DMA16" size="1" start="0" />
      <BitField name="DMA1_DMA17" size="1" start="1" />
      <BitField name="DMA2_DMA18" size="1" start="2" />
      <BitField name="DMA3_DMA19" size="1" start="3" />
      <BitField name="DMA4_DMA20" size="1" start="4" />
      <BitField name="DMA5_DMA21" size="1" start="5" />
      <BitField name="DMA6_DMA22" size="1" start="6" />
      <BitField name="DMA7_DMA23" size="1" start="7" />
      <BitField name="DMA8_DMA24" size="1" start="8" />
      <BitField name="DMA9_DMA25" size="1" start="9" />
      <BitField name="DMA10_DMA26" size="1" start="10" />
      <BitField name="DMA11_DMA27" size="1" start="11" />
      <BitField name="DMA12_DMA28" size="1" start="12" />
      <BitField name="DMA13_DMA29" size="1" start="13" />
      <BitField name="DMA14_DMA30" size="1" start="14" />
      <BitField name="DMA15_DMA31" size="1" start="15" />
      <BitField name="DMA_ERROR" size="1" start="16" />
      <BitField name="CTI0_ERROR" size="1" start="17" />
      <BitField name="CTI1_ERROR" size="1" start="18" />
      <BitField name="CORE" size="1" start="19" />
      <BitField name="LPUART1" size="1" start="20" />
      <BitField name="LPUART2" size="1" start="21" />
      <BitField name="LPUART3" size="1" start="22" />
      <BitField name="LPUART4" size="1" start="23" />
      <BitField name="LPI2C1" size="1" start="28" />
      <BitField name="LPI2C2" size="1" start="29" />
    </Register>
    <Register description="Interrupt Clear-Enable Register 1" name="NVIC_ICER1" start="0xE000E184">
      <BitField name="LPSPI1" size="1" start="0" />
      <BitField name="LPSPI2" size="1" start="1" />
      <BitField name="FLEXRAM" size="1" start="6" />
      <BitField name="KPP" size="1" start="7" />
      <BitField name="Reserved56" size="1" start="8" />
      <BitField name="GPR" size="1" start="9" />
      <BitField name="Reserved58" size="1" start="10" />
      <BitField name="Reserved59" size="1" start="11" />
      <BitField name="Reserved60" size="1" start="12" />
      <BitField name="WDOG2" size="1" start="13" />
      <BitField name="SNVS_HP_WRAPPER" size="1" start="14" />
      <BitField name="SNVS_HP_WRAPPER_TZ" size="1" start="15" />
      <BitField name="SNVS_LP_WRAPPER" size="1" start="16" />
      <BitField name="CSU" size="1" start="17" />
      <BitField name="DCP" size="1" start="18" />
      <BitField name="DCP_VMI" size="1" start="19" />
      <BitField name="Reserved68" size="1" start="20" />
      <BitField name="TRNG" size="1" start="21" />
      <BitField name="BEE" size="1" start="23" />
      <BitField name="SAI1" size="1" start="24" />
      <BitField name="SAI2" size="1" start="25" />
      <BitField name="SAI3_RX" size="1" start="26" />
      <BitField name="SAI3_TX" size="1" start="27" />
      <BitField name="SPDIF" size="1" start="28" />
      <BitField name="PMU" size="1" start="29" />
      <BitField name="Reserved78" size="1" start="30" />
      <BitField name="TEMP_LOW_HIGH" size="1" start="31" />
    </Register>
    <Register description="Interrupt Clear-Enable Register 2" name="NVIC_ICER2" start="0xE000E188">
      <BitField name="TEMP_PANIC" size="1" start="0" />
      <BitField name="USB_PHY" size="1" start="1" />
      <BitField name="Reserved82" size="1" start="2" />
      <BitField name="ADC1" size="1" start="3" />
      <BitField name="DCDC" size="1" start="5" />
      <BitField name="Reserved86" size="1" start="6" />
      <BitField name="Reserved87" size="1" start="7" />
      <BitField name="GPIO1_INT0" size="1" start="8" />
      <BitField name="GPIO1_INT1" size="1" start="9" />
      <BitField name="GPIO1_INT2" size="1" start="10" />
      <BitField name="GPIO1_INT3" size="1" start="11" />
      <BitField name="GPIO1_INT4" size="1" start="12" />
      <BitField name="GPIO1_INT5" size="1" start="13" />
      <BitField name="GPIO1_INT6" size="1" start="14" />
      <BitField name="GPIO1_INT7" size="1" start="15" />
      <BitField name="GPIO1_Combined_0_15" size="1" start="16" />
      <BitField name="GPIO1_Combined_16_31" size="1" start="17" />
      <BitField name="GPIO2_Combined_0_15" size="1" start="18" />
      <BitField name="GPIO2_Combined_16_31" size="1" start="19" />
      <BitField name="GPIO3_Combined_0_15" size="1" start="20" />
      <BitField name="GPIO3_Combined_16_31" size="1" start="21" />
      <BitField name="Reserved102" size="1" start="22" />
      <BitField name="Reserved103" size="1" start="23" />
      <BitField name="GPIO5_Combined_0_15" size="1" start="24" />
      <BitField name="GPIO5_Combined_16_31" size="1" start="25" />
      <BitField name="FLEXIO1" size="1" start="26" />
      <BitField name="Reserved107" size="1" start="27" />
      <BitField name="WDOG1" size="1" start="28" />
      <BitField name="RTWDOG" size="1" start="29" />
      <BitField name="EWM" size="1" start="30" />
      <BitField name="CCM_1" size="1" start="31" />
    </Register>
    <Register description="Interrupt Clear-Enable Register 3" name="NVIC_ICER3" start="0xE000E18C">
      <BitField name="CCM_2" size="1" start="0" />
      <BitField name="GPC" size="1" start="1" />
      <BitField name="SRC" size="1" start="2" />
      <BitField name="Reserved115" size="1" start="3" />
      <BitField name="GPT1" size="1" start="4" />
      <BitField name="GPT2" size="1" start="5" />
      <BitField name="PWM1_0" size="1" start="6" />
      <BitField name="PWM1_1" size="1" start="7" />
      <BitField name="PWM1_2" size="1" start="8" />
      <BitField name="PWM1_3" size="1" start="9" />
      <BitField name="PWM1_FAULT" size="1" start="10" />
      <BitField name="Reserved123" size="1" start="11" />
      <BitField name="FLEXSPI" size="1" start="12" />
      <BitField name="Reserved128" size="1" start="16" />
      <BitField name="USB_OTG1" size="1" start="17" />
      <BitField name="XBAR1_IRQ_0_1" size="1" start="20" />
      <BitField name="XBAR1_IRQ_2_3" size="1" start="21" />
      <BitField name="ADC_ETC_IRQ0" size="1" start="22" />
      <BitField name="ADC_ETC_IRQ1" size="1" start="23" />
      <BitField name="ADC_ETC_IRQ2" size="1" start="24" />
      <BitField name="ADC_ETC_ERROR" size="1" start="25" />
      <BitField name="PIT" size="1" start="26" />
      <BitField name="Reserved143" size="1" start="31" />
    </Register>
    <Register description="Interrupt Clear-Enable Register 4" name="NVIC_ICER4" start="0xE000E190">
      <BitField name="Reserved144" size="1" start="0" />
      <BitField name="ENC1" size="1" start="1" />
      <BitField name="Reserved147" size="1" start="3" />
      <BitField name="Reserved148" size="1" start="4" />
      <BitField name="TMR1" size="1" start="5" />
    </Register>
    <Register description="Interrupt Set-Pending Register 0" name="NVIC_ISPR0" start="0xE000E200">
      <BitField name="DMA0_DMA16" size="1" start="0" />
      <BitField name="DMA1_DMA17" size="1" start="1" />
      <BitField name="DMA2_DMA18" size="1" start="2" />
      <BitField name="DMA3_DMA19" size="1" start="3" />
      <BitField name="DMA4_DMA20" size="1" start="4" />
      <BitField name="DMA5_DMA21" size="1" start="5" />
      <BitField name="DMA6_DMA22" size="1" start="6" />
      <BitField name="DMA7_DMA23" size="1" start="7" />
      <BitField name="DMA8_DMA24" size="1" start="8" />
      <BitField name="DMA9_DMA25" size="1" start="9" />
      <BitField name="DMA10_DMA26" size="1" start="10" />
      <BitField name="DMA11_DMA27" size="1" start="11" />
      <BitField name="DMA12_DMA28" size="1" start="12" />
      <BitField name="DMA13_DMA29" size="1" start="13" />
      <BitField name="DMA14_DMA30" size="1" start="14" />
      <BitField name="DMA15_DMA31" size="1" start="15" />
      <BitField name="DMA_ERROR" size="1" start="16" />
      <BitField name="CTI0_ERROR" size="1" start="17" />
      <BitField name="CTI1_ERROR" size="1" start="18" />
      <BitField name="CORE" size="1" start="19" />
      <BitField name="LPUART1" size="1" start="20" />
      <BitField name="LPUART2" size="1" start="21" />
      <BitField name="LPUART3" size="1" start="22" />
      <BitField name="LPUART4" size="1" start="23" />
      <BitField name="LPI2C1" size="1" start="28" />
      <BitField name="LPI2C2" size="1" start="29" />
    </Register>
    <Register description="Interrupt Set-Pending Register 1" name="NVIC_ISPR1" start="0xE000E204">
      <BitField name="LPSPI1" size="1" start="0" />
      <BitField name="LPSPI2" size="1" start="1" />
      <BitField name="FLEXRAM" size="1" start="6" />
      <BitField name="KPP" size="1" start="7" />
      <BitField name="Reserved56" size="1" start="8" />
      <BitField name="GPR" size="1" start="9" />
      <BitField name="Reserved58" size="1" start="10" />
      <BitField name="Reserved59" size="1" start="11" />
      <BitField name="Reserved60" size="1" start="12" />
      <BitField name="WDOG2" size="1" start="13" />
      <BitField name="SNVS_HP_WRAPPER" size="1" start="14" />
      <BitField name="SNVS_HP_WRAPPER_TZ" size="1" start="15" />
      <BitField name="SNVS_LP_WRAPPER" size="1" start="16" />
      <BitField name="CSU" size="1" start="17" />
      <BitField name="DCP" size="1" start="18" />
      <BitField name="DCP_VMI" size="1" start="19" />
      <BitField name="Reserved68" size="1" start="20" />
      <BitField name="TRNG" size="1" start="21" />
      <BitField name="BEE" size="1" start="23" />
      <BitField name="SAI1" size="1" start="24" />
      <BitField name="SAI2" size="1" start="25" />
      <BitField name="SAI3_RX" size="1" start="26" />
      <BitField name="SAI3_TX" size="1" start="27" />
      <BitField name="SPDIF" size="1" start="28" />
      <BitField name="PMU" size="1" start="29" />
      <BitField name="Reserved78" size="1" start="30" />
      <BitField name="TEMP_LOW_HIGH" size="1" start="31" />
    </Register>
    <Register description="Interrupt Set-Pending Register 2" name="NVIC_ISPR2" start="0xE000E208">
      <BitField name="TEMP_PANIC" size="1" start="0" />
      <BitField name="USB_PHY" size="1" start="1" />
      <BitField name="Reserved82" size="1" start="2" />
      <BitField name="ADC1" size="1" start="3" />
      <BitField name="DCDC" size="1" start="5" />
      <BitField name="Reserved86" size="1" start="6" />
      <BitField name="Reserved87" size="1" start="7" />
      <BitField name="GPIO1_INT0" size="1" start="8" />
      <BitField name="GPIO1_INT1" size="1" start="9" />
      <BitField name="GPIO1_INT2" size="1" start="10" />
      <BitField name="GPIO1_INT3" size="1" start="11" />
      <BitField name="GPIO1_INT4" size="1" start="12" />
      <BitField name="GPIO1_INT5" size="1" start="13" />
      <BitField name="GPIO1_INT6" size="1" start="14" />
      <BitField name="GPIO1_INT7" size="1" start="15" />
      <BitField name="GPIO1_Combined_0_15" size="1" start="16" />
      <BitField name="GPIO1_Combined_16_31" size="1" start="17" />
      <BitField name="GPIO2_Combined_0_15" size="1" start="18" />
      <BitField name="GPIO2_Combined_16_31" size="1" start="19" />
      <BitField name="GPIO3_Combined_0_15" size="1" start="20" />
      <BitField name="GPIO3_Combined_16_31" size="1" start="21" />
      <BitField name="Reserved102" size="1" start="22" />
      <BitField name="Reserved103" size="1" start="23" />
      <BitField name="GPIO5_Combined_0_15" size="1" start="24" />
      <BitField name="GPIO5_Combined_16_31" size="1" start="25" />
      <BitField name="FLEXIO1" size="1" start="26" />
      <BitField name="Reserved107" size="1" start="27" />
      <BitField name="WDOG1" size="1" start="28" />
      <BitField name="RTWDOG" size="1" start="29" />
      <BitField name="EWM" size="1" start="30" />
      <BitField name="CCM_1" size="1" start="31" />
    </Register>
    <Register description="Interrupt Set-Pending Register 3" name="NVIC_ISPR3" start="0xE000E20C">
      <BitField name="CCM_2" size="1" start="0" />
      <BitField name="GPC" size="1" start="1" />
      <BitField name="SRC" size="1" start="2" />
      <BitField name="Reserved115" size="1" start="3" />
      <BitField name="GPT1" size="1" start="4" />
      <BitField name="GPT2" size="1" start="5" />
      <BitField name="PWM1_0" size="1" start="6" />
      <BitField name="PWM1_1" size="1" start="7" />
      <BitField name="PWM1_2" size="1" start="8" />
      <BitField name="PWM1_3" size="1" start="9" />
      <BitField name="PWM1_FAULT" size="1" start="10" />
      <BitField name="Reserved123" size="1" start="11" />
      <BitField name="FLEXSPI" size="1" start="12" />
      <BitField name="Reserved128" size="1" start="16" />
      <BitField name="USB_OTG1" size="1" start="17" />
      <BitField name="XBAR1_IRQ_0_1" size="1" start="20" />
      <BitField name="XBAR1_IRQ_2_3" size="1" start="21" />
      <BitField name="ADC_ETC_IRQ0" size="1" start="22" />
      <BitField name="ADC_ETC_IRQ1" size="1" start="23" />
      <BitField name="ADC_ETC_IRQ2" size="1" start="24" />
      <BitField name="ADC_ETC_ERROR" size="1" start="25" />
      <BitField name="PIT" size="1" start="26" />
      <BitField name="Reserved143" size="1" start="31" />
    </Register>
    <Register description="Interrupt Set-Pending Register 4" name="NVIC_ISPR4" start="0xE000E210">
      <BitField name="Reserved144" size="1" start="0" />
      <BitField name="ENC1" size="1" start="1" />
      <BitField name="Reserved147" size="1" start="3" />
      <BitField name="Reserved148" size="1" start="4" />
      <BitField name="TMR1" size="1" start="5" />
    </Register>
    <Register description="Interrupt Clear-Pending Register 0" name="NVIC_ICPR0" start="0xE000E280">
      <BitField name="DMA0_DMA16" size="1" start="0" />
      <BitField name="DMA1_DMA17" size="1" start="1" />
      <BitField name="DMA2_DMA18" size="1" start="2" />
      <BitField name="DMA3_DMA19" size="1" start="3" />
      <BitField name="DMA4_DMA20" size="1" start="4" />
      <BitField name="DMA5_DMA21" size="1" start="5" />
      <BitField name="DMA6_DMA22" size="1" start="6" />
      <BitField name="DMA7_DMA23" size="1" start="7" />
      <BitField name="DMA8_DMA24" size="1" start="8" />
      <BitField name="DMA9_DMA25" size="1" start="9" />
      <BitField name="DMA10_DMA26" size="1" start="10" />
      <BitField name="DMA11_DMA27" size="1" start="11" />
      <BitField name="DMA12_DMA28" size="1" start="12" />
      <BitField name="DMA13_DMA29" size="1" start="13" />
      <BitField name="DMA14_DMA30" size="1" start="14" />
      <BitField name="DMA15_DMA31" size="1" start="15" />
      <BitField name="DMA_ERROR" size="1" start="16" />
      <BitField name="CTI0_ERROR" size="1" start="17" />
      <BitField name="CTI1_ERROR" size="1" start="18" />
      <BitField name="CORE" size="1" start="19" />
      <BitField name="LPUART1" size="1" start="20" />
      <BitField name="LPUART2" size="1" start="21" />
      <BitField name="LPUART3" size="1" start="22" />
      <BitField name="LPUART4" size="1" start="23" />
      <BitField name="LPI2C1" size="1" start="28" />
      <BitField name="LPI2C2" size="1" start="29" />
    </Register>
    <Register description="Interrupt Clear-Pending Register 1" name="NVIC_ICPR1" start="0xE000E284">
      <BitField name="LPSPI1" size="1" start="0" />
      <BitField name="LPSPI2" size="1" start="1" />
      <BitField name="FLEXRAM" size="1" start="6" />
      <BitField name="KPP" size="1" start="7" />
      <BitField name="Reserved56" size="1" start="8" />
      <BitField name="GPR" size="1" start="9" />
      <BitField name="Reserved58" size="1" start="10" />
      <BitField name="Reserved59" size="1" start="11" />
      <BitField name="Reserved60" size="1" start="12" />
      <BitField name="WDOG2" size="1" start="13" />
      <BitField name="SNVS_HP_WRAPPER" size="1" start="14" />
      <BitField name="SNVS_HP_WRAPPER_TZ" size="1" start="15" />
      <BitField name="SNVS_LP_WRAPPER" size="1" start="16" />
      <BitField name="CSU" size="1" start="17" />
      <BitField name="DCP" size="1" start="18" />
      <BitField name="DCP_VMI" size="1" start="19" />
      <BitField name="Reserved68" size="1" start="20" />
      <BitField name="TRNG" size="1" start="21" />
      <BitField name="BEE" size="1" start="23" />
      <BitField name="SAI1" size="1" start="24" />
      <BitField name="SAI2" size="1" start="25" />
      <BitField name="SAI3_RX" size="1" start="26" />
      <BitField name="SAI3_TX" size="1" start="27" />
      <BitField name="SPDIF" size="1" start="28" />
      <BitField name="PMU" size="1" start="29" />
      <BitField name="Reserved78" size="1" start="30" />
      <BitField name="TEMP_LOW_HIGH" size="1" start="31" />
    </Register>
    <Register description="Interrupt Clear-Pending Register 2" name="NVIC_ICPR2" start="0xE000E288">
      <BitField name="TEMP_PANIC" size="1" start="0" />
      <BitField name="USB_PHY" size="1" start="1" />
      <BitField name="Reserved82" size="1" start="2" />
      <BitField name="ADC1" size="1" start="3" />
      <BitField name="DCDC" size="1" start="5" />
      <BitField name="Reserved86" size="1" start="6" />
      <BitField name="Reserved87" size="1" start="7" />
      <BitField name="GPIO1_INT0" size="1" start="8" />
      <BitField name="GPIO1_INT1" size="1" start="9" />
      <BitField name="GPIO1_INT2" size="1" start="10" />
      <BitField name="GPIO1_INT3" size="1" start="11" />
      <BitField name="GPIO1_INT4" size="1" start="12" />
      <BitField name="GPIO1_INT5" size="1" start="13" />
      <BitField name="GPIO1_INT6" size="1" start="14" />
      <BitField name="GPIO1_INT7" size="1" start="15" />
      <BitField name="GPIO1_Combined_0_15" size="1" start="16" />
      <BitField name="GPIO1_Combined_16_31" size="1" start="17" />
      <BitField name="GPIO2_Combined_0_15" size="1" start="18" />
      <BitField name="GPIO2_Combined_16_31" size="1" start="19" />
      <BitField name="GPIO3_Combined_0_15" size="1" start="20" />
      <BitField name="GPIO3_Combined_16_31" size="1" start="21" />
      <BitField name="Reserved102" size="1" start="22" />
      <BitField name="Reserved103" size="1" start="23" />
      <BitField name="GPIO5_Combined_0_15" size="1" start="24" />
      <BitField name="GPIO5_Combined_16_31" size="1" start="25" />
      <BitField name="FLEXIO1" size="1" start="26" />
      <BitField name="Reserved107" size="1" start="27" />
      <BitField name="WDOG1" size="1" start="28" />
      <BitField name="RTWDOG" size="1" start="29" />
      <BitField name="EWM" size="1" start="30" />
      <BitField name="CCM_1" size="1" start="31" />
    </Register>
    <Register description="Interrupt Clear-Pending Register 3" name="NVIC_ICPR3" start="0xE000E28C">
      <BitField name="CCM_2" size="1" start="0" />
      <BitField name="GPC" size="1" start="1" />
      <BitField name="SRC" size="1" start="2" />
      <BitField name="Reserved115" size="1" start="3" />
      <BitField name="GPT1" size="1" start="4" />
      <BitField name="GPT2" size="1" start="5" />
      <BitField name="PWM1_0" size="1" start="6" />
      <BitField name="PWM1_1" size="1" start="7" />
      <BitField name="PWM1_2" size="1" start="8" />
      <BitField name="PWM1_3" size="1" start="9" />
      <BitField name="PWM1_FAULT" size="1" start="10" />
      <BitField name="Reserved123" size="1" start="11" />
      <BitField name="FLEXSPI" size="1" start="12" />
      <BitField name="Reserved128" size="1" start="16" />
      <BitField name="USB_OTG1" size="1" start="17" />
      <BitField name="XBAR1_IRQ_0_1" size="1" start="20" />
      <BitField name="XBAR1_IRQ_2_3" size="1" start="21" />
      <BitField name="ADC_ETC_IRQ0" size="1" start="22" />
      <BitField name="ADC_ETC_IRQ1" size="1" start="23" />
      <BitField name="ADC_ETC_IRQ2" size="1" start="24" />
      <BitField name="ADC_ETC_ERROR" size="1" start="25" />
      <BitField name="PIT" size="1" start="26" />
      <BitField name="Reserved143" size="1" start="31" />
    </Register>
    <Register description="Interrupt Clear-Pending Register 4" name="NVIC_ICPR4" start="0xE000E290">
      <BitField name="Reserved144" size="1" start="0" />
      <BitField name="ENC1" size="1" start="1" />
      <BitField name="Reserved147" size="1" start="3" />
      <BitField name="Reserved148" size="1" start="4" />
      <BitField name="TMR1" size="1" start="5" />
    </Register>
    <Register access="ReadOnly" description="Interrupt Active Bit Register 0" name="NVIC_IABR0" start="0xE000E300">
      <BitField name="DMA0_DMA16" size="1" start="0" />
      <BitField name="DMA1_DMA17" size="1" start="1" />
      <BitField name="DMA2_DMA18" size="1" start="2" />
      <BitField name="DMA3_DMA19" size="1" start="3" />
      <BitField name="DMA4_DMA20" size="1" start="4" />
      <BitField name="DMA5_DMA21" size="1" start="5" />
      <BitField name="DMA6_DMA22" size="1" start="6" />
      <BitField name="DMA7_DMA23" size="1" start="7" />
      <BitField name="DMA8_DMA24" size="1" start="8" />
      <BitField name="DMA9_DMA25" size="1" start="9" />
      <BitField name="DMA10_DMA26" size="1" start="10" />
      <BitField name="DMA11_DMA27" size="1" start="11" />
      <BitField name="DMA12_DMA28" size="1" start="12" />
      <BitField name="DMA13_DMA29" size="1" start="13" />
      <BitField name="DMA14_DMA30" size="1" start="14" />
      <BitField name="DMA15_DMA31" size="1" start="15" />
      <BitField name="DMA_ERROR" size="1" start="16" />
      <BitField name="CTI0_ERROR" size="1" start="17" />
      <BitField name="CTI1_ERROR" size="1" start="18" />
      <BitField name="CORE" size="1" start="19" />
      <BitField name="LPUART1" size="1" start="20" />
      <BitField name="LPUART2" size="1" start="21" />
      <BitField name="LPUART3" size="1" start="22" />
      <BitField name="LPUART4" size="1" start="23" />
      <BitField name="LPI2C1" size="1" start="28" />
      <BitField name="LPI2C2" size="1" start="29" />
    </Register>
    <Register access="ReadOnly" description="Interrupt Active Bit Register 1" name="NVIC_IABR1" start="0xE000E304">
      <BitField name="LPSPI1" size="1" start="0" />
      <BitField name="LPSPI2" size="1" start="1" />
      <BitField name="FLEXRAM" size="1" start="6" />
      <BitField name="KPP" size="1" start="7" />
      <BitField name="Reserved56" size="1" start="8" />
      <BitField name="GPR" size="1" start="9" />
      <BitField name="Reserved58" size="1" start="10" />
      <BitField name="Reserved59" size="1" start="11" />
      <BitField name="Reserved60" size="1" start="12" />
      <BitField name="WDOG2" size="1" start="13" />
      <BitField name="SNVS_HP_WRAPPER" size="1" start="14" />
      <BitField name="SNVS_HP_WRAPPER_TZ" size="1" start="15" />
      <BitField name="SNVS_LP_WRAPPER" size="1" start="16" />
      <BitField name="CSU" size="1" start="17" />
      <BitField name="DCP" size="1" start="18" />
      <BitField name="DCP_VMI" size="1" start="19" />
      <BitField name="Reserved68" size="1" start="20" />
      <BitField name="TRNG" size="1" start="21" />
      <BitField name="BEE" size="1" start="23" />
      <BitField name="SAI1" size="1" start="24" />
      <BitField name="SAI2" size="1" start="25" />
      <BitField name="SAI3_RX" size="1" start="26" />
      <BitField name="SAI3_TX" size="1" start="27" />
      <BitField name="SPDIF" size="1" start="28" />
      <BitField name="PMU" size="1" start="29" />
      <BitField name="Reserved78" size="1" start="30" />
      <BitField name="TEMP_LOW_HIGH" size="1" start="31" />
    </Register>
    <Register access="ReadOnly" description="Interrupt Active Bit Register 2" name="NVIC_IABR2" start="0xE000E308">
      <BitField name="TEMP_PANIC" size="1" start="0" />
      <BitField name="USB_PHY" size="1" start="1" />
      <BitField name="Reserved82" size="1" start="2" />
      <BitField name="ADC1" size="1" start="3" />
      <BitField name="DCDC" size="1" start="5" />
      <BitField name="Reserved86" size="1" start="6" />
      <BitField name="Reserved87" size="1" start="7" />
      <BitField name="GPIO1_INT0" size="1" start="8" />
      <BitField name="GPIO1_INT1" size="1" start="9" />
      <BitField name="GPIO1_INT2" size="1" start="10" />
      <BitField name="GPIO1_INT3" size="1" start="11" />
      <BitField name="GPIO1_INT4" size="1" start="12" />
      <BitField name="GPIO1_INT5" size="1" start="13" />
      <BitField name="GPIO1_INT6" size="1" start="14" />
      <BitField name="GPIO1_INT7" size="1" start="15" />
      <BitField name="GPIO1_Combined_0_15" size="1" start="16" />
      <BitField name="GPIO1_Combined_16_31" size="1" start="17" />
      <BitField name="GPIO2_Combined_0_15" size="1" start="18" />
      <BitField name="GPIO2_Combined_16_31" size="1" start="19" />
      <BitField name="GPIO3_Combined_0_15" size="1" start="20" />
      <BitField name="GPIO3_Combined_16_31" size="1" start="21" />
      <BitField name="Reserved102" size="1" start="22" />
      <BitField name="Reserved103" size="1" start="23" />
      <BitField name="GPIO5_Combined_0_15" size="1" start="24" />
      <BitField name="GPIO5_Combined_16_31" size="1" start="25" />
      <BitField name="FLEXIO1" size="1" start="26" />
      <BitField name="Reserved107" size="1" start="27" />
      <BitField name="WDOG1" size="1" start="28" />
      <BitField name="RTWDOG" size="1" start="29" />
      <BitField name="EWM" size="1" start="30" />
      <BitField name="CCM_1" size="1" start="31" />
    </Register>
    <Register access="ReadOnly" description="Interrupt Active Bit Register 3" name="NVIC_IABR3" start="0xE000E30C">
      <BitField name="CCM_2" size="1" start="0" />
      <BitField name="GPC" size="1" start="1" />
      <BitField name="SRC" size="1" start="2" />
      <BitField name="Reserved115" size="1" start="3" />
      <BitField name="GPT1" size="1" start="4" />
      <BitField name="GPT2" size="1" start="5" />
      <BitField name="PWM1_0" size="1" start="6" />
      <BitField name="PWM1_1" size="1" start="7" />
      <BitField name="PWM1_2" size="1" start="8" />
      <BitField name="PWM1_3" size="1" start="9" />
      <BitField name="PWM1_FAULT" size="1" start="10" />
      <BitField name="Reserved123" size="1" start="11" />
      <BitField name="FLEXSPI" size="1" start="12" />
      <BitField name="Reserved128" size="1" start="16" />
      <BitField name="USB_OTG1" size="1" start="17" />
      <BitField name="XBAR1_IRQ_0_1" size="1" start="20" />
      <BitField name="XBAR1_IRQ_2_3" size="1" start="21" />
      <BitField name="ADC_ETC_IRQ0" size="1" start="22" />
      <BitField name="ADC_ETC_IRQ1" size="1" start="23" />
      <BitField name="ADC_ETC_IRQ2" size="1" start="24" />
      <BitField name="ADC_ETC_ERROR" size="1" start="25" />
      <BitField name="PIT" size="1" start="26" />
      <BitField name="Reserved143" size="1" start="31" />
    </Register>
    <Register access="ReadOnly" description="Interrupt Active Bit Register 4" name="NVIC_IABR4" start="0xE000E310">
      <BitField name="Reserved144" size="1" start="0" />
      <BitField name="ENC1" size="1" start="1" />
      <BitField name="Reserved147" size="1" start="3" />
      <BitField name="Reserved148" size="1" start="4" />
      <BitField name="TMR1" size="1" start="5" />
    </Register>
    <Register description="Interrupt Priority Register 0" name="NVIC_IPR0" start="0xE000E400">
      <BitField name="DMA0_DMA16" size="4" start="4" />
      <BitField name="DMA1_DMA17" size="4" start="12" />
      <BitField name="DMA2_DMA18" size="4" start="20" />
      <BitField name="DMA3_DMA19" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 1" name="NVIC_IPR1" start="0xE000E404">
      <BitField name="DMA4_DMA20" size="4" start="4" />
      <BitField name="DMA5_DMA21" size="4" start="12" />
      <BitField name="DMA6_DMA22" size="4" start="20" />
      <BitField name="DMA7_DMA23" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 2" name="NVIC_IPR2" start="0xE000E408">
      <BitField name="DMA8_DMA24" size="4" start="4" />
      <BitField name="DMA9_DMA25" size="4" start="12" />
      <BitField name="DMA10_DMA26" size="4" start="20" />
      <BitField name="DMA11_DMA27" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 3" name="NVIC_IPR3" start="0xE000E40C">
      <BitField name="DMA12_DMA28" size="4" start="4" />
      <BitField name="DMA13_DMA29" size="4" start="12" />
      <BitField name="DMA14_DMA30" size="4" start="20" />
      <BitField name="DMA15_DMA31" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 4" name="NVIC_IPR4" start="0xE000E410">
      <BitField name="DMA_ERROR" size="4" start="4" />
      <BitField name="CTI0_ERROR" size="4" start="12" />
      <BitField name="CTI1_ERROR" size="4" start="20" />
      <BitField name="CORE" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 5" name="NVIC_IPR5" start="0xE000E414">
      <BitField name="LPUART1" size="4" start="4" />
      <BitField name="LPUART2" size="4" start="12" />
      <BitField name="LPUART3" size="4" start="20" />
      <BitField name="LPUART4" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 6" name="NVIC_IPR6" start="0xE000E418" />
    <Register description="Interrupt Priority Register 7" name="NVIC_IPR7" start="0xE000E41C">
      <BitField name="LPI2C1" size="4" start="4" />
      <BitField name="LPI2C2" size="4" start="12" />
    </Register>
    <Register description="Interrupt Priority Register 8" name="NVIC_IPR8" start="0xE000E420">
      <BitField name="LPSPI1" size="4" start="4" />
      <BitField name="LPSPI2" size="4" start="12" />
    </Register>
    <Register description="Interrupt Priority Register 9" name="NVIC_IPR9" start="0xE000E424">
      <BitField name="FLEXRAM" size="4" start="20" />
      <BitField name="KPP" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 10" name="NVIC_IPR10" start="0xE000E428">
      <BitField name="Reserved56" size="4" start="4" />
      <BitField name="GPR" size="4" start="12" />
      <BitField name="Reserved58" size="4" start="20" />
      <BitField name="Reserved59" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 11" name="NVIC_IPR11" start="0xE000E42C">
      <BitField name="Reserved60" size="4" start="4" />
      <BitField name="WDOG2" size="4" start="12" />
      <BitField name="SNVS_HP_WRAPPER" size="4" start="20" />
      <BitField name="SNVS_HP_WRAPPER_TZ" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 12" name="NVIC_IPR12" start="0xE000E430">
      <BitField name="SNVS_LP_WRAPPER" size="4" start="4" />
      <BitField name="CSU" size="4" start="12" />
      <BitField name="DCP" size="4" start="20" />
      <BitField name="DCP_VMI" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 13" name="NVIC_IPR13" start="0xE000E434">
      <BitField name="Reserved68" size="4" start="4" />
      <BitField name="TRNG" size="4" start="12" />
      <BitField name="BEE" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 14" name="NVIC_IPR14" start="0xE000E438">
      <BitField name="SAI1" size="4" start="4" />
      <BitField name="SAI2" size="4" start="12" />
      <BitField name="SAI3_RX" size="4" start="20" />
      <BitField name="SAI3_TX" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 15" name="NVIC_IPR15" start="0xE000E43C">
      <BitField name="SPDIF" size="4" start="4" />
      <BitField name="PMU" size="4" start="12" />
      <BitField name="Reserved78" size="4" start="20" />
      <BitField name="TEMP_LOW_HIGH" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 16" name="NVIC_IPR16" start="0xE000E440">
      <BitField name="TEMP_PANIC" size="4" start="4" />
      <BitField name="USB_PHY" size="4" start="12" />
      <BitField name="Reserved82" size="4" start="20" />
      <BitField name="ADC1" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 17" name="NVIC_IPR17" start="0xE000E444">
      <BitField name="DCDC" size="4" start="12" />
      <BitField name="Reserved86" size="4" start="20" />
      <BitField name="Reserved87" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 18" name="NVIC_IPR18" start="0xE000E448">
      <BitField name="GPIO1_INT0" size="4" start="4" />
      <BitField name="GPIO1_INT1" size="4" start="12" />
      <BitField name="GPIO1_INT2" size="4" start="20" />
      <BitField name="GPIO1_INT3" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 19" name="NVIC_IPR19" start="0xE000E44C">
      <BitField name="GPIO1_INT4" size="4" start="4" />
      <BitField name="GPIO1_INT5" size="4" start="12" />
      <BitField name="GPIO1_INT6" size="4" start="20" />
      <BitField name="GPIO1_INT7" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 20" name="NVIC_IPR20" start="0xE000E450">
      <BitField name="GPIO1_Combined_0_15" size="4" start="4" />
      <BitField name="GPIO1_Combined_16_31" size="4" start="12" />
      <BitField name="GPIO2_Combined_0_15" size="4" start="20" />
      <BitField name="GPIO2_Combined_16_31" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 21" name="NVIC_IPR21" start="0xE000E454">
      <BitField name="GPIO3_Combined_0_15" size="4" start="4" />
      <BitField name="GPIO3_Combined_16_31" size="4" start="12" />
      <BitField name="Reserved102" size="4" start="20" />
      <BitField name="Reserved103" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 22" name="NVIC_IPR22" start="0xE000E458">
      <BitField name="GPIO5_Combined_0_15" size="4" start="4" />
      <BitField name="GPIO5_Combined_16_31" size="4" start="12" />
      <BitField name="FLEXIO1" size="4" start="20" />
      <BitField name="Reserved107" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 23" name="NVIC_IPR23" start="0xE000E45C">
      <BitField name="WDOG1" size="4" start="4" />
      <BitField name="RTWDOG" size="4" start="12" />
      <BitField name="EWM" size="4" start="20" />
      <BitField name="CCM_1" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 24" name="NVIC_IPR24" start="0xE000E460">
      <BitField name="CCM_2" size="4" start="4" />
      <BitField name="GPC" size="4" start="12" />
      <BitField name="SRC" size="4" start="20" />
      <BitField name="Reserved115" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 25" name="NVIC_IPR25" start="0xE000E464">
      <BitField name="GPT1" size="4" start="4" />
      <BitField name="GPT2" size="4" start="12" />
      <BitField name="PWM1_0" size="4" start="20" />
      <BitField name="PWM1_1" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 26" name="NVIC_IPR26" start="0xE000E468">
      <BitField name="PWM1_2" size="4" start="4" />
      <BitField name="PWM1_3" size="4" start="12" />
      <BitField name="PWM1_FAULT" size="4" start="20" />
      <BitField name="Reserved123" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 27" name="NVIC_IPR27" start="0xE000E46C">
      <BitField name="FLEXSPI" size="4" start="4" />
    </Register>
    <Register description="Interrupt Priority Register 28" name="NVIC_IPR28" start="0xE000E470">
      <BitField name="Reserved128" size="4" start="4" />
      <BitField name="USB_OTG1" size="4" start="12" />
    </Register>
    <Register description="Interrupt Priority Register 29" name="NVIC_IPR29" start="0xE000E474">
      <BitField name="XBAR1_IRQ_0_1" size="4" start="4" />
      <BitField name="XBAR1_IRQ_2_3" size="4" start="12" />
      <BitField name="ADC_ETC_IRQ0" size="4" start="20" />
      <BitField name="ADC_ETC_IRQ1" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 30" name="NVIC_IPR30" start="0xE000E478">
      <BitField name="ADC_ETC_IRQ2" size="4" start="4" />
      <BitField name="ADC_ETC_ERROR" size="4" start="12" />
      <BitField name="PIT" size="4" start="20" />
    </Register>
    <Register description="Interrupt Priority Register 31" name="NVIC_IPR31" start="0xE000E47C">
      <BitField name="Reserved143" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 32" name="NVIC_IPR32" start="0xE000E480">
      <BitField name="Reserved144" size="4" start="4" />
      <BitField name="ENC1" size="4" start="12" />
      <BitField name="Reserved147" size="4" start="28" />
    </Register>
    <Register description="Interrupt Priority Register 33" name="NVIC_IPR33" start="0xE000E484">
      <BitField name="Reserved148" size="4" start="4" />
      <BitField name="TMR1" size="4" start="12" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="24-bit System Timer" name="SysTick" start="0xE000E010">
    <Register description="SysTick Control and Status Register" name="SYST_CSR" start="0xE000E010">
      <BitField description="Counter Flag" name="COUNTFLAG" size="1" start="16" />
      <BitField description="Timer Clock Source" name="CLKSOURCE" size="1" start="2" />
      <BitField description="Tick Interrupt Enable" name="TICKINT" size="1" start="1" />
      <BitField description="Enable SysTick Timer" name="ENABLE" size="1" start="0" />
    </Register>
    <Register description="SysTick Reload Value Register" name="SYST_RVR" start="0xE000E014">
      <BitField description="Value to load into the SYST_CVR when the counter is enabled and when it reaches 0" name="RELOAD" size="24" start="0" />
    </Register>
    <Register description="SysTick Current Value Register Register" name="SYST_CVR" start="0xE000E018">
      <BitField description="The current value of the SysTick counter" name="CURRENT" size="24" start="0" />
    </Register>
    <Register access="ReadOnly" description="SysTick Calibration Value Register" name="SYST_CALIB" start="0xE000E01C">
      <BitField description="Indicates whether the device provides a reference clock to the processor" name="NOREF" size="1" start="31" />
      <BitField description="Indicates whether the TENMS value is exact" name="SKEW" size="1" start="30" />
      <BitField description="Reload value for 10ms (100Hz) timing, subject to system clock skew errors" name="TENMS" size="24" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="Implementation Control Block" name="ICB" start="0xE000E000">
    <Register description="Interrupt Controller Type Register" name="ICTR" start="0xE000E004">
      <BitField description="The total number of interrupt lines supported by an implementation, defined in groups of 32." name="INTLINESNUM" size="4" start="0" />
    </Register>
    <Register description="Auxiliary Control Register" name="ACTLR" start="0xE000E008">
      <BitField description="Disables dynamic allocation of ADD and SUB instructions" name="DISDYNADD" size="1" start="26" />
      <BitField description="Indicates instruction type might not be issued in channel 1" name="DISISSCH1" size="5" start="21" />
      <BitField description="Indicates nothing can be dual-issued when this instruction type is in channel 0" name="DISDI" size="5" start="16" />
      <BitField description="Disables critical AXI Read-Under-Read" name="DISCRITAXIRUR" size="1" start="15" />
      <BitField description="Indicates no new entries are allocated in BTAC, but existing entries can be updated" name="DISBTACALLOC" size="1" start="14" />
      <BitField description="Indicates BTAC is not used and only static branch prediction can occur" name="DISBTACREAD" size="1" start="13" />
      <BitField description="Disables ITM and DWT ATB flush" name="DISITMATBFLUSH" size="1" start="12" />
      <BitField description="Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions" name="DISRAMODE" size="1" start="11" />
      <BitField description="Disables FPU exception outputs" name="FPEXCODIS" size="1" start="10" />
      <BitField description="Disables dual-issue functionality" name="DISFOLD" size="1" start="2" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="System Control Block" name="SCB" start="0xE000ED00">
    <Register access="ReadOnly" description="CPUID Register" name="CPUID" start="0xE000ED00">
      <BitField description="Implementer Code" name="IMPLEMENTER" size="8" start="24" />
      <BitField description="Variant Number" name="VARIANT" size="4" start="20" />
      <BitField description="Part Number" name="PARTNO" size="12" start="4" />
      <BitField description="Revision Number" name="REVISION" size="4" start="0" />
    </Register>
    <Register description="Interrupt Control and State Register" name="ICSR" start="0xE000ED04">
      <BitField description="NMI set-pending bit" name="NMIPENDSET" size="1" start="31" />
      <BitField description="PendSV set-pending bit" name="PENDSVSET" size="1" start="28" />
      <BitField description="PendSV clear-pending bit" name="PENDSVCLR" size="1" start="27" />
      <BitField description="SysTick exception set-pending bit" name="PENDSTSET" size="1" start="26" />
      <BitField description="SysTick exception clear-pending bit" name="PENDSTCLR" size="1" start="25" />
      <BitField description="" name="ISRPREEMPT" size="1" start="23" />
      <BitField description="Interrupt pending flag" name="ISRPENDING" size="1" start="22" />
      <BitField description="Indicates the exception number of the highest priority pending enabled exception" name="VECTPENDING" size="9" start="12" />
      <BitField description="Indicates whether there are preempted active exceptions" name="RETTOBASE" size="1" start="11" />
      <BitField description="Contains the active exception number" name="VECTACTIVE" size="9" start="0" />
    </Register>
    <Register description="Vector Table Offset Register" name="VTOR" start="0xE000ED08">
      <BitField description="Vector table base offset field" name="TBLOFF" size="25" start="7" />
    </Register>
    <Register description="Application Interrupt and Reset Control Register" name="AIRCR" start="0xE000ED0C">
      <BitField description="Register key" name="VECTKEY" size="16" start="16" />
      <BitField description="Data endianness bit" name="ENDIANESS" size="1" start="15" />
      <BitField description="Interrupt priority grouping field" name="PRIGROUP" size="3" start="8" />
      <BitField description="System reset request bit" name="SYSRESETREQ" size="1" start="2" />
      <BitField description="" name="VECTCLRACTIVE" size="1" start="1" />
      <BitField description="" name="VECTRESET" size="1" start="0" />
    </Register>
    <Register description="System Control Register" name="SCR" start="0xE000ED10">
      <BitField description="Send event on pending bit" name="SEVONPEND" size="1" start="4" />
      <BitField description="Controls whether the processor uses sleep or deep sleep as its low power mode" name="SLEEPDEEP" size="1" start="2" />
      <BitField description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" name="SLEEPONEXIT" size="1" start="1" />
    </Register>
    <Register description="Configuration and Control Register" name="CCR" start="0xE000ED14">
      <BitField description="Branch prediction enable bit" name="BP" size="1" start="18" />
      <BitField description="Instruction cache enable bit" name="IC" size="1" start="17" />
      <BitField description="Cache enable bit" name="DC" size="1" start="16" />
      <BitField description="Indicates stack alignment on exception entry" name="STKALIGN" size="1" start="9" />
      <BitField description="Enables handlers with priority -1 or-2 to ignore data BusFaults caused by load and store instructions" name="BFHFNMIGN" size="1" start="8" />
      <BitField description="Enables faulting or halting when the processor executes an SDIVor UDIV instruction with a divisor of 0" name="DIV_0_TRP" size="1" start="4" />
      <BitField description="Enables unaligned access traps" name="UNALIGN_TRP" size="1" start="3" />
      <BitField description="Enables unprivileged software access to the STIR" name="USERSETMPEND" size="1" start="1" />
      <BitField description="Indicates how the processor enters Thread mode" name="NONBASETHRDENA" size="1" start="0" />
    </Register>
    <Register description="System Handler Priority Register 1" name="SHPR1" start="0xE000ED18">
      <BitField description="Priority of system handler 6 (UsageFault)" name="PRI_6(UsageFault)" size="4" start="20" />
      <BitField description="Priority of system handler 5 (BusFault)" name="PRI_5(BusFault)" size="4" start="12" />
      <BitField description="Priority of system handler 4 (MemManage)" name="PRI_4(MemManage)" size="4" start="4" />
    </Register>
    <Register description="System Handler Priority Register 2" name="SHPR2" start="0xE000ED1C">
      <BitField description="Priority of system handler 11 (SVCall)" name="PRI_11(SVCall)" size="4" start="28" />
    </Register>
    <Register description="System Handler Priority Register 3" name="SHPR3" start="0xE000ED20">
      <BitField description="Priority of system handler 15 (SysTick)" name="PRI_15(SysTick)" size="4" start="28" />
      <BitField description="Priority of system handler 14 (PendSV)" name="PRI_14(PendSV)" size="4" start="20" />
      <BitField description="Priority of system handler 12 (DebugMonitor)" name="PRI_12(DebugMonitor)" size="4" start="4" />
    </Register>
    <Register description="System Handler Control and State Register" name="SHCSR" start="0xE000ED24">
      <BitField description="UsageFault Enable Bit" name="USGFAULTENA" size="1" start="18" />
      <BitField description="BusFault Enable Bit" name="BUSFAULTENA" size="1" start="17" />
      <BitField description="MemManage Enable Bit" name="MEMFAULTENA" size="1" start="16" />
      <BitField description="SVCall Pending Bit" name="SVCALLPENDED" size="1" start="15" />
      <BitField description="BusFault Exception Pended Bit" name="BUSFAULTPENDED" size="1" start="14" />
      <BitField description="MemManage Exception Pended Bit" name="MEMFAULTPENDED" size="1" start="13" />
      <BitField description="UsageFault Exception Pended Bit" name="USGFAULTPENDED" size="1" start="12" />
      <BitField description="SysTick Exception Active Bit" name="SYSTICKACT" size="1" start="11" />
      <BitField description="PendSV Exception Active Bit" name="PENDSVACT" size="1" start="10" />
      <BitField description="Debug Monitor Active Bit" name="MONITORACT" size="1" start="8" />
      <BitField description="SVCall Active Bit" name="SVCALLACT" size="1" start="7" />
      <BitField description="UsageFault Exception Active Bit" name="USGFAULTACT" size="1" start="3" />
      <BitField description="BusFault Exception Active Bit" name="BUSFAULTACT" size="1" start="1" />
      <BitField description="MemManage Exception Active Bit" name="MEMFAULTACT" size="1" start="0" />
    </Register>
    <Register description="Configurable Fault Status Register" name="CFSR" start="0xE000ED28">
      <BitField description="UsageFault Status Register" name="UFSR" size="16" start="16" />
      <BitField description="BusFault Status Register" name="BFSR" size="8" start="8" />
      <BitField description="MemManage Fault Status Register" name="MMFSR" size="8" start="0" />
    </Register>
    <Register description="MemManage Fault Status Register" name="MMFSR" size="1" start="0xE000ED28">
      <BitField description="MemManage Fault Address Register(MMFAR) valid flag" name="MMARVALID" size="1" start="7" />
      <BitField description="Indicates a MemManage fault occurred during floating-point lazy state preservation" name="MLSPERR" size="1" start="5" />
      <BitField description="MemManage fault on stacking for exception entry" name="MSTKERR" size="1" start="4" />
      <BitField description="MemManage fault on unstacking for a return from exception" name="MUNSTKERR" size="1" start="3" />
      <BitField description="Data access violation flag" name="DACCVIOL" size="1" start="1" />
      <BitField description="Instruction access violation flag" name="IACCVIOL" size="1" start="0" />
    </Register>
    <Register description="BusFault Status Register" name="BFSR" size="1" start="0xE000ED29">
      <BitField description="BusFault Address Register(BFAR) valid flag" name="BFARVALID" size="1" start="7" />
      <BitField description="Indicates a bus fault occurred during floating-point lazy state preservation" name="LSPERR" size="1" start="5" />
      <BitField description="BusFault on stacking for exception entry" name="STKERR" size="1" start="4" />
      <BitField description="BusFault on unstacking for a return from exception" name="UNSTKERR" size="1" start="3" />
      <BitField description="Imprecise data bus error" name="IMPRECISERR" size="1" start="2" />
      <BitField description="Precise data bus error" name="PRECISERR" size="1" start="1" />
      <BitField description="Instruction bus error" name="IBUSERR" size="1" start="0" />
    </Register>
    <Register description="UsageFault Status Register" name="UFSR" size="2" start="0xE000ED2A">
      <BitField description="Divide by zero UsageFault" name="DIVBYZERO" size="1" start="9" />
      <BitField description="Unaligned access UsageFault" name="UNALIGNED" size="1" start="8" />
      <BitField description="No coprocessor UsageFault" name="NOCP" size="1" start="3" />
      <BitField description="Invalid PC load UsageFault, causedby an invalid PC load by EXC_RETURN" name="INVPC" size="1" start="2" />
      <BitField description="Invalid state UsageFault" name="INVSTATE" size="1" start="1" />
      <BitField description="Undefined instruction UsageFault" name="UNDEFINSTR" size="1" start="0" />
    </Register>
    <Register description="HardFault Status Register" name="HFSR" start="0xE000ED2C">
      <BitField description="" name="DEBUGEVT" size="1" start="31" />
      <BitField description="Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled" name="FORCED" size="1" start="30" />
      <BitField description="Indicates a BusFault on a vectortable read during exception processing" name="VECTTBL" size="1" start="1" />
    </Register>
    <Register description="Debug Fault Status Register" name="DFSR" start="0xE000ED30">
      <BitField description="" name="EXTERNAL" size="1" start="4" />
      <BitField description="" name="VCATCH" size="1" start="3" />
      <BitField description="" name="DWTTRAP" size="1" start="2" />
      <BitField description="" name="BKPT" size="1" start="1" />
      <BitField description="" name="HALTED" size="1" start="0" />
    </Register>
    <Register description="MemManage Fault Address Register" name="MMFAR" start="0xE000ED34">
      <BitField description="When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the location that generated the MemManage fault" name="ADDRESS" size="32" start="0" />
    </Register>
    <Register description="BusFault Address Register" name="BFAR" start="0xE000ED38">
      <BitField description="When the BFARVALID bit of the BFSR is set to1, this field holds the address of the location that generated the BusFault" name="ADDRESS" size="32" start="0" />
    </Register>
    <Register description="Auxiliary Fault Status Register" name="AFSR" start="0xE000ED3C">
      <BitField description="Implementation defined, the bits map to the AUXFAULT input signals" name="IMPDEF" size="32" start="0" />
    </Register>
    <Register access="ReadOnly" description="Processor Feature Register 0" name="ID_PFR0" start="0xE000ED40" />
    <Register access="ReadOnly" description="Processor Feature Register 1" name="ID_PFR1" start="0xE000ED44" />
    <Register access="ReadOnly" description="Debug Feature Register 0" name="ID_DFR0" start="0xE000ED48" />
    <Register access="ReadOnly" description="Auxilliary Feature Register 0" name="ID_AFR0" start="0xE000ED4C" />
    <Register access="ReadOnly" description="Memory Model Feature Register 0" name="ID_MMFR0" start="0xE000ED50" />
    <Register access="ReadOnly" description="Memory Model Feature Register 1" name="ID_MMFR1" start="0xE000ED54" />
    <Register access="ReadOnly" description="Memory Model Feature Register 2" name="ID_MMFR2" start="0xE000ED58" />
    <Register access="ReadOnly" description="Memory Model Feature Register 3" name="ID_MMFR3" start="0xE000ED5C" />
    <Register access="ReadOnly" description="Instruction Set Attribute Register 0" name="ID_ISAR0" start="0xE000ED60" />
    <Register access="ReadOnly" description="Instruction Set Attribute Register 1" name="ID_ISAR1" start="0xE000ED64" />
    <Register access="ReadOnly" description="Instruction Set Attribute Register 2" name="ID_ISAR2" start="0xE000ED68" />
    <Register access="ReadOnly" description="Instruction Set Attribute Register 3" name="ID_ISAR3" start="0xE000ED6C" />
    <Register access="ReadOnly" description="Instruction Set Attribute Register 4" name="ID_ISAR4" start="0xE000ED70" />
    <Register access="ReadOnly" description="Instruction Set Attribute Register 5" name="ID_ISAR5" start="0xE000ED74" />
    <Register access="ReadOnly" description="Cache Level ID Register" name="CLIDR" start="0xE000ED78">
      <BitField description="Cache Type fields" name="Ctype1" size="3" start="0" />
      <BitField description="Cache Type fields" name="Ctype2" size="3" start="3" />
      <BitField description="Cache Type fields" name="Ctype3" size="3" start="6" />
      <BitField description="Cache Type fields" name="Ctype4" size="3" start="9" />
      <BitField description="Cache Type fields" name="Ctype5" size="3" start="12" />
      <BitField description="Cache Type fields" name="Ctype6" size="3" start="15" />
      <BitField description="Cache Type fields" name="Ctype7" size="3" start="18" />
      <BitField description="Cache Type fields" name="Ctype8" size="3" start="21" />
      <BitField description="Level of Unification Inner Shareable for the cache hierarchy" name="LoUIS" size="3" start="21" />
      <BitField description="Level of Coherency for the cache hierarchy" name="LoC" size="3" start="24" />
      <BitField description="Level of Unification Uniprocessor for the cache hierarchy" name="LoC" size="3" start="27" />
    </Register>
    <Register access="ReadOnly" description="Cache Type Register" name="CTR" start="0xE000ED7C">
      <BitField description="Instruction cache minimum line length" name="IminLine" size="4" start="0" />
      <BitField description="Data cache minimum line length" name="DminLine" size="4" start="16" />
      <BitField description="Exclusives Reservation Granule" name="ERG" size="4" start="20" />
    </Register>
    <Register access="ReadOnly" description="Current Cache Size ID Register" name="CCSIDR" start="0xE000ED80">
      <BitField description="Log2 Number of words in cache line - 2" name="LineSize" size="3" start="0" />
      <BitField description="Associativity of cache - 1" name="Associativity" size="10" start="3" />
      <BitField description="Number of sets in cache - 1" name="NumSets" size="15" start="13" />
      <BitField description="Write-Allocation" name="WA" size="1" start="28" />
      <BitField description="Read-Allocation" name="RA" size="1" start="29" />
      <BitField description="Write-Back" name="WB" size="1" start="30" />
      <BitField description="Write-Through" name="WT" size="1" start="31" />
    </Register>
    <Register description="Current Cache Selection Register" name="CSSLER" start="0xE000ED84">
      <BitField description="Selects either instruction or data cache" name="InD" size="1" start="0" />
      <BitField description="Identifies which cache level to select" name="Level" size="3" start="1" />
    </Register>
    <Register description="Coprocessor Access Control Register" name="CPACR" start="0xE000ED88">
      <BitField description="Access privileges for coprocessor 11" name="CP11" size="2" start="22" />
      <BitField description="Access privileges for coprocessor 10" name="CP10" size="2" start="20" />
      <BitField description="Access privileges for coprocessor 7" name="CP7" size="2" start="14" />
      <BitField description="Access privileges for coprocessor 6" name="CP6" size="2" start="12" />
      <BitField description="Access privileges for coprocessor 5" name="CP5" size="2" start="10" />
      <BitField description="Access privileges for coprocessor 4" name="CP4" size="2" start="8" />
      <BitField description="Access privileges for coprocessor 3" name="CP3" size="2" start="6" />
      <BitField description="Access privileges for coprocessor 2" name="CP2" size="2" start="4" />
      <BitField description="Access privileges for coprocessor 1" name="CP1" size="2" start="2" />
      <BitField description="Access privileges for coprocessor 0" name="CP0" size="2" start="0" />
    </Register>
    <Register description="Software Triggered Interrupt Register" name="STIR" start="0xe000ef00">
      <BitField description="Interrupt ID" name="INTID" size="9" start="0" />
    </Register>
    <Register description="Instruction Tightly-Coupled Memory Control" name="CM7_ITCMCR" start="0xE000EF90">
      <BitField description="TCM Size" name="SZ" size="4" start="3" />
      <BitField description="Retry Phase Enable" name="RETEN" size="1" start="2" />
      <BitField description="RMW Enable" name="RMW" size="1" start="1" />
      <BitField description="TCM Enable" name="EN" size="1" start="0" />
    </Register>
    <Register description="Data Tightly-Coupled Memory Control" name="CM7_DTCMCR" start="0xE000EF94">
      <BitField description="TCM Size" name="SZ" size="4" start="3" />
      <BitField description="Retry Phase Enable" name="RETEN" size="1" start="2" />
      <BitField description="RMW Enable" name="RMW" size="1" start="1" />
      <BitField description="TCM Enable" name="EN" size="1" start="0" />
    </Register>
    <Register description="AHBP Control Register" name="CM7_AHBPCR" start="0xE000EF98">
      <BitField description="AHBP Size" name="SZ" size="3" start="1" />
      <BitField description="AHBP Enable" name="EN" size="1" start="0" />
    </Register>
    <Register description="L1 Cache Control Register" name="CM7_CACR" start="0xE000EF9C">
      <BitField description="Enables Force Write-Through in the data cache" name="FORCEWT" size="1" start="2" />
      <BitField description="Enables ECC in the instruction and data cache" name="ECCDIS" size="1" start="1" />
      <BitField description="Shared cacheable-is-WT for data cache" name="SIWT" size="1" start="0" />
    </Register>
    <Register description="AHB Slave Control Register" name="CM7_AHBSCR" start="0xE000EFA0">
      <BitField description="Fairness counter initialization value" name="INITCOUNT" size="5" start="11" />
      <BitField description="Threshold execution priority for AHBS traffic demotion" name="TPRI" size="9" start="2" />
      <BitField description="AHBS prioritization control" name="CTL" size="2" start="0" />
    </Register>
    <Register description="Auxilliary Bus Fault Status Register" name="CM7_ABFSR" start="0xE000EFA8">
      <BitField description="Indicates the type of fault on the AXIM" name="AXIMTYPE" size="2" start="8" />
      <BitField description="Asynchronous fault on EPPB interface" name="EPPB" size="1" start="4" />
      <BitField description="Asynchronous fault on AXIM interface" name="AHBP" size="1" start="3" />
      <BitField description="Asynchronous fault on AHBP interface" name="AHBP" size="1" start="2" />
      <BitField description="Asynchronous fault on DTCM interface" name="DTCM" size="1" start="1" />
      <BitField description="Asynchronous fault on ITCM interface" name="ITCM" size="1" start="0" />
    </Register>
    <Register description="Instruction Error bank Register 0" name="IEBR0" start="0xE000EFB0">
      <BitField description="User-defined" name="User-defined" size="2" start="30" />
      <BitField description="Type of error" name="Type of error" size="1" start="17" />
      <BitField description="RAM bank" name="RAM bank" size="1" start="16" />
      <BitField description="RAM location" name="RAM location" size="14" start="2" />
      <BitField description="Locked" name="Locked" size="1" start="1" />
      <BitField description="Valid" name="Valid" size="1" start="0" />
    </Register>
    <Register description="Instruction Error bank Register 1" name="IEBR1" start="0xE000EFB4">
      <BitField description="User-defined" name="User-defined" size="2" start="30" />
      <BitField description="Type of error" name="Type of error" size="1" start="17" />
      <BitField description="RAM bank" name="RAM bank" size="1" start="16" />
      <BitField description="RAM location" name="RAM location" size="14" start="2" />
      <BitField description="Locked" name="Locked" size="1" start="1" />
      <BitField description="Valid" name="Valid" size="1" start="0" />
    </Register>
    <Register description="Data Error bank Register 0" name="DEBR0" start="0xE000EFB8">
      <BitField description="User-defined" name="User-defined" size="2" start="30" />
      <BitField description="Type of error" name="Type of error" size="1" start="17" />
      <BitField description="RAM bank" name="RAM bank" size="1" start="16" />
      <BitField description="RAM location" name="RAM location" size="14" start="2" />
      <BitField description="Locked" name="Locked" size="1" start="1" />
      <BitField description="Valid" name="Valid" size="1" start="0" />
    </Register>
    <Register description="Data Error bank Register 1" name="DEBR1" start="0xE000EFBC">
      <BitField description="User-defined" name="User-defined" size="2" start="30" />
      <BitField description="Type of error" name="Type of error" size="1" start="17" />
      <BitField description="RAM bank" name="RAM bank" size="1" start="16" />
      <BitField description="RAM location" name="RAM location" size="14" start="2" />
      <BitField description="Locked" name="Locked" size="1" start="1" />
      <BitField description="Valid" name="Valid" size="1" start="0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="Floating Point Unit" name="FPU" start="0xE000EF34">
    <Register description="Floating-point Context Control Register" name="FPCCR" start="0xE000EF34">
      <BitField description="Automatic state preservation enable" name="ASPEN" size="1" start="31" />
      <BitField description="Lazy state preservation enable" name="LSPEN" size="1" start="30" />
      <BitField description="DebugMonitor ready" name="MONRDY" size="1" start="8" />
      <BitField description="BusFault ready" name="BFRDY" size="1" start="6" />
      <BitField description="MemManage ready" name="MMRDY" size="1" start="5" />
      <BitField description="HardFault ready" name="HFRDY" size="1" start="4" />
      <BitField description="Thread Mode" name="THREAD" size="1" start="3" />
      <BitField description="User privilege" name="USER" size="1" start="1" />
      <BitField description="Lazy state preservation active" name="LSPACT" size="1" start="0" />
    </Register>
    <Register description="Floating-point Context Address Register" name="FPCAR" start="0xE000EF38">
      <BitField description="The location of the unpopulated floating-point register space allocated on an exception stack frame" name="ADDRESSS" size="29" start="3" />
    </Register>
    <Register description="Floating-point Default Status Control Register" name="FPDSCR" start="0xE000EF3C">
      <BitField description="Alternative half-precision control bit" name="AHP" size="1" start="26" />
      <BitField description="Default NaN mode control bit" name="DN" size="1" start="25" />
      <BitField description="Flush-to-zero mode control bit" name="FZ" size="1" start="24" />
      <BitField description="Rounding Mode control field" name="RMode" size="2" start="22" />
    </Register>
  </RegisterGroup>
  <RegisterGroup description="Memory Protection Unit" name="MPU" start="0xE000ED90">
    <Register access="ReadOnly" description="MPU Type Register" name="MPU_TYPE" start="0xE000ED90">
      <BitField description="Number of supported MPU instruction regions" name="IREGION" size="8" start="16" />
      <BitField description="Number of supported MPU data regions" name="DREGION" size="8" start="8" />
      <BitField description="Support for unified or separate instruction and date memory maps" name="SEPARATE" size="1" start="0" />
    </Register>
    <Register description="MPU Control Register" name="MPU_CTRL" start="0xE000ED94">
      <BitField description="Enables privileged software access to the default memory map" name="PRIVDEFENA" size="1" start="2" />
      <BitField description="Enable the operation of MPU during hard fault, NMI, and FAULTMASK handlers" name="HFNMIENA" size="1" start="1" />
      <BitField description="Enable MPU" name="ENABLE" size="1" start="0" />
    </Register>
    <Register description="MPU Region Number Register" name="MPU_RNR" start="0xE000ED98">
      <BitField description="Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers" name="REGION" size="8" start="0" />
    </Register>
    <Register description="MPU Region Base Address Register" name="MPU_RBAR" start="0xE000ED9C">
      <BitField description="Region base address field" name="ADDR" size="27" start="5" />
      <BitField description="MPU Region Number valid bit" name="VALID" size="1" start="4" />
      <BitField description="MPU region field" name="REGION" size="4" start="0" />
    </Register>
    <Register description="MPU Region Attribute and Size Register" name="MPU_RASR" start="0xE000EDA0">
      <BitField description="Instruction access disable bit" name="XN" size="1" start="28" />
      <BitField description="Access permission field" name="AP" size="3" start="24" />
      <BitField description="Memory access attribute" name="TEX" size="3" start="19" />
      <BitField description="Shareable bit" name="S" size="1" start="18" />
      <BitField description="Memory access attribute" name="C" size="1" start="17" />
      <BitField description="Memory access attribute" name="B" size="1" start="16" />
      <BitField description="Subregion disable bits" name="SRD" size="8" start="8" />
      <BitField description="MPU protection region size" name="SIZE" size="5" start="1" />
      <BitField description="Region enable bit" name="ENABLE" size="1" start="0" />
    </Register>
  </RegisterGroup>
</Processor>
