01:12:58 **** Incremental Build of configuration Debug for project memory_access ****
make all 
Generating bif file for the system project
generate_system_bif.bat 60498 C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm standalone_psu_cortexa53_0 C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/memory_access/Debug/system.bif
sdcard_gen --xpfm C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/memory_access/Debug/system.bif --bitstream C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/bram_ddr/_ide/bitstream/design_1_wrapper.bit --elf C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/bram_ddr/Debug/bram_ddr.elf,psu_cortexa53_0
creating BOOT.BIN using C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/bram_ddr/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2022.2/bin/bootgen -arch zynqmp -image C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/memory_access/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

01:13:06 Build Finished (took 8s.643ms)

