and r0, r1, r2 
asr r1, r2, r0 
mvn r3, r1 
asr r2, r3, #2 
