# RV Day 4 - Basic RISC-V CPU micro-architecture
- RISCV block diagram 
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/5b3c80d853b2db207f2ebc4befa41dea1dcbd72d/images/Screenshot%202025-05-09%20233634.png)
1. ![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/5b3c80d853b2db207f2ebc4befa41dea1dcbd72d/images/Screenshot%202025-05-09%20170531.png)
2. ![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/5b3c80d853b2db207f2ebc4befa41dea1dcbd72d/images/Screenshot%202025-05-09%20170831.png)
3. ![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/5b3c80d853b2db207f2ebc4befa41dea1dcbd72d/images/Screenshot%202025-05-09%20172840.png)
4. ![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/5b3c80d853b2db207f2ebc4befa41dea1dcbd72d/images/Screenshot%202025-05-09%20173837.png)
