{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 15:34:39 2021 " "Info: Processing started: Thu Dec 09 15:34:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 190 -1 0 } } { "d:/wd500/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/wd500/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register DataPath:MIPSDP\|PC\[4\] register DataPath:MIPSDP\|PC\[7\] 19.65 MHz 50.883 ns Internal " "Info: Clock \"clock\" has Internal fmax of 19.65 MHz between source register \"DataPath:MIPSDP\|PC\[4\]\" and destination register \"DataPath:MIPSDP\|PC\[7\]\" (period= 50.883 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "50.305 ns + Longest register register " "Info: + Longest register to register delay is 50.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 0.175 ns DataPath:MIPSDP\|PC\[4\] 1 REG LC3_19_W4 35 " "Info: 1: + IC(0.000 ns) + CELL(0.175 ns) = 0.175 ns; Loc. = LC3_19_W4; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[4\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataPath:MIPSDP|PC[4] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(1.948 ns) 3.843 ns DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[17\]~mem_cell_ra 2 MEM EC2_1_W4 1 " "Info: 2: + IC(1.720 ns) + CELL(1.948 ns) = 3.843 ns; Loc. = EC2_1_W4; Fanout = 1; MEM Node = 'DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[17\]~mem_cell_ra'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.668 ns" { DataPath:MIPSDP|PC[4] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[17] } "NODE_NAME" } } { "altrom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.692 ns) 5.535 ns DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[17\] 3 MEM EC2_1_W4 259 " "Info: 3: + IC(0.000 ns) + CELL(1.692 ns) = 5.535 ns; Loc. = EC2_1_W4; Fanout = 259; MEM Node = 'DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[17\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.692 ns" { DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[17] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[17] } "NODE_NAME" } } { "altrom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.322 ns) + CELL(0.978 ns) 10.835 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux61~199 4 COMB LC3_5_V4 1 " "Info: 4: + IC(4.322 ns) + CELL(0.978 ns) = 10.835 ns; Loc. = LC3_5_V4; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux61~199'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.300 ns" { DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[17] DataPath:MIPSDP|RegisterFile:REG|Mux61~199 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.487 ns) 11.622 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux61~200 5 COMB LC9_5_V4 1 " "Info: 5: + IC(0.300 ns) + CELL(0.487 ns) = 11.622 ns; Loc. = LC9_5_V4; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux61~200'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.787 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux61~199 DataPath:MIPSDP|RegisterFile:REG|Mux61~200 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.890 ns) + CELL(0.487 ns) 16.999 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux61~203 6 COMB LC1_21_G4 1 " "Info: 6: + IC(4.890 ns) + CELL(0.487 ns) = 16.999 ns; Loc. = LC1_21_G4; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux61~203'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.377 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux61~200 DataPath:MIPSDP|RegisterFile:REG|Mux61~203 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.487 ns) 17.810 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux61~206 7 COMB LC8_21_G4 9 " "Info: 7: + IC(0.324 ns) + CELL(0.487 ns) = 17.810 ns; Loc. = LC8_21_G4; Fanout = 9; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux61~206'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.811 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux61~203 DataPath:MIPSDP|RegisterFile:REG|Mux61~206 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.744 ns) + CELL(0.487 ns) 23.041 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux61~207 8 COMB LC3_9_S4 3 " "Info: 8: + IC(4.744 ns) + CELL(0.487 ns) = 23.041 ns; Loc. = LC3_9_S4; Fanout = 3; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux61~207'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.231 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux61~206 DataPath:MIPSDP|RegisterFile:REG|Mux61~207 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.541 ns) + CELL(0.487 ns) 27.069 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12533 9 COMB LC5_7_R4 2 " "Info: 9: + IC(3.541 ns) + CELL(0.487 ns) = 27.069 ns; Loc. = LC5_7_R4; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12533'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.028 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux61~207 DataPath:MIPSDP|MIPSALU:ALU|Add0~12533 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.408 ns) 28.777 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12315 10 COMB LC8_8_R4 2 " "Info: 10: + IC(0.300 ns) + CELL(1.408 ns) = 28.777 ns; Loc. = LC8_8_R4; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12315'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.708 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~12533 DataPath:MIPSDP|MIPSALU:ALU|Add0~12315 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 28.905 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12323 11 COMB LC9_8_R4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.128 ns) = 28.905 ns; Loc. = LC9_8_R4; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12323'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~12315 DataPath:MIPSDP|MIPSALU:ALU|Add0~12323 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.033 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12331 12 COMB LC10_8_R4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.128 ns) = 29.033 ns; Loc. = LC10_8_R4; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12331'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~12323 DataPath:MIPSDP|MIPSALU:ALU|Add0~12331 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.128 ns) 29.735 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12337 13 COMB LC1_10_R4 2 " "Info: 13: + IC(0.574 ns) + CELL(0.128 ns) = 29.735 ns; Loc. = LC1_10_R4; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12337'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.702 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~12331 DataPath:MIPSDP|MIPSALU:ALU|Add0~12337 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.863 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12345 14 COMB LC2_10_R4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.128 ns) = 29.863 ns; Loc. = LC2_10_R4; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12345'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~12337 DataPath:MIPSDP|MIPSALU:ALU|Add0~12345 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 29.991 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12351 15 COMB LC3_10_R4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.128 ns) = 29.991 ns; Loc. = LC3_10_R4; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12351'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~12345 DataPath:MIPSDP|MIPSALU:ALU|Add0~12351 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.128 ns) 30.119 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12359 16 COMB LC4_10_R4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.128 ns) = 30.119 ns; Loc. = LC4_10_R4; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12359'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~12351 DataPath:MIPSDP|MIPSALU:ALU|Add0~12359 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.957 ns) 31.076 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12364 17 COMB LC5_10_R4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.957 ns) = 31.076 ns; Loc. = LC5_10_R4; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12364'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.957 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~12359 DataPath:MIPSDP|MIPSALU:ALU|Add0~12364 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.780 ns) + CELL(0.487 ns) 35.343 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12367 18 COMB LC8_16_P4 33 " "Info: 18: + IC(3.780 ns) + CELL(0.487 ns) = 35.343 ns; Loc. = LC8_16_P4; Fanout = 33; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12367'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.267 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~12364 DataPath:MIPSDP|MIPSALU:ALU|Add0~12367 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.721 ns) + CELL(0.487 ns) 39.551 ns DataPath:MIPSDP\|PCValue~3044 19 COMB LC4_22_R4 1 " "Info: 19: + IC(3.721 ns) + CELL(0.487 ns) = 39.551 ns; Loc. = LC4_22_R4; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|PCValue~3044'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.208 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~12367 DataPath:MIPSDP|PCValue~3044 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(1.134 ns) 42.770 ns DataPath:MIPSDP\|PCValue~3047 20 COMB LC6_5_R4 1 " "Info: 20: + IC(2.085 ns) + CELL(1.134 ns) = 42.770 ns; Loc. = LC6_5_R4; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|PCValue~3047'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.219 ns" { DataPath:MIPSDP|PCValue~3044 DataPath:MIPSDP|PCValue~3047 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.101 ns) + CELL(0.978 ns) 47.849 ns DataPath:MIPSDP\|PCValue~0 21 COMB LC2_24_W4 30 " "Info: 21: + IC(4.101 ns) + CELL(0.978 ns) = 47.849 ns; Loc. = LC2_24_W4; Fanout = 30; COMB Node = 'DataPath:MIPSDP\|PCValue~0'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.079 ns" { DataPath:MIPSDP|PCValue~3047 DataPath:MIPSDP|PCValue~0 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.657 ns) 50.305 ns DataPath:MIPSDP\|PC\[7\] 22 REG LC6_19_W4 3 " "Info: 22: + IC(1.799 ns) + CELL(0.657 ns) = 50.305 ns; Loc. = LC6_19_W4; Fanout = 3; REG Node = 'DataPath:MIPSDP\|PC\[7\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.456 ns" { DataPath:MIPSDP|PCValue~0 DataPath:MIPSDP|PC[7] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.104 ns ( 28.04 % ) " "Info: Total cell delay = 14.104 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "36.201 ns ( 71.96 % ) " "Info: Total interconnect delay = 36.201 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "50.305 ns" { DataPath:MIPSDP|PC[4] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[17] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[17] DataPath:MIPSDP|RegisterFile:REG|Mux61~199 DataPath:MIPSDP|RegisterFile:REG|Mux61~200 DataPath:MIPSDP|RegisterFile:REG|Mux61~203 DataPath:MIPSDP|RegisterFile:REG|Mux61~206 DataPath:MIPSDP|RegisterFile:REG|Mux61~207 DataPath:MIPSDP|MIPSALU:ALU|Add0~12533 DataPath:MIPSDP|MIPSALU:ALU|Add0~12315 DataPath:MIPSDP|MIPSALU:ALU|Add0~12323 DataPath:MIPSDP|MIPSALU:ALU|Add0~12331 DataPath:MIPSDP|MIPSALU:ALU|Add0~12337 DataPath:MIPSDP|MIPSALU:ALU|Add0~12345 DataPath:MIPSDP|MIPSALU:ALU|Add0~12351 DataPath:MIPSDP|MIPSALU:ALU|Add0~12359 DataPath:MIPSDP|MIPSALU:ALU|Add0~12364 DataPath:MIPSDP|MIPSALU:ALU|Add0~12367 DataPath:MIPSDP|PCValue~3044 DataPath:MIPSDP|PCValue~3047 DataPath:MIPSDP|PCValue~0 DataPath:MIPSDP|PC[7] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "50.305 ns" { DataPath:MIPSDP|PC[4] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[17] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[17] {} DataPath:MIPSDP|RegisterFile:REG|Mux61~199 {} DataPath:MIPSDP|RegisterFile:REG|Mux61~200 {} DataPath:MIPSDP|RegisterFile:REG|Mux61~203 {} DataPath:MIPSDP|RegisterFile:REG|Mux61~206 {} DataPath:MIPSDP|RegisterFile:REG|Mux61~207 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12533 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12315 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12323 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12331 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12337 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12345 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12351 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12359 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12364 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12367 {} DataPath:MIPSDP|PCValue~3044 {} DataPath:MIPSDP|PCValue~3047 {} DataPath:MIPSDP|PCValue~0 {} DataPath:MIPSDP|PC[7] {} } { 0.000ns 1.720ns 0.000ns 4.322ns 0.300ns 4.890ns 0.324ns 4.744ns 3.541ns 0.300ns 0.000ns 0.000ns 0.574ns 0.000ns 0.000ns 0.000ns 0.000ns 3.780ns 3.721ns 2.085ns 4.101ns 1.799ns } { 0.175ns 1.948ns 1.692ns 0.978ns 0.487ns 0.487ns 0.487ns 0.487ns 0.487ns 1.408ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.957ns 0.487ns 0.487ns 1.134ns 0.978ns 0.657ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.962 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 4.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.933 ns) 1.933 ns clock 1 CLK PIN_P3 1278 " "Info: 1: + IC(0.000 ns) + CELL(1.933 ns) = 1.933 ns; Loc. = PIN_P3; Fanout = 1278; CLK Node = 'clock'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.019 ns) + CELL(0.010 ns) 4.962 ns DataPath:MIPSDP\|PC\[7\] 2 REG LC6_19_W4 3 " "Info: 2: + IC(3.019 ns) + CELL(0.010 ns) = 4.962 ns; Loc. = LC6_19_W4; Fanout = 3; REG Node = 'DataPath:MIPSDP\|PC\[7\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.029 ns" { clock DataPath:MIPSDP|PC[7] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 39.16 % ) " "Info: Total cell delay = 1.943 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.019 ns ( 60.84 % ) " "Info: Total interconnect delay = 3.019 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.962 ns" { clock DataPath:MIPSDP|PC[7] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.962 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[7] {} } { 0.000ns 0.000ns 3.019ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 4.962 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 4.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.933 ns) 1.933 ns clock 1 CLK PIN_P3 1278 " "Info: 1: + IC(0.000 ns) + CELL(1.933 ns) = 1.933 ns; Loc. = PIN_P3; Fanout = 1278; CLK Node = 'clock'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.019 ns) + CELL(0.010 ns) 4.962 ns DataPath:MIPSDP\|PC\[4\] 2 REG LC3_19_W4 35 " "Info: 2: + IC(3.019 ns) + CELL(0.010 ns) = 4.962 ns; Loc. = LC3_19_W4; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[4\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.029 ns" { clock DataPath:MIPSDP|PC[4] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 39.16 % ) " "Info: Total cell delay = 1.943 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.019 ns ( 60.84 % ) " "Info: Total interconnect delay = 3.019 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.962 ns" { clock DataPath:MIPSDP|PC[4] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.962 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[4] {} } { 0.000ns 0.000ns 3.019ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.962 ns" { clock DataPath:MIPSDP|PC[7] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.962 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[7] {} } { 0.000ns 0.000ns 3.019ns } { 0.000ns 1.933ns 0.010ns } "" } } { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.962 ns" { clock DataPath:MIPSDP|PC[4] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.962 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[4] {} } { 0.000ns 0.000ns 3.019ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.328 ns + " "Info: + Micro clock to output delay of source is 0.328 ns" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.250 ns + " "Info: + Micro setup delay of destination is 0.250 ns" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "50.305 ns" { DataPath:MIPSDP|PC[4] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[17] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[17] DataPath:MIPSDP|RegisterFile:REG|Mux61~199 DataPath:MIPSDP|RegisterFile:REG|Mux61~200 DataPath:MIPSDP|RegisterFile:REG|Mux61~203 DataPath:MIPSDP|RegisterFile:REG|Mux61~206 DataPath:MIPSDP|RegisterFile:REG|Mux61~207 DataPath:MIPSDP|MIPSALU:ALU|Add0~12533 DataPath:MIPSDP|MIPSALU:ALU|Add0~12315 DataPath:MIPSDP|MIPSALU:ALU|Add0~12323 DataPath:MIPSDP|MIPSALU:ALU|Add0~12331 DataPath:MIPSDP|MIPSALU:ALU|Add0~12337 DataPath:MIPSDP|MIPSALU:ALU|Add0~12345 DataPath:MIPSDP|MIPSALU:ALU|Add0~12351 DataPath:MIPSDP|MIPSALU:ALU|Add0~12359 DataPath:MIPSDP|MIPSALU:ALU|Add0~12364 DataPath:MIPSDP|MIPSALU:ALU|Add0~12367 DataPath:MIPSDP|PCValue~3044 DataPath:MIPSDP|PCValue~3047 DataPath:MIPSDP|PCValue~0 DataPath:MIPSDP|PC[7] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "50.305 ns" { DataPath:MIPSDP|PC[4] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[17] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[17] {} DataPath:MIPSDP|RegisterFile:REG|Mux61~199 {} DataPath:MIPSDP|RegisterFile:REG|Mux61~200 {} DataPath:MIPSDP|RegisterFile:REG|Mux61~203 {} DataPath:MIPSDP|RegisterFile:REG|Mux61~206 {} DataPath:MIPSDP|RegisterFile:REG|Mux61~207 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12533 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12315 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12323 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12331 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12337 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12345 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12351 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12359 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12364 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12367 {} DataPath:MIPSDP|PCValue~3044 {} DataPath:MIPSDP|PCValue~3047 {} DataPath:MIPSDP|PCValue~0 {} DataPath:MIPSDP|PC[7] {} } { 0.000ns 1.720ns 0.000ns 4.322ns 0.300ns 4.890ns 0.324ns 4.744ns 3.541ns 0.300ns 0.000ns 0.000ns 0.574ns 0.000ns 0.000ns 0.000ns 0.000ns 3.780ns 3.721ns 2.085ns 4.101ns 1.799ns } { 0.175ns 1.948ns 1.692ns 0.978ns 0.487ns 0.487ns 0.487ns 0.487ns 0.487ns 1.408ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.128ns 0.957ns 0.487ns 0.487ns 1.134ns 0.978ns 0.657ns } "" } } { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.962 ns" { clock DataPath:MIPSDP|PC[7] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.962 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[7] {} } { 0.000ns 0.000ns 3.019ns } { 0.000ns 1.933ns 0.010ns } "" } } { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.962 ns" { clock DataPath:MIPSDP|PC[4] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.962 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[4] {} } { 0.000ns 0.000ns 3.019ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "DataPath:MIPSDP\|PC\[2\] reset clock -0.433 ns register " "Info: tsu for register \"DataPath:MIPSDP\|PC\[2\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.433 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.279 ns + Longest pin register " "Info: + Longest pin to register delay is 4.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.307 ns) 2.307 ns reset 1 PIN PIN_A20 1278 " "Info: 1: + IC(0.000 ns) + CELL(2.307 ns) = 2.307 ns; Loc. = PIN_A20; Fanout = 1278; PIN Node = 'reset'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.657 ns) 4.279 ns DataPath:MIPSDP\|PC\[2\] 2 REG LC1_19_W4 35 " "Info: 2: + IC(1.315 ns) + CELL(0.657 ns) = 4.279 ns; Loc. = LC1_19_W4; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[2\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.972 ns" { reset DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.964 ns ( 69.27 % ) " "Info: Total cell delay = 2.964 ns ( 69.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 30.73 % ) " "Info: Total interconnect delay = 1.315 ns ( 30.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.279 ns" { reset DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.279 ns" { reset {} reset~out0 {} DataPath:MIPSDP|PC[2] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 2.307ns 0.657ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.250 ns + " "Info: + Micro setup delay of destination is 0.250 ns" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.962 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 4.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.933 ns) 1.933 ns clock 1 CLK PIN_P3 1278 " "Info: 1: + IC(0.000 ns) + CELL(1.933 ns) = 1.933 ns; Loc. = PIN_P3; Fanout = 1278; CLK Node = 'clock'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.019 ns) + CELL(0.010 ns) 4.962 ns DataPath:MIPSDP\|PC\[2\] 2 REG LC1_19_W4 35 " "Info: 2: + IC(3.019 ns) + CELL(0.010 ns) = 4.962 ns; Loc. = LC1_19_W4; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[2\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.029 ns" { clock DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 39.16 % ) " "Info: Total cell delay = 1.943 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.019 ns ( 60.84 % ) " "Info: Total interconnect delay = 3.019 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.962 ns" { clock DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.962 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[2] {} } { 0.000ns 0.000ns 3.019ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.279 ns" { reset DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.279 ns" { reset {} reset~out0 {} DataPath:MIPSDP|PC[2] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 2.307ns 0.657ns } "" } } { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.962 ns" { clock DataPath:MIPSDP|PC[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.962 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[2] {} } { 0.000ns 0.000ns 3.019ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock DReadData\[2\] DataPath:MIPSDP\|PC\[4\] 63.676 ns register " "Info: tco from clock \"clock\" to destination pin \"DReadData\[2\]\" through register \"DataPath:MIPSDP\|PC\[4\]\" is 63.676 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 4.962 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 4.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.933 ns) 1.933 ns clock 1 CLK PIN_P3 1278 " "Info: 1: + IC(0.000 ns) + CELL(1.933 ns) = 1.933 ns; Loc. = PIN_P3; Fanout = 1278; CLK Node = 'clock'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.019 ns) + CELL(0.010 ns) 4.962 ns DataPath:MIPSDP\|PC\[4\] 2 REG LC3_19_W4 35 " "Info: 2: + IC(3.019 ns) + CELL(0.010 ns) = 4.962 ns; Loc. = LC3_19_W4; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[4\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.029 ns" { clock DataPath:MIPSDP|PC[4] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 39.16 % ) " "Info: Total cell delay = 1.943 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.019 ns ( 60.84 % ) " "Info: Total interconnect delay = 3.019 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.962 ns" { clock DataPath:MIPSDP|PC[4] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.962 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[4] {} } { 0.000ns 0.000ns 3.019ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.328 ns + " "Info: + Micro clock to output delay of source is 0.328 ns" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "58.386 ns + Longest register pin " "Info: + Longest register to pin delay is 58.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 0.175 ns DataPath:MIPSDP\|PC\[4\] 1 REG LC3_19_W4 35 " "Info: 1: + IC(0.000 ns) + CELL(0.175 ns) = 0.175 ns; Loc. = LC3_19_W4; Fanout = 35; REG Node = 'DataPath:MIPSDP\|PC\[4\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataPath:MIPSDP|PC[4] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(1.948 ns) 3.850 ns DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[18\]~mem_cell_ra 2 MEM EC8_1_W4 1 " "Info: 2: + IC(1.727 ns) + CELL(1.948 ns) = 3.850 ns; Loc. = EC8_1_W4; Fanout = 1; MEM Node = 'DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[18\]~mem_cell_ra'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.675 ns" { DataPath:MIPSDP|PC[4] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[18] } "NODE_NAME" } } { "altrom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.692 ns) 5.542 ns DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[18\] 3 MEM EC8_1_W4 243 " "Info: 3: + IC(0.000 ns) + CELL(1.692 ns) = 5.542 ns; Loc. = EC8_1_W4; Fanout = 243; MEM Node = 'DataPath:MIPSDP\|IMemory:IMemory_inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[18\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.692 ns" { DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[18] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[18] } "NODE_NAME" } } { "altrom.tdf" "" { Text "d:/wd500/72/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.172 ns) + CELL(1.111 ns) 10.825 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux63~192 4 COMB LC10_19_U4 1 " "Info: 4: + IC(4.172 ns) + CELL(1.111 ns) = 10.825 ns; Loc. = LC10_19_U4; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux63~192'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.283 ns" { DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[18] DataPath:MIPSDP|RegisterFile:REG|Mux63~192 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.487 ns) 11.628 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux63~193 5 COMB LC1_19_U4 1 " "Info: 5: + IC(0.316 ns) + CELL(0.487 ns) = 11.628 ns; Loc. = LC1_19_U4; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux63~193'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.803 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux63~192 DataPath:MIPSDP|RegisterFile:REG|Mux63~193 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.487 ns) 13.822 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux63~194 6 COMB LC10_24_U4 1 " "Info: 6: + IC(1.707 ns) + CELL(0.487 ns) = 13.822 ns; Loc. = LC10_24_U4; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux63~194'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.194 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux63~193 DataPath:MIPSDP|RegisterFile:REG|Mux63~194 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.574 ns) + CELL(0.487 ns) 17.883 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux63~197 7 COMB LC7_23_S4 9 " "Info: 7: + IC(3.574 ns) + CELL(0.487 ns) = 17.883 ns; Loc. = LC7_23_S4; Fanout = 9; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux63~197'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.061 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux63~194 DataPath:MIPSDP|RegisterFile:REG|Mux63~197 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.367 ns) + CELL(0.487 ns) 20.737 ns DataPath:MIPSDP\|RegisterFile:REG\|Mux63~208 8 COMB LC2_8_S4 3 " "Info: 8: + IC(2.367 ns) + CELL(0.487 ns) = 20.737 ns; Loc. = LC2_8_S4; Fanout = 3; COMB Node = 'DataPath:MIPSDP\|RegisterFile:REG\|Mux63~208'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux63~197 DataPath:MIPSDP|RegisterFile:REG|Mux63~208 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.301 ns) + CELL(0.487 ns) 23.525 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12523 9 COMB LC10_23_S4 2 " "Info: 9: + IC(2.301 ns) + CELL(0.487 ns) = 23.525 ns; Loc. = LC10_23_S4; Fanout = 2; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12523'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.788 ns" { DataPath:MIPSDP|RegisterFile:REG|Mux63~208 DataPath:MIPSDP|MIPSALU:ALU|Add0~12523 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.111 ns) 28.536 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12300 10 COMB LC6_8_R4 1 " "Info: 10: + IC(3.900 ns) + CELL(1.111 ns) = 28.536 ns; Loc. = LC6_8_R4; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12300'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.011 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~12523 DataPath:MIPSDP|MIPSALU:ALU|Add0~12300 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.672 ns) + CELL(0.978 ns) 33.186 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12303 11 COMB LC7_14_S4 1 " "Info: 11: + IC(3.672 ns) + CELL(0.978 ns) = 33.186 ns; Loc. = LC7_14_S4; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12303'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.650 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~12300 DataPath:MIPSDP|MIPSALU:ALU|Add0~12303 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.487 ns) 33.981 ns DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12304 12 COMB LC10_14_S4 137 " "Info: 12: + IC(0.308 ns) + CELL(0.487 ns) = 33.981 ns; Loc. = LC10_14_S4; Fanout = 137; COMB Node = 'DataPath:MIPSDP\|MIPSALU:ALU\|Add0~12304'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.795 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~12303 DataPath:MIPSDP|MIPSALU:ALU|Add0~12304 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.142 ns) + CELL(0.487 ns) 38.610 ns DataPath:MIPSDP\|DataMemory:datamemory\|Mux29~31 13 COMB LC8_4_Y4 1 " "Info: 13: + IC(4.142 ns) + CELL(0.487 ns) = 38.610 ns; Loc. = LC8_4_Y4; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|DataMemory:datamemory\|Mux29~31'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.629 ns" { DataPath:MIPSDP|MIPSALU:ALU|Add0~12304 DataPath:MIPSDP|DataMemory:datamemory|Mux29~31 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.832 ns) + CELL(0.487 ns) 42.929 ns DataPath:MIPSDP\|DataMemory:datamemory\|Mux29~32 14 COMB LC2_8_U4 32 " "Info: 14: + IC(3.832 ns) + CELL(0.487 ns) = 42.929 ns; Loc. = LC2_8_U4; Fanout = 32; COMB Node = 'DataPath:MIPSDP\|DataMemory:datamemory\|Mux29~32'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.319 ns" { DataPath:MIPSDP|DataMemory:datamemory|Mux29~31 DataPath:MIPSDP|DataMemory:datamemory|Mux29~32 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.099 ns) + CELL(0.487 ns) 47.515 ns DataPath:MIPSDP\|DataMemory:datamemory\|Mux29~33 15 COMB LC3_5_O4 1 " "Info: 15: + IC(4.099 ns) + CELL(0.487 ns) = 47.515 ns; Loc. = LC3_5_O4; Fanout = 1; COMB Node = 'DataPath:MIPSDP\|DataMemory:datamemory\|Mux29~33'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.586 ns" { DataPath:MIPSDP|DataMemory:datamemory|Mux29~32 DataPath:MIPSDP|DataMemory:datamemory|Mux29~33 } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.399 ns) + CELL(2.472 ns) 58.386 ns DReadData\[2\] 16 PIN PIN_K5 0 " "Info: 16: + IC(8.399 ns) + CELL(2.472 ns) = 58.386 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'DReadData\[2\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "10.871 ns" { DataPath:MIPSDP|DataMemory:datamemory|Mux29~33 DReadData[2] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.870 ns ( 23.76 % ) " "Info: Total cell delay = 13.870 ns ( 23.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "44.516 ns ( 76.24 % ) " "Info: Total interconnect delay = 44.516 ns ( 76.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "58.386 ns" { DataPath:MIPSDP|PC[4] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[18] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[18] DataPath:MIPSDP|RegisterFile:REG|Mux63~192 DataPath:MIPSDP|RegisterFile:REG|Mux63~193 DataPath:MIPSDP|RegisterFile:REG|Mux63~194 DataPath:MIPSDP|RegisterFile:REG|Mux63~197 DataPath:MIPSDP|RegisterFile:REG|Mux63~208 DataPath:MIPSDP|MIPSALU:ALU|Add0~12523 DataPath:MIPSDP|MIPSALU:ALU|Add0~12300 DataPath:MIPSDP|MIPSALU:ALU|Add0~12303 DataPath:MIPSDP|MIPSALU:ALU|Add0~12304 DataPath:MIPSDP|DataMemory:datamemory|Mux29~31 DataPath:MIPSDP|DataMemory:datamemory|Mux29~32 DataPath:MIPSDP|DataMemory:datamemory|Mux29~33 DReadData[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "58.386 ns" { DataPath:MIPSDP|PC[4] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[18] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[18] {} DataPath:MIPSDP|RegisterFile:REG|Mux63~192 {} DataPath:MIPSDP|RegisterFile:REG|Mux63~193 {} DataPath:MIPSDP|RegisterFile:REG|Mux63~194 {} DataPath:MIPSDP|RegisterFile:REG|Mux63~197 {} DataPath:MIPSDP|RegisterFile:REG|Mux63~208 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12523 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12300 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12303 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12304 {} DataPath:MIPSDP|DataMemory:datamemory|Mux29~31 {} DataPath:MIPSDP|DataMemory:datamemory|Mux29~32 {} DataPath:MIPSDP|DataMemory:datamemory|Mux29~33 {} DReadData[2] {} } { 0.000ns 1.727ns 0.000ns 4.172ns 0.316ns 1.707ns 3.574ns 2.367ns 2.301ns 3.900ns 3.672ns 0.308ns 4.142ns 3.832ns 4.099ns 8.399ns } { 0.175ns 1.948ns 1.692ns 1.111ns 0.487ns 0.487ns 0.487ns 0.487ns 0.487ns 1.111ns 0.978ns 0.487ns 0.487ns 0.487ns 0.487ns 2.472ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.962 ns" { clock DataPath:MIPSDP|PC[4] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.962 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[4] {} } { 0.000ns 0.000ns 3.019ns } { 0.000ns 1.933ns 0.010ns } "" } } { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "58.386 ns" { DataPath:MIPSDP|PC[4] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[18] DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[18] DataPath:MIPSDP|RegisterFile:REG|Mux63~192 DataPath:MIPSDP|RegisterFile:REG|Mux63~193 DataPath:MIPSDP|RegisterFile:REG|Mux63~194 DataPath:MIPSDP|RegisterFile:REG|Mux63~197 DataPath:MIPSDP|RegisterFile:REG|Mux63~208 DataPath:MIPSDP|MIPSALU:ALU|Add0~12523 DataPath:MIPSDP|MIPSALU:ALU|Add0~12300 DataPath:MIPSDP|MIPSALU:ALU|Add0~12303 DataPath:MIPSDP|MIPSALU:ALU|Add0~12304 DataPath:MIPSDP|DataMemory:datamemory|Mux29~31 DataPath:MIPSDP|DataMemory:datamemory|Mux29~32 DataPath:MIPSDP|DataMemory:datamemory|Mux29~33 DReadData[2] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "58.386 ns" { DataPath:MIPSDP|PC[4] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[18] {} DataPath:MIPSDP|IMemory:IMemory_inst|lpm_rom:lpm_rom_component|altrom:srom|q[18] {} DataPath:MIPSDP|RegisterFile:REG|Mux63~192 {} DataPath:MIPSDP|RegisterFile:REG|Mux63~193 {} DataPath:MIPSDP|RegisterFile:REG|Mux63~194 {} DataPath:MIPSDP|RegisterFile:REG|Mux63~197 {} DataPath:MIPSDP|RegisterFile:REG|Mux63~208 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12523 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12300 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12303 {} DataPath:MIPSDP|MIPSALU:ALU|Add0~12304 {} DataPath:MIPSDP|DataMemory:datamemory|Mux29~31 {} DataPath:MIPSDP|DataMemory:datamemory|Mux29~32 {} DataPath:MIPSDP|DataMemory:datamemory|Mux29~33 {} DReadData[2] {} } { 0.000ns 1.727ns 0.000ns 4.172ns 0.316ns 1.707ns 3.574ns 2.367ns 2.301ns 3.900ns 3.672ns 0.308ns 4.142ns 3.832ns 4.099ns 8.399ns } { 0.175ns 1.948ns 1.692ns 1.111ns 0.487ns 0.487ns 0.487ns 0.487ns 0.487ns 1.111ns 0.978ns 0.487ns 0.487ns 0.487ns 0.487ns 2.472ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "DataPath:MIPSDP\|PC\[22\] reset clock 0.977 ns register " "Info: th for register \"DataPath:MIPSDP\|PC\[22\]\" (data pin = \"reset\", clock pin = \"clock\") is 0.977 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.962 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 4.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.933 ns) 1.933 ns clock 1 CLK PIN_P3 1278 " "Info: 1: + IC(0.000 ns) + CELL(1.933 ns) = 1.933 ns; Loc. = PIN_P3; Fanout = 1278; CLK Node = 'clock'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.019 ns) + CELL(0.010 ns) 4.962 ns DataPath:MIPSDP\|PC\[22\] 2 REG LC1_23_W4 3 " "Info: 2: + IC(3.019 ns) + CELL(0.010 ns) = 4.962 ns; Loc. = LC1_23_W4; Fanout = 3; REG Node = 'DataPath:MIPSDP\|PC\[22\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.029 ns" { clock DataPath:MIPSDP|PC[22] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 39.16 % ) " "Info: Total cell delay = 1.943 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.019 ns ( 60.84 % ) " "Info: Total interconnect delay = 3.019 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.962 ns" { clock DataPath:MIPSDP|PC[22] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.962 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[22] {} } { 0.000ns 0.000ns 3.019ns } { 0.000ns 1.933ns 0.010ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.235 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.307 ns) 2.307 ns reset 1 PIN PIN_A20 1278 " "Info: 1: + IC(0.000 ns) + CELL(2.307 ns) = 2.307 ns; Loc. = PIN_A20; Fanout = 1278; PIN Node = 'reset'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.657 ns) 4.235 ns DataPath:MIPSDP\|PC\[22\] 2 REG LC1_23_W4 3 " "Info: 2: + IC(1.271 ns) + CELL(0.657 ns) = 4.235 ns; Loc. = LC1_23_W4; Fanout = 3; REG Node = 'DataPath:MIPSDP\|PC\[22\]'" {  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.928 ns" { reset DataPath:MIPSDP|PC[22] } "NODE_NAME" } } { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.964 ns ( 69.99 % ) " "Info: Total cell delay = 2.964 ns ( 69.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.271 ns ( 30.01 % ) " "Info: Total interconnect delay = 1.271 ns ( 30.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.235 ns" { reset DataPath:MIPSDP|PC[22] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.235 ns" { reset {} reset~out0 {} DataPath:MIPSDP|PC[22] {} } { 0.000ns 0.000ns 1.271ns } { 0.000ns 2.307ns 0.657ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.962 ns" { clock DataPath:MIPSDP|PC[22] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.962 ns" { clock {} clock~out0 {} DataPath:MIPSDP|PC[22] {} } { 0.000ns 0.000ns 3.019ns } { 0.000ns 1.933ns 0.010ns } "" } } { "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/wd500/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.235 ns" { reset DataPath:MIPSDP|PC[22] } "NODE_NAME" } } { "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/wd500/72/quartus/bin64/Technology_Viewer.qrui" "4.235 ns" { reset {} reset~out0 {} DataPath:MIPSDP|PC[22] {} } { 0.000ns 0.000ns 1.271ns } { 0.000ns 2.307ns 0.657ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Info: Allocated 4700 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 15:34:50 2021 " "Info: Processing ended: Thu Dec 09 15:34:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
