Command: vcs -full64 -sverilog -debug_acc+all -l com.log -f rtl.lst -timescale=1ns/1ps \

                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Tue May  9 10:12:46 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../tb/tb.v'
Parsing design file '../tb/BFM_RDY.sv'
Parsing design file '../tb/BFM_VLD.sv'
Parsing design file '../tb/CHECKER.sv'
Parsing design file '../rtl/dct_8x8_top.v'
Parsing design file '../rtl/dct_8x8_buf_top.v'
Parsing design file '../rtl/dct_8x8_cal.v'
Parsing design file '../rtl/dct_8x8_buf_ctrl.v'
Parsing design file '../rtl/dct_8x8_buf_data.v'
Top Level Modules:
       tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
4 modules and 0 UDP read.
recompiling module tb
recompiling module CHECKER
recompiling module dct8x8_cal
recompiling module dct8x8_buf_ctrl
All of 4 modules done
make[1]: Entering directory '/home/ICer/xiuzhenyuan_de/dct8x8-1/sim/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/home/synopsys/vcs/O-2018.09-SP2/linux64/lib \
-L/home/synopsys/vcs/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o   _15052_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/ICer/xiuzhenyuan_de/dct8x8-1/sim/csrc'
CPU time: .374 seconds to compile + .221 seconds to elab + .195 seconds to link
