library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Phase_1 is
  port (  Iout : out STD_LOGIC_VECTOR(31 to 0);
end;

architecture behavior of Phase_1 is

component INV
  port (A: in STD_LOGIC;
  F: out STD_LOGIC);
end component;

component AOI
  port (A, B, C, D: in STD_LOGIC;
  F : out STD_LOGIC);
end component;

signal SELB: STD_LOGIC;

begin
  G1: INV port map (SEL, SELB);
  G2: AOI port map (SEL, A, SELB, B, F);
end; 