{
  "Top": "correlator",
  "RtlTop": "correlator",
  "RtlPrefix": "",
  "RtlSubPrefix": "correlator_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "-ffg900",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "din_data_0": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_uint<32>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "din_data_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "din_data_1": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_uint<32>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "din_data_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "din_data_2": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<ap_uint<32>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "din_data_2",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "din_data_3": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<ap_uint<32>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "din_data_3",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dout_data_00": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<ap_uint<128>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_data_00",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dout_data_11": {
      "index": "5",
      "direction": "out",
      "srcType": "stream<ap_uint<128>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_data_11",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dout_data_22": {
      "index": "6",
      "direction": "out",
      "srcType": "stream<ap_uint<128>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_data_22",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dout_data_33": {
      "index": "7",
      "direction": "out",
      "srcType": "stream<ap_uint<128>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_data_33",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dout_data_01": {
      "index": "8",
      "direction": "out",
      "srcType": "stream<ap_uint<128>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_data_01",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dout_data_02": {
      "index": "9",
      "direction": "out",
      "srcType": "stream<ap_uint<128>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_data_02",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dout_data_03": {
      "index": "10",
      "direction": "out",
      "srcType": "stream<ap_uint<128>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_data_03",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dout_data_12": {
      "index": "11",
      "direction": "out",
      "srcType": "stream<ap_uint<128>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_data_12",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dout_data_13": {
      "index": "12",
      "direction": "out",
      "srcType": "stream<ap_uint<128>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_data_13",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dout_data_23": {
      "index": "13",
      "direction": "out",
      "srcType": "stream<ap_uint<128>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_data_23",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "integration_time_frames": {
      "index": "14",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "integration_time_frames",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "DirectiveTcl": ["set_directive_top correlator -name correlator"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "correlator"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1035 ~ 22545",
    "Latency": "1034"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "correlator",
    "Version": "1.0",
    "DisplayName": "Correlator",
    "Revision": "2114430044",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_correlator_1_0.zip"
  },
  "Files": {
    "CSource": [
      "\/home\/brett\/Documents\/FX_Correlator\/pfb\/hls_correlator\/correlator_io.cpp",
      "\/home\/brett\/Documents\/FX_Correlator\/pfb\/hls_correlator\/correlator_top.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/correlator_ama_submuladd_1ns_16s_16s_16ns_16_4_1.vhd",
      "impl\/vhdl\/correlator_control_s_axi.vhd",
      "impl\/vhdl\/correlator_correlator_Pipeline_Offload_Loop.vhd",
      "impl\/vhdl\/correlator_correlator_Pipeline_Process_Frame_Loop.vhd",
      "impl\/vhdl\/correlator_correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3.vhd",
      "impl\/vhdl\/correlator_correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_Rcud.vhd",
      "impl\/vhdl\/correlator_correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb.vhd",
      "impl\/vhdl\/correlator_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/correlator_mac_muladd_16s_16s_16ns_16_4_1.vhd",
      "impl\/vhdl\/correlator_mul_16s_16s_16_1_1.vhd",
      "impl\/vhdl\/correlator_regslice_both.vhd",
      "impl\/vhdl\/correlator.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/correlator_ama_submuladd_1ns_16s_16s_16ns_16_4_1.v",
      "impl\/verilog\/correlator_control_s_axi.v",
      "impl\/verilog\/correlator_correlator_Pipeline_Offload_Loop.v",
      "impl\/verilog\/correlator_correlator_Pipeline_Process_Frame_Loop.v",
      "impl\/verilog\/correlator_correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3.v",
      "impl\/verilog\/correlator_correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_Rcud.dat",
      "impl\/verilog\/correlator_correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_Rcud.v",
      "impl\/verilog\/correlator_correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb.dat",
      "impl\/verilog\/correlator_correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb.v",
      "impl\/verilog\/correlator_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/correlator_mac_muladd_16s_16s_16ns_16_4_1.v",
      "impl\/verilog\/correlator_mul_16s_16s_16_1_1.v",
      "impl\/verilog\/correlator_regslice_both.v",
      "impl\/verilog\/correlator.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/correlator_v1_0\/data\/correlator.mdd",
      "impl\/misc\/drivers\/correlator_v1_0\/data\/correlator.tcl",
      "impl\/misc\/drivers\/correlator_v1_0\/data\/correlator.yaml",
      "impl\/misc\/drivers\/correlator_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/correlator_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/correlator_v1_0\/src\/xcorrelator.c",
      "impl\/misc\/drivers\/correlator_v1_0\/src\/xcorrelator.h",
      "impl\/misc\/drivers\/correlator_v1_0\/src\/xcorrelator_hw.h",
      "impl\/misc\/drivers\/correlator_v1_0\/src\/xcorrelator_linux.c",
      "impl\/misc\/drivers\/correlator_v1_0\/src\/xcorrelator_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/correlator.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "integration_time_frames",
          "access": "W",
          "description": "Data signal of integration_time_frames",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "integration_time_frames",
              "access": "W",
              "description": "Bit 31 to 0 of integration_time_frames"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "integration_time_frames"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:din_data_0:din_data_1:din_data_2:din_data_3:dout_data_00:dout_data_11:dout_data_22:dout_data_33:dout_data_01:dout_data_02:dout_data_03:dout_data_12:dout_data_13:dout_data_23",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "din_data_0": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "din_data_0_",
      "ports": [
        "din_data_0_TDATA",
        "din_data_0_TREADY",
        "din_data_0_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "din_data_0"
        }]
    },
    "din_data_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "din_data_1_",
      "ports": [
        "din_data_1_TDATA",
        "din_data_1_TREADY",
        "din_data_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "din_data_1"
        }]
    },
    "din_data_2": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "din_data_2_",
      "ports": [
        "din_data_2_TDATA",
        "din_data_2_TREADY",
        "din_data_2_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "din_data_2"
        }]
    },
    "din_data_3": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "din_data_3_",
      "ports": [
        "din_data_3_TDATA",
        "din_data_3_TREADY",
        "din_data_3_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "din_data_3"
        }]
    },
    "dout_data_00": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "dout_data_00_",
      "ports": [
        "dout_data_00_TDATA",
        "dout_data_00_TREADY",
        "dout_data_00_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout_data_00"
        }]
    },
    "dout_data_11": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "dout_data_11_",
      "ports": [
        "dout_data_11_TDATA",
        "dout_data_11_TREADY",
        "dout_data_11_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout_data_11"
        }]
    },
    "dout_data_22": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "dout_data_22_",
      "ports": [
        "dout_data_22_TDATA",
        "dout_data_22_TREADY",
        "dout_data_22_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout_data_22"
        }]
    },
    "dout_data_33": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "dout_data_33_",
      "ports": [
        "dout_data_33_TDATA",
        "dout_data_33_TREADY",
        "dout_data_33_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout_data_33"
        }]
    },
    "dout_data_01": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "dout_data_01_",
      "ports": [
        "dout_data_01_TDATA",
        "dout_data_01_TREADY",
        "dout_data_01_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout_data_01"
        }]
    },
    "dout_data_02": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "dout_data_02_",
      "ports": [
        "dout_data_02_TDATA",
        "dout_data_02_TREADY",
        "dout_data_02_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout_data_02"
        }]
    },
    "dout_data_03": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "dout_data_03_",
      "ports": [
        "dout_data_03_TDATA",
        "dout_data_03_TREADY",
        "dout_data_03_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout_data_03"
        }]
    },
    "dout_data_12": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "dout_data_12_",
      "ports": [
        "dout_data_12_TDATA",
        "dout_data_12_TREADY",
        "dout_data_12_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout_data_12"
        }]
    },
    "dout_data_13": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "dout_data_13_",
      "ports": [
        "dout_data_13_TDATA",
        "dout_data_13_TREADY",
        "dout_data_13_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout_data_13"
        }]
    },
    "dout_data_23": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "dout_data_23_",
      "ports": [
        "dout_data_23_TDATA",
        "dout_data_23_TREADY",
        "dout_data_23_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout_data_23"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "din_data_0_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "din_data_0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_data_0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "din_data_1_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "din_data_1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_data_1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "din_data_2_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "din_data_2_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_data_2_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "din_data_3_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "din_data_3_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_data_3_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_00_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "dout_data_00_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_00_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dout_data_11_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "dout_data_11_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_11_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dout_data_22_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "dout_data_22_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_22_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dout_data_33_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "dout_data_33_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_33_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dout_data_01_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "dout_data_01_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_01_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dout_data_02_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "dout_data_02_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_02_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dout_data_03_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "dout_data_03_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_03_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dout_data_12_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "dout_data_12_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_12_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dout_data_13_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "dout_data_13_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_13_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dout_data_23_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "dout_data_23_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_23_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "correlator",
      "Instances": [
        {
          "ModuleName": "correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3",
          "InstanceName": "grp_correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3_fu_147"
        },
        {
          "ModuleName": "correlator_Pipeline_Process_Frame_Loop",
          "InstanceName": "grp_correlator_Pipeline_Process_Frame_Loop_fu_191"
        },
        {
          "ModuleName": "correlator_Pipeline_Offload_Loop",
          "InstanceName": "grp_correlator_Pipeline_Offload_Loop_fu_236"
        }
      ]
    },
    "Info": {
      "correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "correlator_Pipeline_Process_Frame_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "correlator_Pipeline_Offload_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "correlator": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3": {
        "Latency": {
          "LatencyBest": "20482",
          "LatencyAvg": "20482",
          "LatencyWorst": "20482",
          "PipelineII": "20482",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.916"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3",
            "TripCount": "20480",
            "Latency": "20480",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "66",
          "AVAIL_FF": "437200",
          "UTIL_FF": "~0",
          "LUT": "217",
          "AVAIL_LUT": "218600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1090",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "900",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "correlator_Pipeline_Process_Frame_Loop": {
        "Latency": {
          "LatencyBest": "1029",
          "LatencyAvg": "1029",
          "LatencyWorst": "1029",
          "PipelineII": "1029",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.400"
        },
        "Loops": [{
            "Name": "Process_Frame_Loop",
            "TripCount": "1024",
            "Latency": "1027",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "32",
          "AVAIL_DSP": "900",
          "UTIL_DSP": "3",
          "FF": "1642",
          "AVAIL_FF": "437200",
          "UTIL_FF": "~0",
          "LUT": "1262",
          "AVAIL_LUT": "218600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1090",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "correlator_Pipeline_Offload_Loop": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.550"
        },
        "Loops": [{
            "Name": "Offload_Loop",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "437200",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "218600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1090",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "900",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "correlator": {
        "Latency": {
          "LatencyBest": "1034",
          "LatencyAvg": "11789",
          "LatencyWorst": "22544",
          "PipelineIIMin": "1035",
          "PipelineIIMax": "22545",
          "PipelineII": "1035 ~ 22545",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.400"
        },
        "Area": {
          "BRAM_18K": "132",
          "AVAIL_BRAM": "1090",
          "UTIL_BRAM": "12",
          "DSP": "32",
          "AVAIL_DSP": "900",
          "UTIL_DSP": "3",
          "FF": "1907",
          "AVAIL_FF": "437200",
          "UTIL_FF": "~0",
          "LUT": "3348",
          "AVAIL_LUT": "218600",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-10 14:44:58 PST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
