<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス BaseSimpleCPU</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>クラス BaseSimpleCPU</h1><!-- doxytag: class="BaseSimpleCPU" --><!-- doxytag: inherits="BaseCPU" -->
<p><code>#include &lt;<a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a>&gt;</code></p>
<div class="dynheader">
BaseSimpleCPUに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classBaseSimpleCPU.gif" usemap="#BaseSimpleCPU_map" alt=""/>
  <map id="BaseSimpleCPU_map" name="BaseSimpleCPU_map">
<area href="classBaseCPU.html" alt="BaseCPU" shape="rect" coords="61,0,173,24"/>
<area href="classAtomicSimpleCPU.html" alt="AtomicSimpleCPU" shape="rect" coords="0,112,112,136"/>
<area href="classTimingSimpleCPU.html" alt="TimingSimpleCPU" shape="rect" coords="122,112,234,136"/>
</map>
 </div>
</div>

<p><a href="classBaseSimpleCPU-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU_1_1BaseSimpleCPU.html">BaseSimpleCPU</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ae674290a26ecbd622c5160e38e8a4fe9">wakeup</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ab009616bac40c9b920ed54fccca517a9">zero_fill_64</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a71551db7d052136dcf3e0ff87f935568">BaseSimpleCPU</a> (BaseSimpleCPUParams *params)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a42056bddf302c92cf50f79e3d184ccfa">~BaseSimpleCPU</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a7e2d118d430dcbebd896ba39811ef03b">dbg_vtophys</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#afc6b0526014df091373ec2c850508a55">checkForInterrupts</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a06bcbb6a9e9cbcf60796a0843cdf9a35">setupFetchRequest</a> (<a class="el" href="classRequest.html">Request</a> *req)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ad341f256f4b26b20980f548e42ea79c4">preExecute</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a86cfcf0bbf35e6f79ccf03bd9436f633">postExecute</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a9ff8fd374877c2ff6c10178aaad00852">advancePC</a> (<a class="el" href="classRefCountingPtr.html">Fault</a> fault)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a49259982c98a7959f39b77db5069fea0">deallocateContext</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ab39525f324a8a93139e17327f6ccde10">haltContext</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a4dc637449366fcdfc4e764cdf12d9b11">regStats</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a65880e61108132689a1bd769b9187fb7">resetStats</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aecc7d8debf54990ffeaaed5bac7d7d81">startup</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ae14e8c918d9e0fa1f09581af157369e2">countInst</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#abdcc0de01ff3d8d22a40e0b966acb463">totalInsts</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#adfb528b512cf037ade8dc8e22bf8a7bd">totalOps</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a688ca491f5419c29fb81f8235ba1dc13">serializeThread</a> (std::ostream &amp;os, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a5122e6d6fdbdb3cb9ba72ae970f00a9e">unserializeThread</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a2f9742f8d2bcf6a31ebfc121fd9d5fbc">setEA</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> EA)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a840be0f7fe0a7a50b37b0552fe6ca506">getEA</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a9e7b0a4d5373c48902425c9456b19e7e">readIntRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a717c88c8c56d79c9ed554ba5992bd8c3">readFloatRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a39d93624e4481f4a210f2c46ea6b15b0">readFloatRegOperandBits</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#a0c9de550a32808e6a25b54b6c791d5ab">CCReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#abbb38b103304a528dca50350209e8f82">readCCRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a654e99f2be7cd298378462ce9651bb44">setIntRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, uint64_t val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#addc8b4b6511725bf8ff48bd09ef22892">setFloatRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="classBaseSimpleCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a> val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a80a516966713c873cf964af7538dbd37">setFloatRegOperandBits</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="classBaseSimpleCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a> val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a859133f9c66c7b72cb02ff58e8385b52">setCCRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="classBaseSimpleCPU.html#a0c9de550a32808e6a25b54b6c791d5ab">CCReg</a> val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a254cecc48d457ea298b08a8bb009f9cf">readPredicate</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a137a8c6cced89c2ff8387900439436b4">setPredicate</a> (bool val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a827fb3454585cf4c620f4fd341966317">pcState</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a5e9cfc754c9ef9b7db875ce89871944e">pcState</a> (const TheISA::PCState &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aceec6e28772f91b3cc921c0e3927b0c2">nextInstAddr</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a1a21696f33a7d38f251687ae0b5e9718">microPC</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a7b5ac6af9c2c19d7c1b442b8a3aebbc6">readMiscRegNoEffect</a> (int misc_reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a5a8c6c487e8da143d26188258b04f1cc">readMiscReg</a> (int misc_reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a1877dde4f3eb17a8b7d33ea40176c148">setMiscReg</a> (int misc_reg, const <a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ac6d0dc1a63cede82f4242d43236a98db">readMiscRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a6cfad8f780bab7feb893941cb0d46160">setMiscRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, const <a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a2d698ff909513b48a1263f8a5440e067">demapPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ac8a36d45a839b07f50b73f1eee119615">demapInstPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a26789603cc94992d18f8ddedfff96acf">demapDataPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a25b995a791e41965e088d8bf3f2bf859">readStCondFailures</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#abbe779fa43c72cd485ddb736ab17ff61">setStCondFailures</a> (unsigned sc_failures)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ac4382c0931786c368f26b645332022e0">readRegOtherThread</a> (int regIdx, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=<a class="el" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a6674d3dd977dcee573918b5d2d45b8ef">setRegOtherThread</a> (int regIdx, const <a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=<a class="el" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a5f42e07ae335dff417664e91518c7f1e">hwrei</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a461205960be9d52e9beda48a77e9c600">simPalCheck</a> (int palFunc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a36e0b96120fcbbc2ee8699158f7be5c2">syscall</a> (int64_t callnum)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a99768639c728ee835cce54b8b42b3d8f">misspeculating</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ad33756f3e96ee445dca8d69b1dd8709c">tcBase</a> ()</td></tr>
<tr><td colspan="2"><h2>Public 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSimpleThread.html">SimpleThread</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCheckerCPU.html">CheckerCPU</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aaa7fb8cd1a26ae3d37471b17ac031f73">checker</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a60dc78ede18ae1c296442fd0d1cde61b">interval_stats</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::MachInst&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a3fb19fcd9c09cfac7357af074b301868">inst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a0d06ede4b8656108bf00293f1ee0e035">fetchOffset</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ae91a837c03d66c9c15de3da2fc76e811">stayAtPC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">numInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#add074e8bdc5b62781b8ef02d666dc6b1">startNumInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a302bf9a6fd3b54c46eb3e2bfb18a320e">numInsts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a0cb2e6732f2a0039cb918fc50956616a">numOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ac574fb5f01568f023779519da07bf695">startNumOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a121c14c0d2e80edfe1e3d01031707c0b">numOps</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a416968ef3d43f2bd9da001865a53a90b">numIntAluAccesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aecffaf5b7016d2d991dd5e1de1a8946e">numFpAluAccesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a18b716819072434f709f1513e5078168">numCallsReturns</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a23ee17e43ac73ad292d6ffb605293364">numCondCtrlInsts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a9e5a156bac1cb43d66b86372e17da1bd">numIntInsts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a925ac62d7f57c791a98868d640c3d195">numFpInsts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ae7061027b5edb87b145bf1ebf1720c37">numIntRegReads</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a57ac9b75469edc84c4cde5fbc967cd06">numIntRegWrites</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a958575f0f033dd22c762ca5e2be64034">numFpRegReads</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a7b705046e187b82706fb786e8e8edd1a">numFpRegWrites</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a949ece84cfe5ba6af93b85de367806ef">numCCRegReads</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a0bd5bc278dffd538498c492e41831997">numCCRegWrites</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a6102e519d600e5e0f2d310d628f9a361">numMemRefs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ae7c222b5c2c639802515df29884a7576">numLoadInsts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a597ae298ef74a2f5578c27208781c44c">numStoreInsts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#af52194e661180e3b96c4cecb634f2051">numIdleCycles</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a7298dfe65dbb56979d6cb073fcb92a74">numBusyCycles</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">numLoad</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#abc2dac603f413be8cd5f63b5c0b2d48d">startNumLoad</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Average.html">Stats::Average</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a40be38a691cf502b6ba46aaefd86dc77">notIdleFraction</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a591131fa4ec30e59631a01f16393430e">idleFraction</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a2b9328bdb1a6898bfae824981cd64311">icacheStallCycles</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a3e096aa6ed4182585302ca5aff38aa3a">lastIcacheStall</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a86adafbcd047a925dfe292a237b44e79">icacheRetryCycles</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aa608cdd1d274fea9cbc038ab248469a1">lastIcacheRetry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a06d11574ef2a7c403c51d626e834d91e">dcacheStallCycles</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a8b4696062ef09ab956804a7a99491853">lastDcacheStall</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ae2ea7ce061e493bd28fe16d53d15d7b6">dcacheRetryCycles</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#af97b90e0b2b4a4e3fdb86e11f83e85e7">lastDcacheRetry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aab593a3a00eaa614f40b6d66bec24e35">statExecutedInstType</a></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd41d8cd98f00b204e9800998ecf8427e"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#ac68cca0050062403dbc960ab2a97157a">numBranches</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a5c4fac7ec4f7ba3135b78424a9500b2a">numPredictedBranches</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of branches predicted as taken.  <a href="#a5c4fac7ec4f7ba3135b78424a9500b2a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#af91f54462991887406de8312ee71ba69">numBranchMispred</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of misprediced branches.  <a href="#af91f54462991887406de8312ee71ba69"></a><br/></td></tr>
<tr><td colspan="2"><h2>Protected 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> { <br/>
&nbsp;&nbsp;<a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19">Idle</a>, 
<a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba2f5f2c4a8c4f4f0519d503dcdfbf55cb">Running</a>, 
<a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bab5c34d467d56d4c58a5be9aa5dbb03e2">Faulting</a>, 
<a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba0f2b789f7a775fa65b4d107b728cffeb">ITBWaitResponse</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baad09d918aed86399df0c327ea3418b15">IcacheRetry</a>, 
<a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baa694766f134e9cd81f5ad5b91dedf852">IcacheWaitResponse</a>, 
<a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bae892f6104e6e26b96d970b34619eb724">IcacheWaitSwitch</a>, 
<a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baa9c3fe4ed9cc00350965e1fc87f2353c">DTBWaitResponse</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba0faf54129de01a1d6f0ba1c929e0fa40">DcacheRetry</a>, 
<a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba62a98c3fd8f706eefc06ffbf0e657c7b">DcacheWaitResponse</a>, 
<a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba45e19e93d67b542b4d8be7a5fc631aca">DcacheWaitSwitch</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::MiscReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::FloatReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::FloatRegBits&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::CCReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a0c9de550a32808e6a25b54b6c791d5ab">CCReg</a></td></tr>
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a925a66fd31bbc43fa4bc4a90d5b316cb">checkPcEventQueue</a> ()</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBPredUnit.html">BPredUnit</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#adee29d0de843b42df1f1caf92d388413">branchPred</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a6cdf6e6db875a442f3ab6db542bd2bb5">_status</a></td></tr>
<tr><td colspan="2"><h2>Private 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseSimpleCPU.html#a981a27c7fab0ac0f25a26595ab3ded3c">pred_pc</a></td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="a0c9de550a32808e6a25b54b6c791d5ab"></a><!-- doxytag: member="BaseSimpleCPU::CCReg" ref="a0c9de550a32808e6a25b54b6c791d5ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::CCReg <a class="el" href="classBaseSimpleCPU.html#a0c9de550a32808e6a25b54b6c791d5ab">CCReg</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a75484259f1855aabc8d74c6eb1cfe186"></a><!-- doxytag: member="BaseSimpleCPU::FloatReg" ref="a75484259f1855aabc8d74c6eb1cfe186" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::FloatReg <a class="el" href="classBaseSimpleCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aab5eeae86499f9bfe15ef79360eccc64"></a><!-- doxytag: member="BaseSimpleCPU::FloatRegBits" ref="aab5eeae86499f9bfe15ef79360eccc64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::FloatRegBits <a class="el" href="classBaseSimpleCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf5f073a387db0556d1db4bcc45428bc"></a><!-- doxytag: member="BaseSimpleCPU::MiscReg" ref="aaf5f073a387db0556d1db4bcc45428bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::MiscReg <a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>列挙型</h2>
<a class="anchor" id="a67a0db04d321a74b7e7fcfd3f1a3f70b"></a><!-- doxytag: member="BaseSimpleCPU::Status" ref="a67a0db04d321a74b7e7fcfd3f1a3f70b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19"></a><!-- doxytag: member="Idle" ref="a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19" args="" -->Idle</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a67a0db04d321a74b7e7fcfd3f1a3f70ba2f5f2c4a8c4f4f0519d503dcdfbf55cb"></a><!-- doxytag: member="Running" ref="a67a0db04d321a74b7e7fcfd3f1a3f70ba2f5f2c4a8c4f4f0519d503dcdfbf55cb" args="" -->Running</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a67a0db04d321a74b7e7fcfd3f1a3f70bab5c34d467d56d4c58a5be9aa5dbb03e2"></a><!-- doxytag: member="Faulting" ref="a67a0db04d321a74b7e7fcfd3f1a3f70bab5c34d467d56d4c58a5be9aa5dbb03e2" args="" -->Faulting</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a67a0db04d321a74b7e7fcfd3f1a3f70ba0f2b789f7a775fa65b4d107b728cffeb"></a><!-- doxytag: member="ITBWaitResponse" ref="a67a0db04d321a74b7e7fcfd3f1a3f70ba0f2b789f7a775fa65b4d107b728cffeb" args="" -->ITBWaitResponse</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a67a0db04d321a74b7e7fcfd3f1a3f70baad09d918aed86399df0c327ea3418b15"></a><!-- doxytag: member="IcacheRetry" ref="a67a0db04d321a74b7e7fcfd3f1a3f70baad09d918aed86399df0c327ea3418b15" args="" -->IcacheRetry</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a67a0db04d321a74b7e7fcfd3f1a3f70baa694766f134e9cd81f5ad5b91dedf852"></a><!-- doxytag: member="IcacheWaitResponse" ref="a67a0db04d321a74b7e7fcfd3f1a3f70baa694766f134e9cd81f5ad5b91dedf852" args="" -->IcacheWaitResponse</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a67a0db04d321a74b7e7fcfd3f1a3f70bae892f6104e6e26b96d970b34619eb724"></a><!-- doxytag: member="IcacheWaitSwitch" ref="a67a0db04d321a74b7e7fcfd3f1a3f70bae892f6104e6e26b96d970b34619eb724" args="" -->IcacheWaitSwitch</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a67a0db04d321a74b7e7fcfd3f1a3f70baa9c3fe4ed9cc00350965e1fc87f2353c"></a><!-- doxytag: member="DTBWaitResponse" ref="a67a0db04d321a74b7e7fcfd3f1a3f70baa9c3fe4ed9cc00350965e1fc87f2353c" args="" -->DTBWaitResponse</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a67a0db04d321a74b7e7fcfd3f1a3f70ba0faf54129de01a1d6f0ba1c929e0fa40"></a><!-- doxytag: member="DcacheRetry" ref="a67a0db04d321a74b7e7fcfd3f1a3f70ba0faf54129de01a1d6f0ba1c929e0fa40" args="" -->DcacheRetry</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a67a0db04d321a74b7e7fcfd3f1a3f70ba62a98c3fd8f706eefc06ffbf0e657c7b"></a><!-- doxytag: member="DcacheWaitResponse" ref="a67a0db04d321a74b7e7fcfd3f1a3f70ba62a98c3fd8f706eefc06ffbf0e657c7b" args="" -->DcacheWaitResponse</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a67a0db04d321a74b7e7fcfd3f1a3f70ba45e19e93d67b542b4d8be7a5fc631aca"></a><!-- doxytag: member="DcacheWaitSwitch" ref="a67a0db04d321a74b7e7fcfd3f1a3f70ba45e19e93d67b542b4d8be7a5fc631aca" args="" -->DcacheWaitSwitch</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00132"></a>00132                 {
<a name="l00133"></a>00133         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19">Idle</a>,
<a name="l00134"></a>00134         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba2f5f2c4a8c4f4f0519d503dcdfbf55cb">Running</a>,
<a name="l00135"></a>00135         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bab5c34d467d56d4c58a5be9aa5dbb03e2">Faulting</a>,
<a name="l00136"></a>00136         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba0f2b789f7a775fa65b4d107b728cffeb">ITBWaitResponse</a>,
<a name="l00137"></a>00137         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baad09d918aed86399df0c327ea3418b15">IcacheRetry</a>,
<a name="l00138"></a>00138         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baa694766f134e9cd81f5ad5b91dedf852">IcacheWaitResponse</a>,
<a name="l00139"></a>00139         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bae892f6104e6e26b96d970b34619eb724">IcacheWaitSwitch</a>,
<a name="l00140"></a>00140         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baa9c3fe4ed9cc00350965e1fc87f2353c">DTBWaitResponse</a>,
<a name="l00141"></a>00141         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba0faf54129de01a1d6f0ba1c929e0fa40">DcacheRetry</a>,
<a name="l00142"></a>00142         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba62a98c3fd8f706eefc06ffbf0e657c7b">DcacheWaitResponse</a>,
<a name="l00143"></a>00143         <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba45e19e93d67b542b4d8be7a5fc631aca">DcacheWaitSwitch</a>,
<a name="l00144"></a>00144     };
</pre></div></p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a71551db7d052136dcf3e0ff87f935568"></a><!-- doxytag: member="BaseSimpleCPU::BaseSimpleCPU" ref="a71551db7d052136dcf3e0ff87f935568" args="(BaseSimpleCPUParams *params)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU_1_1BaseSimpleCPU.html">BaseSimpleCPU</a> </td>
          <td>(</td>
          <td class="paramtype">BaseSimpleCPUParams *&nbsp;</td>
          <td class="paramname"> <em>params</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00089"></a>00089     : <a class="code" href="classBaseCPU.html">BaseCPU</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>),
<a name="l00090"></a>00090       <a class="code" href="classBaseSimpleCPU.html#adee29d0de843b42df1f1caf92d388413">branchPred</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;branchPred),
<a name="l00091"></a>00091       <a class="code" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>), <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>)
<a name="l00092"></a>00092 {
<a name="l00093"></a>00093     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)
<a name="l00094"></a>00094         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a> = <span class="keyword">new</span> <a class="code" href="classSimpleThread.html">SimpleThread</a>(<span class="keyword">this</span>, 0, <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;system, <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;itb, <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;dtb,
<a name="l00095"></a>00095                                   <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;isa[0]);
<a name="l00096"></a>00096     <span class="keywordflow">else</span>
<a name="l00097"></a>00097         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a> = <span class="keyword">new</span> <a class="code" href="classSimpleThread.html">SimpleThread</a>(<span class="keyword">this</span>, <span class="comment">/* thread_num */</span> 0, <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;system,
<a name="l00098"></a>00098                                   <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;workload[0], <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;itb, <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;dtb, <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;isa[0]);
<a name="l00099"></a>00099 
<a name="l00100"></a>00100     <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a1ab41c7c20554bc6a9205b5b69d30406">setStatus</a>(<a class="code" href="classThreadContext.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba185a75df63e845aec97632afd6a34d6a">ThreadContext::Halted</a>);
<a name="l00101"></a>00101 
<a name="l00102"></a>00102     <a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a> = <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a81894d15db5190d5364449a4915b76f5">getTC</a>();
<a name="l00103"></a>00103 
<a name="l00104"></a>00104     <span class="keywordflow">if</span> (<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;checker) {
<a name="l00105"></a>00105         <a class="code" href="classBaseCPU.html">BaseCPU</a> *temp_checker = <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;checker;
<a name="l00106"></a>00106         <a class="code" href="classBaseSimpleCPU.html#aaa7fb8cd1a26ae3d37471b17ac031f73">checker</a> = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCheckerCPU.html">CheckerCPU</a> *<span class="keyword">&gt;</span>(temp_checker);
<a name="l00107"></a>00107         <a class="code" href="classBaseSimpleCPU.html#aaa7fb8cd1a26ae3d37471b17ac031f73">checker</a>-&gt;<a class="code" href="classCheckerCPU.html#a87165dd3c0f61d17b5decfdd925b3fcd">setSystem</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;system);
<a name="l00108"></a>00108         <span class="comment">// Manipulate thread context</span>
<a name="l00109"></a>00109         <a class="code" href="classThreadContext.html">ThreadContext</a> *cpu_tc = <a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>;
<a name="l00110"></a>00110         <a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a> = <span class="keyword">new</span> <a class="code" href="classCheckerThreadContext.html">CheckerThreadContext&lt;ThreadContext&gt;</a>(cpu_tc, this-&gt;<a class="code" href="classBaseSimpleCPU.html#aaa7fb8cd1a26ae3d37471b17ac031f73">checker</a>);
<a name="l00111"></a>00111     } <span class="keywordflow">else</span> {
<a name="l00112"></a>00112         <a class="code" href="classBaseSimpleCPU.html#aaa7fb8cd1a26ae3d37471b17ac031f73">checker</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00113"></a>00113     }
<a name="l00114"></a>00114 
<a name="l00115"></a>00115     <a class="code" href="classBaseSimpleCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">numInst</a> = 0;
<a name="l00116"></a>00116     <a class="code" href="classBaseSimpleCPU.html#add074e8bdc5b62781b8ef02d666dc6b1">startNumInst</a> = 0;
<a name="l00117"></a>00117     <a class="code" href="classBaseSimpleCPU.html#a0cb2e6732f2a0039cb918fc50956616a">numOp</a> = 0;
<a name="l00118"></a>00118     <a class="code" href="classBaseSimpleCPU.html#ac574fb5f01568f023779519da07bf695">startNumOp</a> = 0;
<a name="l00119"></a>00119     <a class="code" href="classBaseSimpleCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">numLoad</a> = 0;
<a name="l00120"></a>00120     <a class="code" href="classBaseSimpleCPU.html#abc2dac603f413be8cd5f63b5c0b2d48d">startNumLoad</a> = 0;
<a name="l00121"></a>00121     <a class="code" href="classBaseSimpleCPU.html#a3e096aa6ed4182585302ca5aff38aa3a">lastIcacheStall</a> = 0;
<a name="l00122"></a>00122     <a class="code" href="classBaseSimpleCPU.html#a8b4696062ef09ab956804a7a99491853">lastDcacheStall</a> = 0;
<a name="l00123"></a>00123 
<a name="l00124"></a>00124     threadContexts.push_back(<a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>);
<a name="l00125"></a>00125 
<a name="l00126"></a>00126 
<a name="l00127"></a>00127     <a class="code" href="classBaseSimpleCPU.html#a0d06ede4b8656108bf00293f1ee0e035">fetchOffset</a> = 0;
<a name="l00128"></a>00128     <a class="code" href="classBaseSimpleCPU.html#ae91a837c03d66c9c15de3da2fc76e811">stayAtPC</a> = <span class="keyword">false</span>;
<a name="l00129"></a>00129 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a42056bddf302c92cf50f79e3d184ccfa"></a><!-- doxytag: member="BaseSimpleCPU::~BaseSimpleCPU" ref="a42056bddf302c92cf50f79e3d184ccfa" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">~<a class="el" href="classBaseSimpleCPU_1_1BaseSimpleCPU.html">BaseSimpleCPU</a> </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00132"></a>00132 {
<a name="l00133"></a>00133 }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a9ff8fd374877c2ff6c10178aaad00852"></a><!-- doxytag: member="BaseSimpleCPU::advancePC" ref="a9ff8fd374877c2ff6c10178aaad00852" args="(Fault fault)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void advancePC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td>
          <td class="paramname"> <em>fault</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00559"></a>00559 {
<a name="l00560"></a>00560     <span class="keyword">const</span> <span class="keywordtype">bool</span> branching(<a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>().branching());
<a name="l00561"></a>00561 
<a name="l00562"></a>00562     <span class="comment">//Since we&apos;re moving to a new pc, zero out the offset</span>
<a name="l00563"></a>00563     <a class="code" href="classBaseSimpleCPU.html#a0d06ede4b8656108bf00293f1ee0e035">fetchOffset</a> = 0;
<a name="l00564"></a>00564     <span class="keywordflow">if</span> (fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00565"></a>00565         <a class="code" href="classBaseSimpleCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a> = <a class="code" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst::nullStaticInstPtr</a>;
<a name="l00566"></a>00566         fault-&gt;invoke(<a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>, <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>);
<a name="l00567"></a>00567         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a8adfd3ea89691b05b671dd288a595958">decoder</a>.reset();
<a name="l00568"></a>00568     } <span class="keywordflow">else</span> {
<a name="l00569"></a>00569         <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>) {
<a name="l00570"></a>00570             <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isLastMicroop())
<a name="l00571"></a>00571                 <a class="code" href="classBaseSimpleCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a> = <a class="code" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst::nullStaticInstPtr</a>;
<a name="l00572"></a>00572             <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> <a class="code" href="classBaseSimpleCPU.html#a827fb3454585cf4c620f4fd341966317">pcState</a> = <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>();
<a name="l00573"></a>00573             <a class="code" href="classBaseSimpleCPU.html#a9ff8fd374877c2ff6c10178aaad00852">TheISA::advancePC</a>(pcState, <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>);
<a name="l00574"></a>00574             <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>(pcState);
<a name="l00575"></a>00575         }
<a name="l00576"></a>00576     }
<a name="l00577"></a>00577 
<a name="l00578"></a>00578     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#adee29d0de843b42df1f1caf92d388413">branchPred</a> &amp;&amp; <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a> &amp;&amp; <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isControl()) {
<a name="l00579"></a>00579         <span class="comment">// Use a fake sequence number since we only have one</span>
<a name="l00580"></a>00580         <span class="comment">// instruction in flight at the same time.</span>
<a name="l00581"></a>00581         <span class="keyword">const</span> <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> cur_sn(0);
<a name="l00582"></a>00582         <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid(0);
<a name="l00583"></a>00583 
<a name="l00584"></a>00584         <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a981a27c7fab0ac0f25a26595ab3ded3c">pred_pc</a> == <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>()) {
<a name="l00585"></a>00585             <span class="comment">// Correctly predicted branch</span>
<a name="l00586"></a>00586             <a class="code" href="classBaseSimpleCPU.html#adee29d0de843b42df1f1caf92d388413">branchPred</a>-&gt;<a class="code" href="classBPredUnit.html#a6e4be480aeb0d4acfb352802ab73a3df">update</a>(cur_sn, tid);
<a name="l00587"></a>00587         } <span class="keywordflow">else</span> {
<a name="l00588"></a>00588             <span class="comment">// Mis-predicted branch</span>
<a name="l00589"></a>00589             <a class="code" href="classBaseSimpleCPU.html#adee29d0de843b42df1f1caf92d388413">branchPred</a>-&gt;<a class="code" href="classBPredUnit.html#af62f441ad740da2cd987637cfa87dfe5">squash</a>(cur_sn, <a class="code" href="classBaseSimpleCPU.html#a827fb3454585cf4c620f4fd341966317">pcState</a>(),
<a name="l00590"></a>00590                                branching, tid);
<a name="l00591"></a>00591             ++<a class="code" href="classBaseSimpleCPU.html#af91f54462991887406de8312ee71ba69" title="Number of misprediced branches.">numBranchMispred</a>;
<a name="l00592"></a>00592         }
<a name="l00593"></a>00593     }
<a name="l00594"></a>00594 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="afc6b0526014df091373ec2c850508a55"></a><!-- doxytag: member="BaseSimpleCPU::checkForInterrupts" ref="afc6b0526014df091373ec2c850508a55" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void checkForInterrupts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00367"></a>00367 {
<a name="l00368"></a>00368     <span class="keywordflow">if</span> (checkInterrupts(<a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>)) {
<a name="l00369"></a>00369         <a class="code" href="classRefCountingPtr.html">Fault</a> interrupt = <a class="code" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a>-&gt;getInterrupt(<a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>);
<a name="l00370"></a>00370 
<a name="l00371"></a>00371         <span class="keywordflow">if</span> (interrupt != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00372"></a>00372             <a class="code" href="classBaseSimpleCPU.html#a0d06ede4b8656108bf00293f1ee0e035">fetchOffset</a> = 0;
<a name="l00373"></a>00373             <a class="code" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a>-&gt;updateIntrInfo(<a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>);
<a name="l00374"></a>00374             interrupt-&gt;invoke(<a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>);
<a name="l00375"></a>00375             <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a8adfd3ea89691b05b671dd288a595958">decoder</a>.reset();
<a name="l00376"></a>00376         }
<a name="l00377"></a>00377     }
<a name="l00378"></a>00378 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a925a66fd31bbc43fa4bc4a90d5b316cb"></a><!-- doxytag: member="BaseSimpleCPU::checkPcEventQueue" ref="a925a66fd31bbc43fa4bc4a90d5b316cb" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void checkPcEventQueue </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00095"></a>00095                                     {
<a name="l00096"></a>00096         <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> oldpc, <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a> = <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a>();
<a name="l00097"></a>00097         <span class="keywordflow">do</span> {
<a name="l00098"></a>00098             oldpc = pc;
<a name="l00099"></a>00099             <a class="code" href="classBaseCPU.html#ab737471139f5a296e5b26e8a0e1b0744" title="initialize section">system</a>-&gt;pcEventQueue.service(<a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>);
<a name="l00100"></a>00100             pc = <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a>();
<a name="l00101"></a>00101         } <span class="keywordflow">while</span> (oldpc != pc);
<a name="l00102"></a>00102     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae14e8c918d9e0fa1f09581af157369e2"></a><!-- doxytag: member="BaseSimpleCPU::countInst" ref="ae14e8c918d9e0fa1f09581af157369e2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void countInst </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00190"></a>00190     {
<a name="l00191"></a>00191         <span class="keywordflow">if</span> (!<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isMicroop() || <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isLastMicroop()) {
<a name="l00192"></a>00192             <a class="code" href="classBaseSimpleCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">numInst</a>++;
<a name="l00193"></a>00193             <a class="code" href="classBaseSimpleCPU.html#a302bf9a6fd3b54c46eb3e2bfb18a320e">numInsts</a>++;
<a name="l00194"></a>00194         }
<a name="l00195"></a>00195         <a class="code" href="classBaseSimpleCPU.html#a0cb2e6732f2a0039cb918fc50956616a">numOp</a>++;
<a name="l00196"></a>00196         <a class="code" href="classBaseSimpleCPU.html#a121c14c0d2e80edfe1e3d01031707c0b">numOps</a>++;
<a name="l00197"></a>00197 
<a name="l00198"></a>00198         <a class="code" href="classBaseCPU.html#ab737471139f5a296e5b26e8a0e1b0744" title="initialize section">system</a>-&gt;totalNumInsts++;
<a name="l00199"></a>00199         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="structThreadState.html#a344acde4f72898017365be79fd18a323">funcExeInst</a>++;
<a name="l00200"></a>00200     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7e2d118d430dcbebd896ba39811ef03b"></a><!-- doxytag: member="BaseSimpleCPU::dbg_vtophys" ref="a7e2d118d430dcbebd896ba39811ef03b" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> dbg_vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00351"></a>00351 {
<a name="l00352"></a>00352     <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#a3828815371ad2b0a1be60abdcb405cf9">vtophys</a>(<a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>, <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>);
<a name="l00353"></a>00353 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a49259982c98a7959f39b77db5069fea0"></a><!-- doxytag: member="BaseSimpleCPU::deallocateContext" ref="a49259982c98a7959f39b77db5069fea0" args="(ThreadID thread_num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void deallocateContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>thread_num</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00137"></a>00137 {
<a name="l00138"></a>00138     <span class="comment">// for now, these are equivalent</span>
<a name="l00139"></a>00139     suspendContext(thread_num);
<a name="l00140"></a>00140 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a26789603cc94992d18f8ddedfff96acf"></a><!-- doxytag: member="BaseSimpleCPU::demapDataPage" ref="a26789603cc94992d18f8ddedfff96acf" args="(Addr vaddr, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void demapDataPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00422"></a>00422     {
<a name="l00423"></a>00423         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a26789603cc94992d18f8ddedfff96acf">demapDataPage</a>(<a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>, asn);
<a name="l00424"></a>00424     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac8a36d45a839b07f50b73f1eee119615"></a><!-- doxytag: member="BaseSimpleCPU::demapInstPage" ref="ac8a36d45a839b07f50b73f1eee119615" args="(Addr vaddr, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void demapInstPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00417"></a>00417     {
<a name="l00418"></a>00418         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ac8a36d45a839b07f50b73f1eee119615">demapInstPage</a>(<a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>, asn);
<a name="l00419"></a>00419     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2d698ff909513b48a1263f8a5440e067"></a><!-- doxytag: member="BaseSimpleCPU::demapPage" ref="a2d698ff909513b48a1263f8a5440e067" args="(Addr vaddr, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void demapPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00412"></a>00412     {
<a name="l00413"></a>00413         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a2d698ff909513b48a1263f8a5440e067">demapPage</a>(<a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>, asn);
<a name="l00414"></a>00414     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a840be0f7fe0a7a50b37b0552fe6ca506"></a><!-- doxytag: member="BaseSimpleCPU::getEA" ref="a840be0f7fe0a7a50b37b0552fe6ca506" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> getEA </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00296"></a>00296                         { <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;BaseSimpleCPU::getEA() not implemented\n&quot;</span>);
<a name="l00297"></a>00297         M5_DUMMY_RETURN}
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab39525f324a8a93139e17327f6ccde10"></a><!-- doxytag: member="BaseSimpleCPU::haltContext" ref="ab39525f324a8a93139e17327f6ccde10" args="(ThreadID thread_num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void haltContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>thread_num</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="comment">// for now, these are equivalent</span>
<a name="l00147"></a>00147     suspendContext(thread_num);
<a name="l00148"></a>00148 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a5f42e07ae335dff417664e91518c7f1e"></a><!-- doxytag: member="BaseSimpleCPU::hwrei" ref="a5f42e07ae335dff417664e91518c7f1e" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> hwrei </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00449"></a>00449 { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a5f42e07ae335dff417664e91518c7f1e">hwrei</a>(); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a53c92716db281ae16ffb693c6d7803c7"></a><!-- doxytag: member="BaseSimpleCPU::instAddr" ref="a53c92716db281ae16ffb693c6d7803c7" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> instAddr </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00375"></a>00375 { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a>(); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1a21696f33a7d38f251687ae0b5e9718"></a><!-- doxytag: member="BaseSimpleCPU::microPC" ref="a1a21696f33a7d38f251687ae0b5e9718" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> microPC </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00377"></a>00377 { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a1a21696f33a7d38f251687ae0b5e9718">microPC</a>(); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a99768639c728ee835cce54b8b42b3d8f"></a><!-- doxytag: member="BaseSimpleCPU::misspeculating" ref="a99768639c728ee835cce54b8b42b3d8f" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool misspeculating </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00461"></a>00461 { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a99768639c728ee835cce54b8b42b3d8f">misspeculating</a>(); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aceec6e28772f91b3cc921c0e3927b0c2"></a><!-- doxytag: member="BaseSimpleCPU::nextInstAddr" ref="aceec6e28772f91b3cc921c0e3927b0c2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> nextInstAddr </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00376"></a>00376 { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#aceec6e28772f91b3cc921c0e3927b0c2">nextInstAddr</a>(); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a5e9cfc754c9ef9b7db875ce89871944e"></a><!-- doxytag: member="BaseSimpleCPU::pcState" ref="a5e9cfc754c9ef9b7db875ce89871944e" args="(const TheISA::PCState &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void pcState </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00374"></a>00374 { <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a827fb3454585cf4c620f4fd341966317"></a><!-- doxytag: member="BaseSimpleCPU::pcState" ref="a827fb3454585cf4c620f4fd341966317" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState pcState </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00373"></a>00373 { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>(); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a86cfcf0bbf35e6f79ccf03bd9436f633"></a><!-- doxytag: member="BaseSimpleCPU::postExecute" ref="a86cfcf0bbf35e6f79ccf03bd9436f633" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void postExecute </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00482"></a>00482 {
<a name="l00483"></a>00483     assert(<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>);
<a name="l00484"></a>00484 
<a name="l00485"></a>00485     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a> = <a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>();
<a name="l00486"></a>00486     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classBaseSimpleCPU.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a> = pc.instAddr();
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a> &amp;&amp; <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="structThreadState.html#a57684045e6580be82debaf2ed1d038ff">profile</a>) {
<a name="l00488"></a>00488         <span class="keywordtype">bool</span> usermode = <a class="code" href="namespaceAlphaISA.html#a166daa198f05f80c18b5249f18a0675e">TheISA::inUserMode</a>(<a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>);
<a name="l00489"></a>00489         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="structThreadState.html#a8d1675ee887ea4904e7b244eef19c922">profilePC</a> = usermode ? 1 : instAddr;
<a name="l00490"></a>00490         <a class="code" href="classProfileNode.html">ProfileNode</a> *node = <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="structThreadState.html#a57684045e6580be82debaf2ed1d038ff">profile</a>-&gt;<a class="code" href="classFunctionProfile.html#a597d46ad07c398ed586cf6ac26a2249c">consume</a>(<a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>, <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>);
<a name="l00491"></a>00491         <span class="keywordflow">if</span> (node)
<a name="l00492"></a>00492             <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="structThreadState.html#a9e724ad49e865acc300eb316dcf2e9bd">profileNode</a> = node;
<a name="l00493"></a>00493     }
<a name="l00494"></a>00494 
<a name="l00495"></a>00495     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isMemRef()) {
<a name="l00496"></a>00496         <a class="code" href="classBaseSimpleCPU.html#a6102e519d600e5e0f2d310d628f9a361">numMemRefs</a>++;
<a name="l00497"></a>00497     }
<a name="l00498"></a>00498 
<a name="l00499"></a>00499     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isLoad()) {
<a name="l00500"></a>00500         ++<a class="code" href="classBaseSimpleCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">numLoad</a>;
<a name="l00501"></a>00501         comLoadEventQueue[0]-&gt;serviceEvents(<a class="code" href="classBaseSimpleCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">numLoad</a>);
<a name="l00502"></a>00502     }
<a name="l00503"></a>00503 
<a name="l00504"></a>00504     <span class="keywordflow">if</span> (<a class="code" href="classCPA.html#a98100f2f476b294d430b1a66c9039da1">CPA::available</a>()) {
<a name="l00505"></a>00505         <a class="code" href="classCPA.html#af57eb8a9bcb0a342b03eaa0bc6255684">CPA::cpa</a>()-&gt;<a class="code" href="classCPA.html#aa8ccd90dbd2c58f74d1b0bdc10690c98">swAutoBegin</a>(<a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>, pc.<a class="code" href="classThreadContext.html#a01377ccfda419abf5f6ff7730c9eaac9">nextInstAddr</a>());
<a name="l00506"></a>00506     }
<a name="l00507"></a>00507 
<a name="l00508"></a>00508     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isControl()) {
<a name="l00509"></a>00509         ++<a class="code" href="classBaseSimpleCPU.html#ac68cca0050062403dbc960ab2a97157a">numBranches</a>;
<a name="l00510"></a>00510     }
<a name="l00511"></a>00511 
<a name="l00512"></a>00512     <span class="comment">/* Power model statistics */</span>
<a name="l00513"></a>00513     <span class="comment">//integer alu accesses</span>
<a name="l00514"></a>00514     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isInteger()){
<a name="l00515"></a>00515         <a class="code" href="classBaseSimpleCPU.html#a416968ef3d43f2bd9da001865a53a90b">numIntAluAccesses</a>++;
<a name="l00516"></a>00516         <a class="code" href="classBaseSimpleCPU.html#a9e5a156bac1cb43d66b86372e17da1bd">numIntInsts</a>++;
<a name="l00517"></a>00517     }
<a name="l00518"></a>00518 
<a name="l00519"></a>00519     <span class="comment">//float alu accesses</span>
<a name="l00520"></a>00520     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isFloating()){
<a name="l00521"></a>00521         <a class="code" href="classBaseSimpleCPU.html#aecffaf5b7016d2d991dd5e1de1a8946e">numFpAluAccesses</a>++;
<a name="l00522"></a>00522         <a class="code" href="classBaseSimpleCPU.html#a925ac62d7f57c791a98868d640c3d195">numFpInsts</a>++;
<a name="l00523"></a>00523     }
<a name="l00524"></a>00524     
<a name="l00525"></a>00525     <span class="comment">//number of function calls/returns to get window accesses</span>
<a name="l00526"></a>00526     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isCall() || <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isReturn()){
<a name="l00527"></a>00527         <a class="code" href="classBaseSimpleCPU.html#a18b716819072434f709f1513e5078168">numCallsReturns</a>++;
<a name="l00528"></a>00528     }
<a name="l00529"></a>00529     
<a name="l00530"></a>00530     <span class="comment">//the number of branch predictions that will be made</span>
<a name="l00531"></a>00531     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isCondCtrl()){
<a name="l00532"></a>00532         <a class="code" href="classBaseSimpleCPU.html#a23ee17e43ac73ad292d6ffb605293364">numCondCtrlInsts</a>++;
<a name="l00533"></a>00533     }
<a name="l00534"></a>00534     
<a name="l00535"></a>00535     <span class="comment">//result bus acceses</span>
<a name="l00536"></a>00536     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isLoad()){
<a name="l00537"></a>00537         <a class="code" href="classBaseSimpleCPU.html#ae7c222b5c2c639802515df29884a7576">numLoadInsts</a>++;
<a name="l00538"></a>00538     }
<a name="l00539"></a>00539     
<a name="l00540"></a>00540     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isStore()){
<a name="l00541"></a>00541         <a class="code" href="classBaseSimpleCPU.html#a597ae298ef74a2f5578c27208781c44c">numStoreInsts</a>++;
<a name="l00542"></a>00542     }
<a name="l00543"></a>00543     <span class="comment">/* End power model statistics */</span>
<a name="l00544"></a>00544 
<a name="l00545"></a>00545     <a class="code" href="classBaseSimpleCPU.html#aab593a3a00eaa614f40b6d66bec24e35">statExecutedInstType</a>[<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;opClass()]++;
<a name="l00546"></a>00546 
<a name="l00547"></a>00547     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)
<a name="l00548"></a>00548         traceFunctions(instAddr);
<a name="l00549"></a>00549 
<a name="l00550"></a>00550     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>) {
<a name="l00551"></a>00551         <a class="code" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>-&gt;<a class="code" href="classTrace_1_1InstRecord.html#abf1ad25f5e8a680b74ae28575b1f0539">dump</a>();
<a name="l00552"></a>00552         <span class="keyword">delete</span> <a class="code" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>;
<a name="l00553"></a>00553         <a class="code" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00554"></a>00554     }
<a name="l00555"></a>00555 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad341f256f4b26b20980f548e42ea79c4"></a><!-- doxytag: member="BaseSimpleCPU::preExecute" ref="ad341f256f4b26b20980f548e42ea79c4" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void preExecute </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00397"></a>00397 {
<a name="l00398"></a>00398     <span class="comment">// maintain $r0 semantics</span>
<a name="l00399"></a>00399     <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#abc264e8ee37c6bd7d7b5759b97c34356">setIntReg</a>(<a class="code" href="namespaceAlphaISA.html#a38e079cf64d8a3ced6ce8e52ce269a5e">ZeroReg</a>, 0);
<a name="l00400"></a>00400 <span class="preprocessor">#if THE_ISA == ALPHA_ISA</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span>    <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ab6fd8e55b81c173f448ec0c42bc28b99">setFloatReg</a>(<a class="code" href="namespaceAlphaISA.html#a38e079cf64d8a3ced6ce8e52ce269a5e">ZeroReg</a>, 0.0);
<a name="l00402"></a>00402 <span class="preprocessor">#endif // ALPHA_ISA</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span>
<a name="l00404"></a>00404     <span class="comment">// check for instruction-count-based events</span>
<a name="l00405"></a>00405     comInstEventQueue[0]-&gt;serviceEvents(<a class="code" href="classBaseSimpleCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">numInst</a>);
<a name="l00406"></a>00406     <a class="code" href="classBaseCPU.html#ab737471139f5a296e5b26e8a0e1b0744" title="initialize section">system</a>-&gt;instEventQueue.serviceEvents(<a class="code" href="classBaseCPU.html#ab737471139f5a296e5b26e8a0e1b0744" title="initialize section">system</a>-&gt;totalNumInsts);
<a name="l00407"></a>00407 
<a name="l00408"></a>00408     <span class="comment">// decode the instruction</span>
<a name="l00409"></a>00409     <a class="code" href="classBaseSimpleCPU.html#a3fb19fcd9c09cfac7357af074b301868">inst</a> = <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">gtoh</a>(<a class="code" href="classBaseSimpleCPU.html#a3fb19fcd9c09cfac7357af074b301868">inst</a>);
<a name="l00410"></a>00410 
<a name="l00411"></a>00411     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> <a class="code" href="classBaseSimpleCPU.html#a827fb3454585cf4c620f4fd341966317">pcState</a> = <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>();
<a name="l00412"></a>00412 
<a name="l00413"></a>00413     <span class="keywordflow">if</span> (<a class="code" href="base_2types_8hh.html#a01ec7071d9749218cc83949b3f93cd9b">isRomMicroPC</a>(pcState.microPC())) {
<a name="l00414"></a>00414         <a class="code" href="classBaseSimpleCPU.html#ae91a837c03d66c9c15de3da2fc76e811">stayAtPC</a> = <span class="keyword">false</span>;
<a name="l00415"></a>00415         <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a> = microcodeRom.fetchMicroop(pcState.microPC(),
<a name="l00416"></a>00416                                                   <a class="code" href="classBaseSimpleCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a>);
<a name="l00417"></a>00417     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="classBaseSimpleCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a>) {
<a name="l00418"></a>00418         <span class="comment">//We&apos;re not in the middle of a macro instruction</span>
<a name="l00419"></a>00419         <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> instPtr = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00420"></a>00420 
<a name="l00421"></a>00421         TheISA::Decoder *decoder = &amp;(<a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a8adfd3ea89691b05b671dd288a595958">decoder</a>);
<a name="l00422"></a>00422 
<a name="l00423"></a>00423         <span class="comment">//Predecode, ie bundle up an ExtMachInst</span>
<a name="l00424"></a>00424         <span class="comment">//If more fetch data is needed, pass it in.</span>
<a name="l00425"></a>00425         <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> fetchPC = (pcState.instAddr() &amp; PCMask) + <a class="code" href="classBaseSimpleCPU.html#a0d06ede4b8656108bf00293f1ee0e035">fetchOffset</a>;
<a name="l00426"></a>00426         <span class="comment">//if(decoder-&gt;needMoreBytes())</span>
<a name="l00427"></a>00427             decoder-&gt;moreBytes(pcState, fetchPC, <a class="code" href="classBaseSimpleCPU.html#a3fb19fcd9c09cfac7357af074b301868">inst</a>);
<a name="l00428"></a>00428         <span class="comment">//else</span>
<a name="l00429"></a>00429         <span class="comment">//    decoder-&gt;process();</span>
<a name="l00430"></a>00430 
<a name="l00431"></a>00431         <span class="comment">//Decode an instruction if one is ready. Otherwise, we&apos;ll have to</span>
<a name="l00432"></a>00432         <span class="comment">//fetch beyond the MachInst at the current pc.</span>
<a name="l00433"></a>00433         instPtr = decoder-&gt;decode(pcState);
<a name="l00434"></a>00434         <span class="keywordflow">if</span> (instPtr) {
<a name="l00435"></a>00435             <a class="code" href="classBaseSimpleCPU.html#ae91a837c03d66c9c15de3da2fc76e811">stayAtPC</a> = <span class="keyword">false</span>;
<a name="l00436"></a>00436             <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>(pcState);
<a name="l00437"></a>00437         } <span class="keywordflow">else</span> {
<a name="l00438"></a>00438             <a class="code" href="classBaseSimpleCPU.html#ae91a837c03d66c9c15de3da2fc76e811">stayAtPC</a> = <span class="keyword">true</span>;
<a name="l00439"></a>00439             <a class="code" href="classBaseSimpleCPU.html#a0d06ede4b8656108bf00293f1ee0e035">fetchOffset</a> += <span class="keyword">sizeof</span>(<a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a>);
<a name="l00440"></a>00440         }
<a name="l00441"></a>00441 
<a name="l00442"></a>00442         <span class="comment">//If we decoded an instruction and it&apos;s microcoded, start pulling</span>
<a name="l00443"></a>00443         <span class="comment">//out micro ops</span>
<a name="l00444"></a>00444         <span class="keywordflow">if</span> (instPtr &amp;&amp; instPtr-&gt;isMacroop()) {
<a name="l00445"></a>00445             <a class="code" href="classBaseSimpleCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a> = instPtr;
<a name="l00446"></a>00446             <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a> = <a class="code" href="classBaseSimpleCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a>-&gt;fetchMicroop(pcState.microPC());
<a name="l00447"></a>00447         } <span class="keywordflow">else</span> {
<a name="l00448"></a>00448             <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a> = instPtr;
<a name="l00449"></a>00449         }
<a name="l00450"></a>00450     } <span class="keywordflow">else</span> {
<a name="l00451"></a>00451         <span class="comment">//Read the next micro op from the macro op</span>
<a name="l00452"></a>00452         <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a> = <a class="code" href="classBaseSimpleCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a>-&gt;fetchMicroop(pcState.microPC());
<a name="l00453"></a>00453     }
<a name="l00454"></a>00454 
<a name="l00455"></a>00455     <span class="comment">//If we decoded an instruction this &quot;tick&quot;, record information about it.</span>
<a name="l00456"></a>00456     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>) {
<a name="l00457"></a>00457 <span class="preprocessor">#if TRACING_ON</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span>        <a class="code" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a> = <a class="code" href="classBaseCPU.html#a7deba7e62c47a4cf4b9f5516fad8b175">tracer</a>-&gt;getInstRecord(<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>(), <a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>,
<a name="l00459"></a>00459                 <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>, <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>(), <a class="code" href="classBaseSimpleCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a>);
<a name="l00460"></a>00460 
<a name="l00461"></a>00461         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="namespaceThePipeline.html#a2a7d8e086edbca0402639d3b6b835286a23720d1f63ce7860c68678193d5767ad">Decode</a>,<span class="stringliteral">&quot;Decode: Decoded %s instruction: %#x\n&quot;</span>,
<a name="l00462"></a>00462                 <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;getName(), <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;machInst);
<a name="l00463"></a>00463 <span class="preprocessor">#endif // TRACING_ON</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span>    }
<a name="l00465"></a>00465 
<a name="l00466"></a>00466     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#adee29d0de843b42df1f1caf92d388413">branchPred</a> &amp;&amp; <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a> &amp;&amp; <a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>-&gt;isControl()) {
<a name="l00467"></a>00467         <span class="comment">// Use a fake sequence number since we only have one</span>
<a name="l00468"></a>00468         <span class="comment">// instruction in flight at the same time.</span>
<a name="l00469"></a>00469         <span class="keyword">const</span> <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> cur_sn(0);
<a name="l00470"></a>00470         <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid(0);
<a name="l00471"></a>00471         <a class="code" href="classBaseSimpleCPU.html#a981a27c7fab0ac0f25a26595ab3ded3c">pred_pc</a> = <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>();
<a name="l00472"></a>00472         <span class="keyword">const</span> <span class="keywordtype">bool</span> predict_taken(
<a name="l00473"></a>00473             <a class="code" href="classBaseSimpleCPU.html#adee29d0de843b42df1f1caf92d388413">branchPred</a>-&gt;<a class="code" href="classBPredUnit.html#a9d2ad862133709eece4bf864fe378282">predict</a>(<a class="code" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a>, cur_sn, <a class="code" href="classBaseSimpleCPU.html#a981a27c7fab0ac0f25a26595ab3ded3c">pred_pc</a>, tid));
<a name="l00474"></a>00474 
<a name="l00475"></a>00475         <span class="keywordflow">if</span> (predict_taken)
<a name="l00476"></a>00476             ++<a class="code" href="classBaseSimpleCPU.html#a5c4fac7ec4f7ba3135b78424a9500b2a" title="Number of branches predicted as taken.">numPredictedBranches</a>;
<a name="l00477"></a>00477     }
<a name="l00478"></a>00478 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="abbb38b103304a528dca50350209e8f82"></a><!-- doxytag: member="BaseSimpleCPU::readCCRegOperand" ref="abbb38b103304a528dca50350209e8f82" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#a0c9de550a32808e6a25b54b6c791d5ab">CCReg</a> readCCRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00331"></a>00331     {
<a name="l00332"></a>00332         <a class="code" href="classBaseSimpleCPU.html#a949ece84cfe5ba6af93b85de367806ef">numCCRegReads</a>++;
<a name="l00333"></a>00333         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322">TheISA::CC_Reg_Base</a>;
<a name="l00334"></a>00334         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ac3d147c535052bfb1f8e8fe0697168d7">readCCReg</a>(reg_idx);
<a name="l00335"></a>00335     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a717c88c8c56d79c9ed554ba5992bd8c3"></a><!-- doxytag: member="BaseSimpleCPU::readFloatRegOperand" ref="a717c88c8c56d79c9ed554ba5992bd8c3" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a> readFloatRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00317"></a>00317     {
<a name="l00318"></a>00318         <a class="code" href="classBaseSimpleCPU.html#a958575f0f033dd22c762ca5e2be64034">numFpRegReads</a>++;
<a name="l00319"></a>00319         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00320"></a>00320         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a2f97d83baef4fbda00b7f7f62779752f">readFloatReg</a>(reg_idx);
<a name="l00321"></a>00321     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a39d93624e4481f4a210f2c46ea6b15b0"></a><!-- doxytag: member="BaseSimpleCPU::readFloatRegOperandBits" ref="a39d93624e4481f4a210f2c46ea6b15b0" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a> readFloatRegOperandBits </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00324"></a>00324     {
<a name="l00325"></a>00325         <a class="code" href="classBaseSimpleCPU.html#a958575f0f033dd22c762ca5e2be64034">numFpRegReads</a>++;
<a name="l00326"></a>00326         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00327"></a>00327         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a4998e6615f835676762af364eff198e3">readFloatRegBits</a>(reg_idx);
<a name="l00328"></a>00328     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a9e7b0a4d5373c48902425c9456b19e7e"></a><!-- doxytag: member="BaseSimpleCPU::readIntRegOperand" ref="a9e7b0a4d5373c48902425c9456b19e7e" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t readIntRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00311"></a>00311     {
<a name="l00312"></a>00312         <a class="code" href="classBaseSimpleCPU.html#ae7061027b5edb87b145bf1ebf1720c37">numIntRegReads</a>++;
<a name="l00313"></a>00313         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a21c850cd41ab977a2cf3450fe66ec25a">readIntReg</a>(si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx));
<a name="l00314"></a>00314     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a5a8c6c487e8da143d26188258b04f1cc"></a><!-- doxytag: member="BaseSimpleCPU::readMiscReg" ref="a5a8c6c487e8da143d26188258b04f1cc" args="(int misc_reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00385"></a>00385     {
<a name="l00386"></a>00386         <a class="code" href="classBaseSimpleCPU.html#ae7061027b5edb87b145bf1ebf1720c37">numIntRegReads</a>++;
<a name="l00387"></a>00387         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a71d44ee14eeab530a09bc7d68d97ece2">readMiscReg</a>(misc_reg);
<a name="l00388"></a>00388     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7b5ac6af9c2c19d7c1b442b8a3aebbc6"></a><!-- doxytag: member="BaseSimpleCPU::readMiscRegNoEffect" ref="a7b5ac6af9c2c19d7c1b442b8a3aebbc6" args="(int misc_reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00380"></a>00380     {
<a name="l00381"></a>00381         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(misc_reg);
<a name="l00382"></a>00382     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac6d0dc1a63cede82f4242d43236a98db"></a><!-- doxytag: member="BaseSimpleCPU::readMiscRegOperand" ref="ac6d0dc1a63cede82f4242d43236a98db" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> readMiscRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00397"></a>00397     {
<a name="l00398"></a>00398         <a class="code" href="classBaseSimpleCPU.html#ae7061027b5edb87b145bf1ebf1720c37">numIntRegReads</a>++;
<a name="l00399"></a>00399         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">TheISA::Misc_Reg_Base</a>;
<a name="l00400"></a>00400         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a71d44ee14eeab530a09bc7d68d97ece2">readMiscReg</a>(reg_idx);
<a name="l00401"></a>00401     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a254cecc48d457ea298b08a8bb009f9cf"></a><!-- doxytag: member="BaseSimpleCPU::readPredicate" ref="a254cecc48d457ea298b08a8bb009f9cf" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool readPredicate </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00365"></a>00365 { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a254cecc48d457ea298b08a8bb009f9cf">readPredicate</a>(); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac4382c0931786c368f26b645332022e0"></a><!-- doxytag: member="BaseSimpleCPU::readRegOtherThread" ref="ac4382c0931786c368f26b645332022e0" args="(int regIdx, ThreadID tid=InvalidThreadID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> readRegOtherThread </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>regIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code><a class="el" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00435"></a>00435      {
<a name="l00436"></a>00436         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Simple CPU models do not support multithreaded &quot;</span>
<a name="l00437"></a>00437               <span class="stringliteral">&quot;register access.\n&quot;</span>);
<a name="l00438"></a>00438      }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a25b995a791e41965e088d8bf3f2bf859"></a><!-- doxytag: member="BaseSimpleCPU::readStCondFailures" ref="a25b995a791e41965e088d8bf3f2bf859" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned readStCondFailures </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00426"></a>00426                                   {
<a name="l00427"></a>00427         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a25b995a791e41965e088d8bf3f2bf859">readStCondFailures</a>();
<a name="l00428"></a>00428     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4dc637449366fcdfc4e764cdf12d9b11"></a><!-- doxytag: member="BaseSimpleCPU::regStats" ref="a4dc637449366fcdfc4e764cdf12d9b11" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void regStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00153"></a>00153 {
<a name="l00154"></a>00154     <span class="keyword">using namespace </span>Stats;
<a name="l00155"></a>00155 
<a name="l00156"></a>00156     <a class="code" href="classSimObject.html#a4dc637449366fcdfc4e764cdf12d9b11">BaseCPU::regStats</a>();
<a name="l00157"></a>00157 
<a name="l00158"></a>00158     <a class="code" href="classBaseSimpleCPU.html#a302bf9a6fd3b54c46eb3e2bfb18a320e">numInsts</a>
<a name="l00159"></a>00159         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.committedInsts&quot;</span>)
<a name="l00160"></a>00160         .desc(<span class="stringliteral">&quot;Number of instructions committed&quot;</span>)
<a name="l00161"></a>00161         ;
<a name="l00162"></a>00162 
<a name="l00163"></a>00163     <a class="code" href="classBaseSimpleCPU.html#a121c14c0d2e80edfe1e3d01031707c0b">numOps</a>
<a name="l00164"></a>00164         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.committedOps&quot;</span>)
<a name="l00165"></a>00165         .desc(<span class="stringliteral">&quot;Number of ops (including micro ops) committed&quot;</span>)
<a name="l00166"></a>00166         ;
<a name="l00167"></a>00167 
<a name="l00168"></a>00168     <a class="code" href="classBaseSimpleCPU.html#a416968ef3d43f2bd9da001865a53a90b">numIntAluAccesses</a>
<a name="l00169"></a>00169         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_int_alu_accesses&quot;</span>)
<a name="l00170"></a>00170         .desc(<span class="stringliteral">&quot;Number of integer alu accesses&quot;</span>)
<a name="l00171"></a>00171         ;
<a name="l00172"></a>00172 
<a name="l00173"></a>00173     <a class="code" href="classBaseSimpleCPU.html#aecffaf5b7016d2d991dd5e1de1a8946e">numFpAluAccesses</a>
<a name="l00174"></a>00174         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_fp_alu_accesses&quot;</span>)
<a name="l00175"></a>00175         .desc(<span class="stringliteral">&quot;Number of float alu accesses&quot;</span>)
<a name="l00176"></a>00176         ;
<a name="l00177"></a>00177 
<a name="l00178"></a>00178     <a class="code" href="classBaseSimpleCPU.html#a18b716819072434f709f1513e5078168">numCallsReturns</a>
<a name="l00179"></a>00179         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_func_calls&quot;</span>)
<a name="l00180"></a>00180         .desc(<span class="stringliteral">&quot;number of times a function call or return occured&quot;</span>)
<a name="l00181"></a>00181         ;
<a name="l00182"></a>00182 
<a name="l00183"></a>00183     <a class="code" href="classBaseSimpleCPU.html#a23ee17e43ac73ad292d6ffb605293364">numCondCtrlInsts</a>
<a name="l00184"></a>00184         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_conditional_control_insts&quot;</span>)
<a name="l00185"></a>00185         .desc(<span class="stringliteral">&quot;number of instructions that are conditional controls&quot;</span>)
<a name="l00186"></a>00186         ;
<a name="l00187"></a>00187 
<a name="l00188"></a>00188     <a class="code" href="classBaseSimpleCPU.html#a9e5a156bac1cb43d66b86372e17da1bd">numIntInsts</a>
<a name="l00189"></a>00189         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_int_insts&quot;</span>)
<a name="l00190"></a>00190         .desc(<span class="stringliteral">&quot;number of integer instructions&quot;</span>)
<a name="l00191"></a>00191         ;
<a name="l00192"></a>00192 
<a name="l00193"></a>00193     <a class="code" href="classBaseSimpleCPU.html#a925ac62d7f57c791a98868d640c3d195">numFpInsts</a>
<a name="l00194"></a>00194         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_fp_insts&quot;</span>)
<a name="l00195"></a>00195         .desc(<span class="stringliteral">&quot;number of float instructions&quot;</span>)
<a name="l00196"></a>00196         ;
<a name="l00197"></a>00197 
<a name="l00198"></a>00198     <a class="code" href="classBaseSimpleCPU.html#ae7061027b5edb87b145bf1ebf1720c37">numIntRegReads</a>
<a name="l00199"></a>00199         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_int_register_reads&quot;</span>)
<a name="l00200"></a>00200         .desc(<span class="stringliteral">&quot;number of times the integer registers were read&quot;</span>)
<a name="l00201"></a>00201         ;
<a name="l00202"></a>00202 
<a name="l00203"></a>00203     <a class="code" href="classBaseSimpleCPU.html#a57ac9b75469edc84c4cde5fbc967cd06">numIntRegWrites</a>
<a name="l00204"></a>00204         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_int_register_writes&quot;</span>)
<a name="l00205"></a>00205         .desc(<span class="stringliteral">&quot;number of times the integer registers were written&quot;</span>)
<a name="l00206"></a>00206         ;
<a name="l00207"></a>00207 
<a name="l00208"></a>00208     <a class="code" href="classBaseSimpleCPU.html#a958575f0f033dd22c762ca5e2be64034">numFpRegReads</a>
<a name="l00209"></a>00209         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_fp_register_reads&quot;</span>)
<a name="l00210"></a>00210         .desc(<span class="stringliteral">&quot;number of times the floating registers were read&quot;</span>)
<a name="l00211"></a>00211         ;
<a name="l00212"></a>00212 
<a name="l00213"></a>00213     <a class="code" href="classBaseSimpleCPU.html#a7b705046e187b82706fb786e8e8edd1a">numFpRegWrites</a>
<a name="l00214"></a>00214         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_fp_register_writes&quot;</span>)
<a name="l00215"></a>00215         .desc(<span class="stringliteral">&quot;number of times the floating registers were written&quot;</span>)
<a name="l00216"></a>00216         ;
<a name="l00217"></a>00217 
<a name="l00218"></a>00218     <a class="code" href="classBaseSimpleCPU.html#a949ece84cfe5ba6af93b85de367806ef">numCCRegReads</a>
<a name="l00219"></a>00219         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_cc_register_reads&quot;</span>)
<a name="l00220"></a>00220         .desc(<span class="stringliteral">&quot;number of times the CC registers were read&quot;</span>)
<a name="l00221"></a>00221         .flags(<a class="code" href="namespaceStats.html#aea66fede55fadabd06c458fb36736378">nozero</a>)
<a name="l00222"></a>00222         ;
<a name="l00223"></a>00223 
<a name="l00224"></a>00224     <a class="code" href="classBaseSimpleCPU.html#a0bd5bc278dffd538498c492e41831997">numCCRegWrites</a>
<a name="l00225"></a>00225         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_cc_register_writes&quot;</span>)
<a name="l00226"></a>00226         .desc(<span class="stringliteral">&quot;number of times the CC registers were written&quot;</span>)
<a name="l00227"></a>00227         .flags(<a class="code" href="namespaceStats.html#aea66fede55fadabd06c458fb36736378">nozero</a>)
<a name="l00228"></a>00228         ;
<a name="l00229"></a>00229 
<a name="l00230"></a>00230     <a class="code" href="classBaseSimpleCPU.html#a6102e519d600e5e0f2d310d628f9a361">numMemRefs</a>
<a name="l00231"></a>00231         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>()+<span class="stringliteral">&quot;.num_mem_refs&quot;</span>)
<a name="l00232"></a>00232         .desc(<span class="stringliteral">&quot;number of memory refs&quot;</span>)
<a name="l00233"></a>00233         ;
<a name="l00234"></a>00234 
<a name="l00235"></a>00235     <a class="code" href="classBaseSimpleCPU.html#a597ae298ef74a2f5578c27208781c44c">numStoreInsts</a>
<a name="l00236"></a>00236         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_store_insts&quot;</span>)
<a name="l00237"></a>00237         .desc(<span class="stringliteral">&quot;Number of store instructions&quot;</span>)
<a name="l00238"></a>00238         ;
<a name="l00239"></a>00239 
<a name="l00240"></a>00240     <a class="code" href="classBaseSimpleCPU.html#ae7c222b5c2c639802515df29884a7576">numLoadInsts</a>
<a name="l00241"></a>00241         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_load_insts&quot;</span>)
<a name="l00242"></a>00242         .desc(<span class="stringliteral">&quot;Number of load instructions&quot;</span>)
<a name="l00243"></a>00243         ;
<a name="l00244"></a>00244 
<a name="l00245"></a>00245     <a class="code" href="classBaseSimpleCPU.html#a40be38a691cf502b6ba46aaefd86dc77">notIdleFraction</a>
<a name="l00246"></a>00246         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.not_idle_fraction&quot;</span>)
<a name="l00247"></a>00247         .desc(<span class="stringliteral">&quot;Percentage of non-idle cycles&quot;</span>)
<a name="l00248"></a>00248         ;
<a name="l00249"></a>00249 
<a name="l00250"></a>00250     <a class="code" href="classBaseSimpleCPU.html#a591131fa4ec30e59631a01f16393430e">idleFraction</a>
<a name="l00251"></a>00251         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.idle_fraction&quot;</span>)
<a name="l00252"></a>00252         .desc(<span class="stringliteral">&quot;Percentage of idle cycles&quot;</span>)
<a name="l00253"></a>00253         ;
<a name="l00254"></a>00254 
<a name="l00255"></a>00255     <a class="code" href="classBaseSimpleCPU.html#a7298dfe65dbb56979d6cb073fcb92a74">numBusyCycles</a>
<a name="l00256"></a>00256         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.num_busy_cycles&quot;</span>)
<a name="l00257"></a>00257         .desc(<span class="stringliteral">&quot;Number of busy cycles&quot;</span>)
<a name="l00258"></a>00258         ;
<a name="l00259"></a>00259 
<a name="l00260"></a>00260     <a class="code" href="classBaseSimpleCPU.html#af52194e661180e3b96c4cecb634f2051">numIdleCycles</a>
<a name="l00261"></a>00261         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>()+<span class="stringliteral">&quot;.num_idle_cycles&quot;</span>)
<a name="l00262"></a>00262         .desc(<span class="stringliteral">&quot;Number of idle cycles&quot;</span>)
<a name="l00263"></a>00263         ;
<a name="l00264"></a>00264 
<a name="l00265"></a>00265     <a class="code" href="classBaseSimpleCPU.html#a2b9328bdb1a6898bfae824981cd64311">icacheStallCycles</a>
<a name="l00266"></a>00266         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.icache_stall_cycles&quot;</span>)
<a name="l00267"></a>00267         .desc(<span class="stringliteral">&quot;ICache total stall cycles&quot;</span>)
<a name="l00268"></a>00268         .prereq(<a class="code" href="classBaseSimpleCPU.html#a2b9328bdb1a6898bfae824981cd64311">icacheStallCycles</a>)
<a name="l00269"></a>00269         ;
<a name="l00270"></a>00270 
<a name="l00271"></a>00271     <a class="code" href="classBaseSimpleCPU.html#a06d11574ef2a7c403c51d626e834d91e">dcacheStallCycles</a>
<a name="l00272"></a>00272         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.dcache_stall_cycles&quot;</span>)
<a name="l00273"></a>00273         .desc(<span class="stringliteral">&quot;DCache total stall cycles&quot;</span>)
<a name="l00274"></a>00274         .prereq(<a class="code" href="classBaseSimpleCPU.html#a06d11574ef2a7c403c51d626e834d91e">dcacheStallCycles</a>)
<a name="l00275"></a>00275         ;
<a name="l00276"></a>00276 
<a name="l00277"></a>00277     <a class="code" href="classBaseSimpleCPU.html#a86adafbcd047a925dfe292a237b44e79">icacheRetryCycles</a>
<a name="l00278"></a>00278         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.icache_retry_cycles&quot;</span>)
<a name="l00279"></a>00279         .desc(<span class="stringliteral">&quot;ICache total retry cycles&quot;</span>)
<a name="l00280"></a>00280         .prereq(<a class="code" href="classBaseSimpleCPU.html#a86adafbcd047a925dfe292a237b44e79">icacheRetryCycles</a>)
<a name="l00281"></a>00281         ;
<a name="l00282"></a>00282 
<a name="l00283"></a>00283     <a class="code" href="classBaseSimpleCPU.html#ae2ea7ce061e493bd28fe16d53d15d7b6">dcacheRetryCycles</a>
<a name="l00284"></a>00284         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.dcache_retry_cycles&quot;</span>)
<a name="l00285"></a>00285         .desc(<span class="stringliteral">&quot;DCache total retry cycles&quot;</span>)
<a name="l00286"></a>00286         .prereq(<a class="code" href="classBaseSimpleCPU.html#ae2ea7ce061e493bd28fe16d53d15d7b6">dcacheRetryCycles</a>)
<a name="l00287"></a>00287         ;
<a name="l00288"></a>00288 
<a name="l00289"></a>00289     <a class="code" href="classBaseSimpleCPU.html#aab593a3a00eaa614f40b6d66bec24e35">statExecutedInstType</a>
<a name="l00290"></a>00290         .<a class="code" href="classStats_1_1VectorBase.html#ae41cad1a02eeb7958df026d8e2cc7582">init</a>(Enums::Num_OpClass)
<a name="l00291"></a>00291         .name(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.op_class&quot;</span>)
<a name="l00292"></a>00292         .desc(<span class="stringliteral">&quot;Class of executed instruction&quot;</span>)
<a name="l00293"></a>00293         .flags(<a class="code" href="namespaceStats.html#a4031dfee086a6a4cf1deea1fff2e0d5c">total</a> | <a class="code" href="namespaceStats.html#a148700bbb7b09b1ebb9d6b099155391a">pdf</a> | <a class="code" href="namespaceStats.html#a25cf6f3e458aaa5fdf87fc287ef0376e">dist</a>)
<a name="l00294"></a>00294         ;
<a name="l00295"></a>00295     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="op__class_8hh.html#a5e0e351c8afca390ef0a05a7dbb68b1b">Num_OpClasses</a>; ++<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>) {
<a name="l00296"></a>00296         <a class="code" href="classBaseSimpleCPU.html#aab593a3a00eaa614f40b6d66bec24e35">statExecutedInstType</a>.<a class="code" href="classStats_1_1DataWrapVec.html#a74726d23d92792c7c3cebdaf3bfd23f0">subname</a>(<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>, Enums::OpClassStrings[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]);
<a name="l00297"></a>00297     }
<a name="l00298"></a>00298 
<a name="l00299"></a>00299     <a class="code" href="classBaseSimpleCPU.html#a591131fa4ec30e59631a01f16393430e">idleFraction</a> = <a class="code" href="namespaceStats.html#aee7bc2d5f58c9e1c5d24007800542032">constant</a>(1.0) - <a class="code" href="classBaseSimpleCPU.html#a40be38a691cf502b6ba46aaefd86dc77">notIdleFraction</a>;
<a name="l00300"></a>00300     <a class="code" href="classBaseSimpleCPU.html#af52194e661180e3b96c4cecb634f2051">numIdleCycles</a> = <a class="code" href="classBaseSimpleCPU.html#a591131fa4ec30e59631a01f16393430e">idleFraction</a> * numCycles;
<a name="l00301"></a>00301     <a class="code" href="classBaseSimpleCPU.html#a7298dfe65dbb56979d6cb073fcb92a74">numBusyCycles</a> = (<a class="code" href="classBaseSimpleCPU.html#a40be38a691cf502b6ba46aaefd86dc77">notIdleFraction</a>)*numCycles;
<a name="l00302"></a>00302 
<a name="l00303"></a>00303     <a class="code" href="classBaseSimpleCPU.html#ac68cca0050062403dbc960ab2a97157a">numBranches</a>
<a name="l00304"></a>00304         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.Branches&quot;</span>)
<a name="l00305"></a>00305         .desc(<span class="stringliteral">&quot;Number of branches fetched&quot;</span>)
<a name="l00306"></a>00306         .prereq(<a class="code" href="classBaseSimpleCPU.html#ac68cca0050062403dbc960ab2a97157a">numBranches</a>);
<a name="l00307"></a>00307 
<a name="l00308"></a>00308     <a class="code" href="classBaseSimpleCPU.html#a5c4fac7ec4f7ba3135b78424a9500b2a" title="Number of branches predicted as taken.">numPredictedBranches</a>
<a name="l00309"></a>00309         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.predictedBranches&quot;</span>)
<a name="l00310"></a>00310         .desc(<span class="stringliteral">&quot;Number of branches predicted as taken&quot;</span>)
<a name="l00311"></a>00311         .prereq(<a class="code" href="classBaseSimpleCPU.html#a5c4fac7ec4f7ba3135b78424a9500b2a" title="Number of branches predicted as taken.">numPredictedBranches</a>);
<a name="l00312"></a>00312 
<a name="l00313"></a>00313     <a class="code" href="classBaseSimpleCPU.html#af91f54462991887406de8312ee71ba69" title="Number of misprediced branches.">numBranchMispred</a>
<a name="l00314"></a>00314         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.BranchMispred&quot;</span>)
<a name="l00315"></a>00315         .desc(<span class="stringliteral">&quot;Number of branch mispredictions&quot;</span>)
<a name="l00316"></a>00316         .prereq(<a class="code" href="classBaseSimpleCPU.html#af91f54462991887406de8312ee71ba69" title="Number of misprediced branches.">numBranchMispred</a>);
<a name="l00317"></a>00317 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a65880e61108132689a1bd769b9187fb7"></a><!-- doxytag: member="BaseSimpleCPU::resetStats" ref="a65880e61108132689a1bd769b9187fb7" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void resetStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00321"></a>00321 {
<a name="l00322"></a>00322 <span class="comment">//    startNumInst = numInst;</span>
<a name="l00323"></a>00323      <a class="code" href="classBaseSimpleCPU.html#a40be38a691cf502b6ba46aaefd86dc77">notIdleFraction</a> = (<a class="code" href="classBaseSimpleCPU.html#a6cdf6e6db875a442f3ab6db542bd2bb5">_status</a> != <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19">Idle</a>);
<a name="l00324"></a>00324 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a688ca491f5419c29fb81f8235ba1dc13"></a><!-- doxytag: member="BaseSimpleCPU::serializeThread" ref="a688ca491f5419c29fb81f8235ba1dc13" args="(std::ostream &amp;os, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void serializeThread </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a859133f9c66c7b72cb02ff58e8385b52"></a><!-- doxytag: member="BaseSimpleCPU::setCCRegOperand" ref="a859133f9c66c7b72cb02ff58e8385b52" args="(const StaticInst *si, int idx, CCReg val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setCCRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseSimpleCPU.html#a0c9de550a32808e6a25b54b6c791d5ab">CCReg</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00359"></a>00359     {
<a name="l00360"></a>00360         <a class="code" href="classBaseSimpleCPU.html#a0bd5bc278dffd538498c492e41831997">numCCRegWrites</a>++;
<a name="l00361"></a>00361         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322">TheISA::CC_Reg_Base</a>;
<a name="l00362"></a>00362         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#afd6c42b1888ad21a4382078ca7a86d09">setCCReg</a>(reg_idx, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00363"></a>00363     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2f9742f8d2bcf6a31ebfc121fd9d5fbc"></a><!-- doxytag: member="BaseSimpleCPU::setEA" ref="a2f9742f8d2bcf6a31ebfc121fd9d5fbc" args="(Addr EA)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setEA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>EA</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00295"></a>00295 { <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;BaseSimpleCPU::setEA() not implemented\n&quot;</span>); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="addc8b4b6511725bf8ff48bd09ef22892"></a><!-- doxytag: member="BaseSimpleCPU::setFloatRegOperand" ref="addc8b4b6511725bf8ff48bd09ef22892" args="(const StaticInst *si, int idx, FloatReg val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setFloatRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseSimpleCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00344"></a>00344     {
<a name="l00345"></a>00345         <a class="code" href="classBaseSimpleCPU.html#a7b705046e187b82706fb786e8e8edd1a">numFpRegWrites</a>++;
<a name="l00346"></a>00346         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00347"></a>00347         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ab6fd8e55b81c173f448ec0c42bc28b99">setFloatReg</a>(reg_idx, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00348"></a>00348     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a80a516966713c873cf964af7538dbd37"></a><!-- doxytag: member="BaseSimpleCPU::setFloatRegOperandBits" ref="a80a516966713c873cf964af7538dbd37" args="(const StaticInst *si, int idx, FloatRegBits val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setFloatRegOperandBits </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseSimpleCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00352"></a>00352     {
<a name="l00353"></a>00353         <a class="code" href="classBaseSimpleCPU.html#a7b705046e187b82706fb786e8e8edd1a">numFpRegWrites</a>++;
<a name="l00354"></a>00354         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00355"></a>00355         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a618651078f08ecd328dfe3312f0f2ea7">setFloatRegBits</a>(reg_idx, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00356"></a>00356     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a654e99f2be7cd298378462ce9651bb44"></a><!-- doxytag: member="BaseSimpleCPU::setIntRegOperand" ref="a654e99f2be7cd298378462ce9651bb44" args="(const StaticInst *si, int idx, uint64_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setIntRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00338"></a>00338     {
<a name="l00339"></a>00339         <a class="code" href="classBaseSimpleCPU.html#a57ac9b75469edc84c4cde5fbc967cd06">numIntRegWrites</a>++;
<a name="l00340"></a>00340         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#abc264e8ee37c6bd7d7b5759b97c34356">setIntReg</a>(si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx), <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00341"></a>00341     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1877dde4f3eb17a8b7d33ea40176c148"></a><!-- doxytag: member="BaseSimpleCPU::setMiscReg" ref="a1877dde4f3eb17a8b7d33ea40176c148" args="(int misc_reg, const MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00391"></a>00391     {
<a name="l00392"></a>00392         <a class="code" href="classBaseSimpleCPU.html#a57ac9b75469edc84c4cde5fbc967cd06">numIntRegWrites</a>++;
<a name="l00393"></a>00393         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a9b618db833e56fbb32246fe25716846f">setMiscReg</a>(misc_reg, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00394"></a>00394     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a6cfad8f780bab7feb893941cb0d46160"></a><!-- doxytag: member="BaseSimpleCPU::setMiscRegOperand" ref="a6cfad8f780bab7feb893941cb0d46160" args="(const StaticInst *si, int idx, const MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00405"></a>00405     {
<a name="l00406"></a>00406         <a class="code" href="classBaseSimpleCPU.html#a57ac9b75469edc84c4cde5fbc967cd06">numIntRegWrites</a>++;
<a name="l00407"></a>00407         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">TheISA::Misc_Reg_Base</a>;
<a name="l00408"></a>00408         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a9b618db833e56fbb32246fe25716846f">setMiscReg</a>(reg_idx, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00409"></a>00409     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a137a8c6cced89c2ff8387900439436b4"></a><!-- doxytag: member="BaseSimpleCPU::setPredicate" ref="a137a8c6cced89c2ff8387900439436b4" args="(bool val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setPredicate </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00367"></a>00367     {
<a name="l00368"></a>00368         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a137a8c6cced89c2ff8387900439436b4">setPredicate</a>(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00369"></a>00369         <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>) {
<a name="l00370"></a>00370             <a class="code" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>-&gt;<a class="code" href="classTrace_1_1InstRecord.html#a137a8c6cced89c2ff8387900439436b4">setPredicate</a>(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00371"></a>00371         }
<a name="l00372"></a>00372     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a6674d3dd977dcee573918b5d2d45b8ef"></a><!-- doxytag: member="BaseSimpleCPU::setRegOtherThread" ref="a6674d3dd977dcee573918b5d2d45b8ef" args="(int regIdx, const MiscReg &amp;val, ThreadID tid=InvalidThreadID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setRegOtherThread </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>regIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code><a class="el" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00442"></a>00442      {
<a name="l00443"></a>00443         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Simple CPU models do not support multithreaded &quot;</span>
<a name="l00444"></a>00444               <span class="stringliteral">&quot;register access.\n&quot;</span>);
<a name="l00445"></a>00445      }
</pre></div></p>

</div>
</div>
<a class="anchor" id="abbe779fa43c72cd485ddb736ab17ff61"></a><!-- doxytag: member="BaseSimpleCPU::setStCondFailures" ref="abbe779fa43c72cd485ddb736ab17ff61" args="(unsigned sc_failures)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setStCondFailures </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>sc_failures</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00430"></a>00430                                                  {
<a name="l00431"></a>00431         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#abbe779fa43c72cd485ddb736ab17ff61">setStCondFailures</a>(sc_failures);
<a name="l00432"></a>00432     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a06bcbb6a9e9cbcf60796a0843cdf9a35"></a><!-- doxytag: member="BaseSimpleCPU::setupFetchRequest" ref="a06bcbb6a9e9cbcf60796a0843cdf9a35" args="(Request *req)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setupFetchRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">Request</a> *&nbsp;</td>
          <td class="paramname"> <em>req</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00383"></a>00383 {
<a name="l00384"></a>00384     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classBaseSimpleCPU.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a> = <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a>();
<a name="l00385"></a>00385 
<a name="l00386"></a>00386     <span class="comment">// set up memory request for instruction fetch</span>
<a name="l00387"></a>00387     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Fetch, <span class="stringliteral">&quot;Fetch: PC:%08p\n&quot;</span>, instAddr);
<a name="l00388"></a>00388 
<a name="l00389"></a>00389     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> fetchPC = (instAddr &amp; PCMask) + <a class="code" href="classBaseSimpleCPU.html#a0d06ede4b8656108bf00293f1ee0e035">fetchOffset</a>;
<a name="l00390"></a>00390     req-&gt;<a class="code" href="classRequest.html#a63cbf386080363fe7c7b364bb2fe3b3e">setVirt</a>(0, fetchPC, <span class="keyword">sizeof</span>(<a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a>), <a class="code" href="classRequest.html#a1137c9aff3d0aa2d9c0fafeb06ec7bc3">Request::INST_FETCH</a>, instMasterId(),
<a name="l00391"></a>00391             instAddr);
<a name="l00392"></a>00392 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a461205960be9d52e9beda48a77e9c600"></a><!-- doxytag: member="BaseSimpleCPU::simPalCheck" ref="a461205960be9d52e9beda48a77e9c600" args="(int palFunc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool simPalCheck </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>palFunc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00450"></a>00450 { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a461205960be9d52e9beda48a77e9c600">simPalCheck</a>(palFunc); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aecc7d8debf54990ffeaaed5bac7d7d81"></a><!-- doxytag: member="BaseSimpleCPU::startup" ref="aecc7d8debf54990ffeaaed5bac7d7d81" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void startup </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00598"></a>00598 {
<a name="l00599"></a>00599     <a class="code" href="classSimObject.html#aecc7d8debf54990ffeaaed5bac7d7d81">BaseCPU::startup</a>();
<a name="l00600"></a>00600     <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#aecc7d8debf54990ffeaaed5bac7d7d81">startup</a>();
<a name="l00601"></a>00601 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a36e0b96120fcbbc2ee8699158f7be5c2"></a><!-- doxytag: member="BaseSimpleCPU::syscall" ref="a36e0b96120fcbbc2ee8699158f7be5c2" args="(int64_t callnum)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void syscall </td>
          <td>(</td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>callnum</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00454"></a>00454     {
<a name="l00455"></a>00455         <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)
<a name="l00456"></a>00456             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Syscall emulation isn&apos;t available in FS mode.\n&quot;</span>);
<a name="l00457"></a>00457 
<a name="l00458"></a>00458         <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a36e0b96120fcbbc2ee8699158f7be5c2">syscall</a>(callnum);
<a name="l00459"></a>00459     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad33756f3e96ee445dca8d69b1dd8709c"></a><!-- doxytag: member="BaseSimpleCPU::tcBase" ref="ad33756f3e96ee445dca8d69b1dd8709c" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classThreadContext.html">ThreadContext</a>* tcBase </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00462"></a>00462 { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="abdcc0de01ff3d8d22a40e0b966acb463"></a><!-- doxytag: member="BaseSimpleCPU::totalInsts" ref="abdcc0de01ff3d8d22a40e0b966acb463" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> totalInsts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00203"></a>00203     {
<a name="l00204"></a>00204         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">numInst</a> - <a class="code" href="classBaseSimpleCPU.html#add074e8bdc5b62781b8ef02d666dc6b1">startNumInst</a>;
<a name="l00205"></a>00205     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="adfb528b512cf037ade8dc8e22bf8a7bd"></a><!-- doxytag: member="BaseSimpleCPU::totalOps" ref="adfb528b512cf037ade8dc8e22bf8a7bd" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> totalOps </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00208"></a>00208     {
<a name="l00209"></a>00209         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a0cb2e6732f2a0039cb918fc50956616a">numOp</a> - <a class="code" href="classBaseSimpleCPU.html#ac574fb5f01568f023779519da07bf695">startNumOp</a>;
<a name="l00210"></a>00210     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a5122e6d6fdbdb3cb9ba72ae970f00a9e"></a><!-- doxytag: member="BaseSimpleCPU::unserializeThread" ref="a5122e6d6fdbdb3cb9ba72ae970f00a9e" args="(Checkpoint *cp, const std::string &amp;section, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void unserializeThread </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae674290a26ecbd622c5160e38e8a4fe9"></a><!-- doxytag: member="BaseSimpleCPU::wakeup" ref="ae674290a26ecbd622c5160e38e8a4fe9" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void wakeup </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classBaseCPU.html#a75101f8aee74078c8c3c1d1f3617f7cc">BaseCPU</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00357"></a>00357 {
<a name="l00358"></a>00358     <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a2ad9e92a82d6f783b3061584729c2f4a">status</a>() != <a class="code" href="classThreadContext.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba13bd6ff4bd5714ccc293f6802aacb40d">ThreadContext::Suspended</a>)
<a name="l00359"></a>00359         <span class="keywordflow">return</span>;
<a name="l00360"></a>00360 
<a name="l00361"></a>00361     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Quiesce,<span class="stringliteral">&quot;Suspended Processor awoke\n&quot;</span>);
<a name="l00362"></a>00362     <a class="code" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ab542a5cf9ce4b41042d61e42dfe3aeab">activate</a>();
<a name="l00363"></a>00363 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab009616bac40c9b920ed54fccca517a9"></a><!-- doxytag: member="BaseSimpleCPU::zero_fill_64" ref="ab009616bac40c9b920ed54fccca517a9" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void zero_fill_64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00107"></a>00107                                  {
<a name="l00108"></a>00108       <span class="keyword">static</span> <span class="keywordtype">int</span> warned = 0;
<a name="l00109"></a>00109       <span class="keywordflow">if</span> (!warned) {
<a name="l00110"></a>00110         <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a> (<span class="stringliteral">&quot;WH64 is not implemented&quot;</span>);
<a name="l00111"></a>00111         warned = 1;
<a name="l00112"></a>00112       }
<a name="l00113"></a>00113     };
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a6cdf6e6db875a442f3ab6db542bd2bb5"></a><!-- doxytag: member="BaseSimpleCPU::_status" ref="a6cdf6e6db875a442f3ab6db542bd2bb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> <a class="el" href="classBaseSimpleCPU.html#a6cdf6e6db875a442f3ab6db542bd2bb5">_status</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adee29d0de843b42df1f1caf92d388413"></a><!-- doxytag: member="BaseSimpleCPU::branchPred" ref="adee29d0de843b42df1f1caf92d388413" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBPredUnit.html">BPredUnit</a>* <a class="el" href="classBaseSimpleCPU.html#adee29d0de843b42df1f1caf92d388413">branchPred</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa7fb8cd1a26ae3d37471b17ac031f73"></a><!-- doxytag: member="BaseSimpleCPU::checker" ref="aaa7fb8cd1a26ae3d37471b17ac031f73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCheckerCPU.html">CheckerCPU</a>* <a class="el" href="classBaseSimpleCPU.html#aaa7fb8cd1a26ae3d37471b17ac031f73">checker</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classBaseCPU.html#ad79de7771e2fdfe4aa9ba3d4f7e6972c">BaseCPU</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a52d6d2514fb5ccecad4788d57738f544"></a><!-- doxytag: member="BaseSimpleCPU::curMacroStaticInst" ref="a52d6d2514fb5ccecad4788d57738f544" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="el" href="classBaseSimpleCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abd80e0d70258dae9a743c9930a385163"></a><!-- doxytag: member="BaseSimpleCPU::curStaticInst" ref="abd80e0d70258dae9a743c9930a385163" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="el" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2ea7ce061e493bd28fe16d53d15d7b6"></a><!-- doxytag: member="BaseSimpleCPU::dcacheRetryCycles" ref="ae2ea7ce061e493bd28fe16d53d15d7b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#ae2ea7ce061e493bd28fe16d53d15d7b6">dcacheRetryCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a06d11574ef2a7c403c51d626e834d91e"></a><!-- doxytag: member="BaseSimpleCPU::dcacheStallCycles" ref="a06d11574ef2a7c403c51d626e834d91e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a06d11574ef2a7c403c51d626e834d91e">dcacheStallCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d06ede4b8656108bf00293f1ee0e035"></a><!-- doxytag: member="BaseSimpleCPU::fetchOffset" ref="a0d06ede4b8656108bf00293f1ee0e035" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="classBaseSimpleCPU.html#a0d06ede4b8656108bf00293f1ee0e035">fetchOffset</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a86adafbcd047a925dfe292a237b44e79"></a><!-- doxytag: member="BaseSimpleCPU::icacheRetryCycles" ref="a86adafbcd047a925dfe292a237b44e79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a86adafbcd047a925dfe292a237b44e79">icacheRetryCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b9328bdb1a6898bfae824981cd64311"></a><!-- doxytag: member="BaseSimpleCPU::icacheStallCycles" ref="a2b9328bdb1a6898bfae824981cd64311" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a2b9328bdb1a6898bfae824981cd64311">icacheStallCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a591131fa4ec30e59631a01f16393430e"></a><!-- doxytag: member="BaseSimpleCPU::idleFraction" ref="a591131fa4ec30e59631a01f16393430e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classBaseSimpleCPU.html#a591131fa4ec30e59631a01f16393430e">idleFraction</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3fb19fcd9c09cfac7357af074b301868"></a><!-- doxytag: member="BaseSimpleCPU::inst" ref="a3fb19fcd9c09cfac7357af074b301868" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::MachInst <a class="el" href="classBaseSimpleCPU.html#a3fb19fcd9c09cfac7357af074b301868">inst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a60dc78ede18ae1c296442fd0d1cde61b"></a><!-- doxytag: member="BaseSimpleCPU::interval_stats" ref="a60dc78ede18ae1c296442fd0d1cde61b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classBaseSimpleCPU.html#a60dc78ede18ae1c296442fd0d1cde61b">interval_stats</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af97b90e0b2b4a4e3fdb86e11f83e85e7"></a><!-- doxytag: member="BaseSimpleCPU::lastDcacheRetry" ref="af97b90e0b2b4a4e3fdb86e11f83e85e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#af97b90e0b2b4a4e3fdb86e11f83e85e7">lastDcacheRetry</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b4696062ef09ab956804a7a99491853"></a><!-- doxytag: member="BaseSimpleCPU::lastDcacheStall" ref="a8b4696062ef09ab956804a7a99491853" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#a8b4696062ef09ab956804a7a99491853">lastDcacheStall</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa608cdd1d274fea9cbc038ab248469a1"></a><!-- doxytag: member="BaseSimpleCPU::lastIcacheRetry" ref="aa608cdd1d274fea9cbc038ab248469a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#aa608cdd1d274fea9cbc038ab248469a1">lastIcacheRetry</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e096aa6ed4182585302ca5aff38aa3a"></a><!-- doxytag: member="BaseSimpleCPU::lastIcacheStall" ref="a3e096aa6ed4182585302ca5aff38aa3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#a3e096aa6ed4182585302ca5aff38aa3a">lastIcacheStall</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a40be38a691cf502b6ba46aaefd86dc77"></a><!-- doxytag: member="BaseSimpleCPU::notIdleFraction" ref="a40be38a691cf502b6ba46aaefd86dc77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Average.html">Stats::Average</a> <a class="el" href="classBaseSimpleCPU.html#a40be38a691cf502b6ba46aaefd86dc77">notIdleFraction</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac68cca0050062403dbc960ab2a97157a"></a><!-- doxytag: member="BaseSimpleCPU::numBranches" ref="ac68cca0050062403dbc960ab2a97157a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#ac68cca0050062403dbc960ab2a97157a">numBranches</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Total number of branches fetched </p>

</div>
</div>
<a class="anchor" id="af91f54462991887406de8312ee71ba69"></a><!-- doxytag: member="BaseSimpleCPU::numBranchMispred" ref="af91f54462991887406de8312ee71ba69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#af91f54462991887406de8312ee71ba69">numBranchMispred</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of misprediced branches. </p>

</div>
</div>
<a class="anchor" id="a7298dfe65dbb56979d6cb073fcb92a74"></a><!-- doxytag: member="BaseSimpleCPU::numBusyCycles" ref="a7298dfe65dbb56979d6cb073fcb92a74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classBaseSimpleCPU.html#a7298dfe65dbb56979d6cb073fcb92a74">numBusyCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a18b716819072434f709f1513e5078168"></a><!-- doxytag: member="BaseSimpleCPU::numCallsReturns" ref="a18b716819072434f709f1513e5078168" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a18b716819072434f709f1513e5078168">numCallsReturns</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a949ece84cfe5ba6af93b85de367806ef"></a><!-- doxytag: member="BaseSimpleCPU::numCCRegReads" ref="a949ece84cfe5ba6af93b85de367806ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a949ece84cfe5ba6af93b85de367806ef">numCCRegReads</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bd5bc278dffd538498c492e41831997"></a><!-- doxytag: member="BaseSimpleCPU::numCCRegWrites" ref="a0bd5bc278dffd538498c492e41831997" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a0bd5bc278dffd538498c492e41831997">numCCRegWrites</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a23ee17e43ac73ad292d6ffb605293364"></a><!-- doxytag: member="BaseSimpleCPU::numCondCtrlInsts" ref="a23ee17e43ac73ad292d6ffb605293364" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a23ee17e43ac73ad292d6ffb605293364">numCondCtrlInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aecffaf5b7016d2d991dd5e1de1a8946e"></a><!-- doxytag: member="BaseSimpleCPU::numFpAluAccesses" ref="aecffaf5b7016d2d991dd5e1de1a8946e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#aecffaf5b7016d2d991dd5e1de1a8946e">numFpAluAccesses</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a925ac62d7f57c791a98868d640c3d195"></a><!-- doxytag: member="BaseSimpleCPU::numFpInsts" ref="a925ac62d7f57c791a98868d640c3d195" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a925ac62d7f57c791a98868d640c3d195">numFpInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a958575f0f033dd22c762ca5e2be64034"></a><!-- doxytag: member="BaseSimpleCPU::numFpRegReads" ref="a958575f0f033dd22c762ca5e2be64034" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a958575f0f033dd22c762ca5e2be64034">numFpRegReads</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b705046e187b82706fb786e8e8edd1a"></a><!-- doxytag: member="BaseSimpleCPU::numFpRegWrites" ref="a7b705046e187b82706fb786e8e8edd1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a7b705046e187b82706fb786e8e8edd1a">numFpRegWrites</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af52194e661180e3b96c4cecb634f2051"></a><!-- doxytag: member="BaseSimpleCPU::numIdleCycles" ref="af52194e661180e3b96c4cecb634f2051" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classBaseSimpleCPU.html#af52194e661180e3b96c4cecb634f2051">numIdleCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1431f3f73435dd9b1c68e7e3a303ada0"></a><!-- doxytag: member="BaseSimpleCPU::numInst" ref="a1431f3f73435dd9b1c68e7e3a303ada0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">numInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a302bf9a6fd3b54c46eb3e2bfb18a320e"></a><!-- doxytag: member="BaseSimpleCPU::numInsts" ref="a302bf9a6fd3b54c46eb3e2bfb18a320e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a302bf9a6fd3b54c46eb3e2bfb18a320e">numInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a416968ef3d43f2bd9da001865a53a90b"></a><!-- doxytag: member="BaseSimpleCPU::numIntAluAccesses" ref="a416968ef3d43f2bd9da001865a53a90b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a416968ef3d43f2bd9da001865a53a90b">numIntAluAccesses</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e5a156bac1cb43d66b86372e17da1bd"></a><!-- doxytag: member="BaseSimpleCPU::numIntInsts" ref="a9e5a156bac1cb43d66b86372e17da1bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a9e5a156bac1cb43d66b86372e17da1bd">numIntInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7061027b5edb87b145bf1ebf1720c37"></a><!-- doxytag: member="BaseSimpleCPU::numIntRegReads" ref="ae7061027b5edb87b145bf1ebf1720c37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#ae7061027b5edb87b145bf1ebf1720c37">numIntRegReads</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a57ac9b75469edc84c4cde5fbc967cd06"></a><!-- doxytag: member="BaseSimpleCPU::numIntRegWrites" ref="a57ac9b75469edc84c4cde5fbc967cd06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a57ac9b75469edc84c4cde5fbc967cd06">numIntRegWrites</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c78b70028e5df92b15a6fd9c56e5acf"></a><!-- doxytag: member="BaseSimpleCPU::numLoad" ref="a9c78b70028e5df92b15a6fd9c56e5acf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">numLoad</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7c222b5c2c639802515df29884a7576"></a><!-- doxytag: member="BaseSimpleCPU::numLoadInsts" ref="ae7c222b5c2c639802515df29884a7576" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#ae7c222b5c2c639802515df29884a7576">numLoadInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6102e519d600e5e0f2d310d628f9a361"></a><!-- doxytag: member="BaseSimpleCPU::numMemRefs" ref="a6102e519d600e5e0f2d310d628f9a361" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a6102e519d600e5e0f2d310d628f9a361">numMemRefs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cb2e6732f2a0039cb918fc50956616a"></a><!-- doxytag: member="BaseSimpleCPU::numOp" ref="a0cb2e6732f2a0039cb918fc50956616a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#a0cb2e6732f2a0039cb918fc50956616a">numOp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a121c14c0d2e80edfe1e3d01031707c0b"></a><!-- doxytag: member="BaseSimpleCPU::numOps" ref="a121c14c0d2e80edfe1e3d01031707c0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a121c14c0d2e80edfe1e3d01031707c0b">numOps</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c4fac7ec4f7ba3135b78424a9500b2a"></a><!-- doxytag: member="BaseSimpleCPU::numPredictedBranches" ref="a5c4fac7ec4f7ba3135b78424a9500b2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a5c4fac7ec4f7ba3135b78424a9500b2a">numPredictedBranches</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of branches predicted as taken. </p>

</div>
</div>
<a class="anchor" id="a597ae298ef74a2f5578c27208781c44c"></a><!-- doxytag: member="BaseSimpleCPU::numStoreInsts" ref="a597ae298ef74a2f5578c27208781c44c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseSimpleCPU.html#a597ae298ef74a2f5578c27208781c44c">numStoreInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a981a27c7fab0ac0f25a26595ab3ded3c"></a><!-- doxytag: member="BaseSimpleCPU::pred_pc" ref="a981a27c7fab0ac0f25a26595ab3ded3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState <a class="el" href="classBaseSimpleCPU.html#a981a27c7fab0ac0f25a26595ab3ded3c">pred_pc</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="add074e8bdc5b62781b8ef02d666dc6b1"></a><!-- doxytag: member="BaseSimpleCPU::startNumInst" ref="add074e8bdc5b62781b8ef02d666dc6b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#add074e8bdc5b62781b8ef02d666dc6b1">startNumInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abc2dac603f413be8cd5f63b5c0b2d48d"></a><!-- doxytag: member="BaseSimpleCPU::startNumLoad" ref="abc2dac603f413be8cd5f63b5c0b2d48d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#abc2dac603f413be8cd5f63b5c0b2d48d">startNumLoad</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac574fb5f01568f023779519da07bf695"></a><!-- doxytag: member="BaseSimpleCPU::startNumOp" ref="ac574fb5f01568f023779519da07bf695" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseSimpleCPU.html#ac574fb5f01568f023779519da07bf695">startNumOp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aab593a3a00eaa614f40b6d66bec24e35"></a><!-- doxytag: member="BaseSimpleCPU::statExecutedInstType" ref="aab593a3a00eaa614f40b6d66bec24e35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classBaseSimpleCPU.html#aab593a3a00eaa614f40b6d66bec24e35">statExecutedInstType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae91a837c03d66c9c15de3da2fc76e811"></a><!-- doxytag: member="BaseSimpleCPU::stayAtPC" ref="ae91a837c03d66c9c15de3da2fc76e811" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classBaseSimpleCPU.html#ae91a837c03d66c9c15de3da2fc76e811">stayAtPC</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4455a4759e69e5ebe68ae7298cbcc37d"></a><!-- doxytag: member="BaseSimpleCPU::tc" ref="a4455a4759e69e5ebe68ae7298cbcc37d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classThreadContext.html">ThreadContext</a>* <a class="el" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classThreadContext.html">ThreadContext</a> object, provides an interface for external objects to modify this thread's state. </p>

</div>
</div>
<a class="anchor" id="af9572fa907cd21b54cb14bd626010d39"></a><!-- doxytag: member="BaseSimpleCPU::thread" ref="af9572fa907cd21b54cb14bd626010d39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSimpleThread.html">SimpleThread</a>* <a class="el" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classSimpleThread.html">SimpleThread</a> object, provides all the architectural state. </p>

</div>
</div>
<a class="anchor" id="acbcf6d90551f8d3a598a70caae74d1ef"></a><!-- doxytag: member="BaseSimpleCPU::traceData" ref="acbcf6d90551f8d3a598a70caae74d1ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a>* <a class="el" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>cpu/simple/<a class="el" href="cpu_2simple_2base_8hh_source.html">base.hh</a></li>
<li>cpu/simple/<a class="el" href="cpu_2simple_2base_8cc.html">base.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
