// Seed: 3661401865
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_8 = {id_1, {(id_1), id_6, 1, -1, id_6, -1, -1, -1, id_8, id_8, -1, 1}, 1};
  assign id_5 = id_4;
  supply1 id_9;
  wire id_10, id_11;
  wire id_12;
  assign id_8 = id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_13(
      .id_0(id_5),
      .id_1(id_1),
      .id_2(id_11.sum),
      .id_3(1'd0),
      .id_4(1'h0),
      .id_5(~id_1),
      .id_6(1),
      .id_7(id_10),
      .id_8(id_7),
      .sum(1),
      .id_9(1),
      .id_10(id_4 | id_6),
      .id_11(id_8),
      .id_12(-1'b0),
      .id_13((id_4)),
      .id_14(id_5),
      .id_15(1),
      .id_16(id_9),
      .id_17(id_2)
  );
  always id_3 <= -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_7,
      id_12,
      id_8,
      id_7
  );
  parameter id_14 = 1;
endmodule
