library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;

entity div_25MHz is
    port (
        CLK,RST : in std_logic;
        O : out std_logic
    );
end div_25MHz;

architecture Behavioral of div_25MHz is
    signal clock_div : std_logic_vector(1 downto 0);
begin
    process(CLK,RST)
    begin
        if (RST = '1') then
            clock_div <= (others => '0');
        elsif (CLK'event and CLK = '1' and RST = '0') then
            clock_div <= clock_div + '1';
        end if;
    O <= clock_div(1);
    end process;
end Behavioral;
