=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 52 --> 2 (28 --> 1, 24 --> 1 )
[LOG] Average clause size reduction: 13 --> 0.5 (14 --> 0.5, 12 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 2 (22 --> 1, 18 --> 1 )
[LOG] Average clause size reduction: 10 --> 0.5 (11 --> 0.5, 9 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 256 --> 4 (70 --> 1, 66 --> 1, 62 --> 1, 58 --> 1 )
[LOG] Average clause size reduction: 32 --> 0.5 (35 --> 0.5, 33 --> 0.5, 31 --> 0.5, 29 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 192 --> 4 (54 --> 1, 50 --> 1, 46 --> 1, 42 --> 1 )
[LOG] Average clause size reduction: 24 --> 0.5 (27 --> 0.5, 25 --> 0.5, 23 --> 0.5, 21 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 612 --> 6 (112 --> 1, 108 --> 1, 104 --> 1, 100 --> 1, 96 --> 1, 92 --> 1 )
[LOG] Average clause size reduction: 51 --> 0.5 (56 --> 0.5, 54 --> 0.5, 52 --> 0.5, 50 --> 0.5, 48 --> 0.5, 46 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 456 --> 6 (86 --> 1, 82 --> 1, 78 --> 1, 74 --> 1, 70 --> 1, 66 --> 1 )
[LOG] Average clause size reduction: 38 --> 0.5 (43 --> 0.5, 41 --> 0.5, 39 --> 0.5, 37 --> 0.5, 35 --> 0.5, 33 --> 0.5 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1120 --> 8 (154 --> 1, 150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1, 134 --> 1, 130 --> 1, 126 --> 1 )
[LOG] Average clause size reduction: 70 --> 0.5 (77 --> 0.5, 75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5, 67 --> 0.5, 65 --> 0.5, 63 --> 0.5 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 832 --> 8 (118 --> 1, 114 --> 1, 110 --> 1, 106 --> 1, 102 --> 1, 98 --> 1, 94 --> 1, 90 --> 1 )
[LOG] Average clause size reduction: 52 --> 0.5 (59 --> 0.5, 57 --> 0.5, 55 --> 0.5, 53 --> 0.5, 51 --> 0.5, 49 --> 0.5, 47 --> 0.5, 45 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1780 --> 10 (196 --> 1, 192 --> 1, 188 --> 1, 184 --> 1, 180 --> 1, 176 --> 1, 172 --> 1, 168 --> 1, 164 --> 1, 160 --> 1 )
[LOG] Average clause size reduction: 89 --> 0.5 (98 --> 0.5, 96 --> 0.5, 94 --> 0.5, 92 --> 0.5, 90 --> 0.5, 88 --> 0.5, 86 --> 0.5, 84 --> 0.5, 82 --> 0.5, 80 --> 0.5 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1320 --> 10 (150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1, 134 --> 1, 130 --> 1, 126 --> 1, 122 --> 1, 118 --> 1, 114 --> 1 )
[LOG] Average clause size reduction: 66 --> 0.5 (75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5, 67 --> 0.5, 65 --> 0.5, 63 --> 0.5, 61 --> 0.5, 59 --> 0.5, 57 --> 0.5 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2592 --> 12 (238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1 )
[LOG] Average clause size reduction: 108 --> 0.5 (119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1920 --> 12 (182 --> 1, 178 --> 1, 174 --> 1, 170 --> 1, 166 --> 1, 162 --> 1, 158 --> 1, 154 --> 1, 150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1 )
[LOG] Average clause size reduction: 80 --> 0.5 (91 --> 0.5, 89 --> 0.5, 87 --> 0.5, 85 --> 0.5, 83 --> 0.5, 81 --> 0.5, 79 --> 0.5, 77 --> 0.5, 75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3556 --> 14 (280 --> 1, 276 --> 1, 272 --> 1, 268 --> 1, 264 --> 1, 260 --> 1, 256 --> 1, 252 --> 1, 248 --> 1, 244 --> 1, 240 --> 1, 236 --> 1, 232 --> 1, 228 --> 1 )
[LOG] Average clause size reduction: 127 --> 0.5 (140 --> 0.5, 138 --> 0.5, 136 --> 0.5, 134 --> 0.5, 132 --> 0.5, 130 --> 0.5, 128 --> 0.5, 126 --> 0.5, 124 --> 0.5, 122 --> 0.5, 120 --> 0.5, 118 --> 0.5, 116 --> 0.5, 114 --> 0.5 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/1 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2632 --> 14 (214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1, 190 --> 1, 186 --> 1, 182 --> 1, 178 --> 1, 174 --> 1, 170 --> 1, 166 --> 1, 162 --> 1 )
[LOG] Average clause size reduction: 94 --> 0.5 (107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5, 95 --> 0.5, 93 --> 0.5, 91 --> 0.5, 89 --> 0.5, 87 --> 0.5, 85 --> 0.5, 83 --> 0.5, 81 --> 0.5 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 4672 --> 16 (322 --> 1, 318 --> 1, 314 --> 1, 310 --> 1, 306 --> 1, 302 --> 1, 298 --> 1, 294 --> 1, 290 --> 1, 286 --> 1, 282 --> 1, 278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1 )
[LOG] Average clause size reduction: 146 --> 0.5 (161 --> 0.5, 159 --> 0.5, 157 --> 0.5, 155 --> 0.5, 153 --> 0.5, 151 --> 0.5, 149 --> 0.5, 147 --> 0.5, 145 --> 0.5, 143 --> 0.5, 141 --> 0.5, 139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 3456 --> 16 (246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1, 190 --> 1, 186 --> 1 )
[LOG] Average clause size reduction: 108 --> 0.5 (123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5, 95 --> 0.5, 93 --> 0.5 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17/1 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.03/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 5940 --> 18 (364 --> 1, 360 --> 1, 356 --> 1, 352 --> 1, 348 --> 1, 344 --> 1, 340 --> 1, 336 --> 1, 332 --> 1, 328 --> 1, 324 --> 1, 320 --> 1, 316 --> 1, 312 --> 1, 308 --> 1, 304 --> 1, 300 --> 1, 296 --> 1 )
[LOG] Average clause size reduction: 165 --> 0.5 (182 --> 0.5, 180 --> 0.5, 178 --> 0.5, 176 --> 0.5, 174 --> 0.5, 172 --> 0.5, 170 --> 0.5, 168 --> 0.5, 166 --> 0.5, 164 --> 0.5, 162 --> 0.5, 160 --> 0.5, 158 --> 0.5, 156 --> 0.5, 154 --> 0.5, 152 --> 0.5, 150 --> 0.5, 148 --> 0.5 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4392 --> 18 (278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1, 258 --> 1, 254 --> 1, 250 --> 1, 246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1 )
[LOG] Average clause size reduction: 122 --> 0.5 (139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5, 129 --> 0.5, 127 --> 0.5, 125 --> 0.5, 123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.23 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.23/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.08/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7360 --> 20 (406 --> 1, 402 --> 1, 398 --> 1, 394 --> 1, 390 --> 1, 386 --> 1, 382 --> 1, 378 --> 1, 374 --> 1, 370 --> 1, 366 --> 1, 362 --> 1, 358 --> 1, 354 --> 1, 350 --> 1, 346 --> 1, 342 --> 1, 338 --> 1, 334 --> 1, 330 --> 1 )
[LOG] Average clause size reduction: 184 --> 0.5 (203 --> 0.5, 201 --> 0.5, 199 --> 0.5, 197 --> 0.5, 195 --> 0.5, 193 --> 0.5, 191 --> 0.5, 189 --> 0.5, 187 --> 0.5, 185 --> 0.5, 183 --> 0.5, 181 --> 0.5, 179 --> 0.5, 177 --> 0.5, 175 --> 0.5, 173 --> 0.5, 171 --> 0.5, 169 --> 0.5, 167 --> 0.5, 165 --> 0.5 )
[LOG] Overall execution time: 0.23 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 5440 --> 20 (310 --> 1, 306 --> 1, 302 --> 1, 298 --> 1, 294 --> 1, 290 --> 1, 286 --> 1, 282 --> 1, 278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1, 258 --> 1, 254 --> 1, 250 --> 1, 246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1 )
[LOG] Average clause size reduction: 136 --> 0.5 (155 --> 0.5, 153 --> 0.5, 151 --> 0.5, 149 --> 0.5, 147 --> 0.5, 145 --> 0.5, 143 --> 0.5, 141 --> 0.5, 139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5, 129 --> 0.5, 127 --> 0.5, 125 --> 0.5, 123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.61 sec (Real time) / 0.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.35 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.73 sec (Real time) / 1.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.63 sec (Real time) / 6.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.31 sec (Real time) / 4.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1132.00 sec (Real time) / 1125.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1860.29 sec (Real time) / 1851.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.23 sec (Real time) / 1.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9968.60 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.13 sec (Real time) / 2.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9969.60 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1004.36 sec (Real time) / 998.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.15 sec (Real time) / 9972.09 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 2.41 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.4/3 sec (0.44/1 sec, 0.42/0 sec, 1.22/1 sec, 0.16/0 sec, 0.04/0 sec, 0.03/1 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.85/2 sec (0.03/0.03 sec, 0.4/0.4 sec, 1.21/1.21 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.41/1 sec (0.41/0.41 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122880 --> 5120 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.952 --> 9.78967 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.41 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.61 sec (Real time) / 2.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 2.7 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.66/3 sec (0.25/0 sec, 0.83/1 sec, 1.28/1 sec, 0.17/0 sec, 0.04/0 sec, 0.02/1 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.36/2 sec (0.04/0.04 sec, 0.82/0.82 sec, 1.27/1.27 sec, 0.16/0.16 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.21/0 sec (0.21/0.21 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57856 --> 5120 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.623 --> 9.78967 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.7 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.87 sec (Real time) / 2.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 2.23 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.2/2 sec (0.25/0 sec, 0.44/1 sec, 1.21/1 sec, 0.16/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.83/2 sec (0.01/0.01 sec, 0.43/0.43 sec, 1.2/1.2 sec, 0.15/0.15 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.22/0 sec (0.22/0.22 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59392 --> 5120 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.56 --> 9.78967 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.23 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.41 sec (Real time) / 2.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 2.06 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.04/2 sec (0.2/1 sec, 0.38/0 sec, 1.19/1 sec, 0.15/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.77/1 sec (0.05/0.05 sec, 0.37/0.37 sec, 1.17/1.17 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.14/1 sec (0.14/0.14 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.06 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.24 sec (Real time) / 2.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 163.2 sec CPU time.
[LOG] Relation determinization time: 163 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 161.91/159 sec (14.07/14 sec, 93.16/93 sec, 25.46/25 sec, 10.38/10 sec, 3.34/3 sec, 2.19/2 sec, 2.87/3 sec, 1.72/1 sec, 1.53/1 sec, 1.46/2 sec, 1.35/1 sec, 1.34/1 sec, 1.33/1 sec, 1.32/1 sec, 0.39/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 144.57/145 sec (1.65/1.65 sec, 92.81/92.81 sec, 25.08/25.08 sec, 10.1/10.1 sec, 3.04/3.04 sec, 1.83/1.83 sec, 2.5/2.5 sec, 1.35/1.35 sec, 1.16/1.16 sec, 1.09/1.09 sec, 1.04/1.04 sec, 0.98/0.98 sec, 0.97/0.97 sec, 0.96/0.96 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 11.59/13 sec (11.59/11.59 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686976 --> 114688 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.401 --> 13.9744 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 163.2 sec CPU time.
[LOG] Overall execution time: 163 sec real time.
Synthesis time: 163.49 sec (Real time) / 160.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 198.06 sec CPU time.
[LOG] Relation determinization time: 199 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 196.85/196 sec (10.43/11 sec, 94.35/94 sec, 41.24/41 sec, 26.97/26 sec, 6.8/6 sec, 2.96/3 sec, 3.09/4 sec, 1.7/1 sec, 1.44/2 sec, 1.42/1 sec, 1.37/2 sec, 1.33/1 sec, 1.27/2 sec, 1.2/1 sec, 1.28/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 183.1/180 sec (1.59/1.59 sec, 94/94 sec, 40.75/40.75 sec, 26.58/26.58 sec, 6.48/6.48 sec, 2.6/2.6 sec, 2.7/2.7 sec, 1.37/1.37 sec, 1.15/1.15 sec, 1.08/1.08 sec, 1.02/1.02 sec, 0.97/0.97 sec, 0.95/0.95 sec, 0.92/0.92 sec, 0.94/0.94 sec )
[LOG] Total clause minimization time: 7.99/9 sec (7.99/7.99 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253376 --> 114688 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.72 --> 13.9744 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 198.06 sec CPU time.
[LOG] Overall execution time: 199 sec real time.
Synthesis time: 198.27 sec (Real time) / 195.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 166.4 sec CPU time.
[LOG] Relation determinization time: 166 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 165.24/165 sec (9.14/9 sec, 98.73/99 sec, 26.69/26 sec, 10.74/11 sec, 3.37/4 sec, 2.16/2 sec, 2.86/3 sec, 1.7/2 sec, 1.57/1 sec, 1.46/2 sec, 1.41/1 sec, 1.35/2 sec, 1.36/1 sec, 1.36/1 sec, 1.34/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 152.24/154 sec (1.32/1.32 sec, 98.37/98.37 sec, 26.29/26.29 sec, 10.34/10.34 sec, 3.06/3.06 sec, 1.84/1.84 sec, 2.48/2.48 sec, 1.34/1.34 sec, 1.17/1.17 sec, 1.09/1.09 sec, 1.03/1.03 sec, 1.01/1.01 sec, 0.97/0.97 sec, 0.97/0.97 sec, 0.96/0.96 sec )
[LOG] Total clause minimization time: 6.92/6 sec (6.92/6.92 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277952 --> 114688 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.715 --> 13.9744 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 166.4 sec CPU time.
[LOG] Overall execution time: 166 sec real time.
Synthesis time: 166.63 sec (Real time) / 164.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 155.07 sec CPU time.
[LOG] Relation determinization time: 155 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 153.8/152 sec (8.34/8 sec, 91.49/91 sec, 25.24/26 sec, 9.75/9 sec, 3.34/3 sec, 2.17/2 sec, 2.87/3 sec, 1.77/2 sec, 1.53/2 sec, 1.45/1 sec, 1.41/2 sec, 1.37/1 sec, 1.35/1 sec, 1.34/1 sec, 0.38/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 141.99/144 sec (1.77/1.77 sec, 91.15/91.15 sec, 24.83/24.83 sec, 9.35/9.35 sec, 3.03/3.03 sec, 1.8/1.8 sec, 2.5/2.5 sec, 1.37/1.37 sec, 1.16/1.16 sec, 1.08/1.08 sec, 1.03/1.03 sec, 0.99/0.99 sec, 0.97/0.97 sec, 0.95/0.95 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 5.76/4 sec (5.76/5.76 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 155.07 sec CPU time.
[LOG] Overall execution time: 156 sec real time.
Synthesis time: 155.31 sec (Real time) / 152.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1110.51 sec CPU time.
[LOG] Relation determinization time: 1111 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1100.05/1100 sec (85.79/86 sec, 334.62/334 sec, 159.05/159 sec, 134.13/134 sec, 74.35/75 sec, 43.77/44 sec, 31.46/31 sec, 28.97/29 sec, 28.17/29 sec, 24.96/25 sec, 24.13/24 sec, 23.01/24 sec, 22.08/22 sec, 21.59/21 sec, 21.22/21 sec, 21.24/21 sec, 21.51/21 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1019.56/1017 sec (28.85/28.85 sec, 333.09/333.09 sec, 157.62/157.62 sec, 132.71/132.71 sec, 72.93/72.93 sec, 42.33/42.33 sec, 30.06/30.06 sec, 27.08/27.08 sec, 26.75/26.75 sec, 23.53/23.53 sec, 22.71/22.71 sec, 21.58/21.58 sec, 20.65/20.65 sec, 20.14/20.14 sec, 19.74/19.74 sec, 19.72/19.72 sec, 20.07/20.07 sec )
[LOG] Total clause minimization time: 38.03/35 sec (38.03/38.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767168 --> 524288 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.909 --> 15.9917 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1110.51 sec CPU time.
[LOG] Overall execution time: 1111 sec real time.
Synthesis time: 1110.87 sec (Real time) / 1077.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1076.07 sec CPU time.
[LOG] Relation determinization time: 1076 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1062.54/1061 sec (79.73/80 sec, 270.49/270 sec, 202.48/202 sec, 130.32/130 sec, 54.92/55 sec, 44.34/44 sec, 34.18/34 sec, 32.4/32 sec, 31.16/31 sec, 28.98/29 sec, 27.57/28 sec, 26.51/27 sec, 25.03/25 sec, 24.72/24 sec, 24.17/24 sec, 23.71/24 sec, 1.83/2 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 984.42/986 sec (29.04/29.04 sec, 268.94/268.94 sec, 201.04/201.04 sec, 128.89/128.89 sec, 53.49/53.49 sec, 42.59/42.59 sec, 32.41/32.41 sec, 30.61/30.61 sec, 29.45/29.45 sec, 27.19/27.19 sec, 25.78/25.78 sec, 24.7/24.7 sec, 23.19/23.19 sec, 22.91/22.91 sec, 22.31/22.31 sec, 21.86/21.86 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 32.24/35 sec (32.24/32.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1076.07 sec CPU time.
[LOG] Overall execution time: 1076 sec real time.
Synthesis time: 1076.46 sec (Real time) / 1047.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 11
Synthesis time: 6172.09 sec (Real time) / 5603.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mv20y.aag =====================
Command terminated by signal 6
Synthesis time: 8656.63 sec (Real time) / 8201.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 11
Synthesis time: 7991.03 sec (Real time) / 7338.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 6094.57 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5917.47 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 6131.33 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 77 --> 4 (25 --> 1, 21 --> 1, 17 --> 1, 14 --> 1 )
[LOG] Average clause size reduction: 9.625 --> 0.5 (12.5 --> 0.5, 10.5 --> 0.5, 8.5 --> 0.5, 7 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 964 --> 8 (137 --> 1, 133 --> 1, 129 --> 1, 121 --> 1, 117 --> 1, 112 --> 1, 109 --> 1, 106 --> 1 )
[LOG] Average clause size reduction: 60.25 --> 0.5 (68.5 --> 0.5, 66.5 --> 0.5, 64.5 --> 0.5, 60.5 --> 0.5, 58.5 --> 0.5, 56 --> 0.5, 54.5 --> 0.5, 53 --> 0.5 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2084 --> 10 (228 --> 1, 225 --> 1, 220 --> 1, 216 --> 1, 211 --> 1, 204 --> 1, 201 --> 1, 197 --> 1, 193 --> 1, 189 --> 1 )
[LOG] Average clause size reduction: 104.2 --> 0.5 (114 --> 0.5, 112.5 --> 0.5, 110 --> 0.5, 108 --> 0.5, 105.5 --> 0.5, 102 --> 0.5, 100.5 --> 0.5, 98.5 --> 0.5, 96.5 --> 0.5, 94.5 --> 0.5 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 3757 --> 12 (338 --> 1, 334 --> 1, 330 --> 1, 326 --> 1, 321 --> 1, 314 --> 1, 311 --> 1, 307 --> 1, 302 --> 1, 295 --> 1, 291 --> 1, 288 --> 1 )
[LOG] Average clause size reduction: 156.542 --> 0.5 (169 --> 0.5, 167 --> 0.5, 165 --> 0.5, 163 --> 0.5, 160.5 --> 0.5, 157 --> 0.5, 155.5 --> 0.5, 153.5 --> 0.5, 151 --> 0.5, 147.5 --> 0.5, 145.5 --> 0.5, 144 --> 0.5 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 6224 --> 14 (475 --> 1, 472 --> 1, 467 --> 1, 463 --> 1, 458 --> 1, 451 --> 1, 448 --> 1, 444 --> 1, 436 --> 1, 429 --> 1, 426 --> 1, 422 --> 1, 418 --> 1, 415 --> 1 )
[LOG] Average clause size reduction: 222.286 --> 0.5 (237.5 --> 0.5, 236 --> 0.5, 233.5 --> 0.5, 231.5 --> 0.5, 229 --> 0.5, 225.5 --> 0.5, 224 --> 0.5, 222 --> 0.5, 218 --> 0.5, 214.5 --> 0.5, 213 --> 0.5, 211 --> 0.5, 209 --> 0.5, 207.5 --> 0.5 )
[LOG] Overall execution time: 0.19 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.68 sec (Real time) / 1.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.76 sec (Real time) / 6.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.29 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.28/0 sec (0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.09/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.11/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 9486 --> 16 (628 --> 1, 623 --> 1, 619 --> 1, 616 --> 1, 611 --> 1, 603 --> 1, 600 --> 1, 596 --> 1, 591 --> 1, 584 --> 1, 581 --> 1, 577 --> 1, 572 --> 1, 565 --> 1, 562 --> 1, 558 --> 1 )
[LOG] Average clause size reduction: 296.438 --> 0.5 (314 --> 0.5, 311.5 --> 0.5, 309.5 --> 0.5, 308 --> 0.5, 305.5 --> 0.5, 301.5 --> 0.5, 300 --> 0.5, 298 --> 0.5, 295.5 --> 0.5, 292 --> 0.5, 290.5 --> 0.5, 288.5 --> 0.5, 286 --> 0.5, 282.5 --> 0.5, 281 --> 0.5, 279 --> 0.5 )
[LOG] Overall execution time: 0.29 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.63 sec (Real time) / 10.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 49.93 sec (Real time) / 49.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[LOG] Relation determinization time: 0.46 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.45/0 sec (0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.17/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.19/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 13382 --> 18 (784 --> 1, 779 --> 1, 775 --> 1, 771 --> 1, 762 --> 1, 758 --> 1, 755 --> 1, 751 --> 1, 746 --> 1, 739 --> 1, 736 --> 1, 732 --> 1, 727 --> 1, 720 --> 1, 717 --> 1, 713 --> 1, 710 --> 1, 707 --> 1 )
[LOG] Average clause size reduction: 371.722 --> 0.5 (392 --> 0.5, 389.5 --> 0.5, 387.5 --> 0.5, 385.5 --> 0.5, 381 --> 0.5, 379 --> 0.5, 377.5 --> 0.5, 375.5 --> 0.5, 373 --> 0.5, 369.5 --> 0.5, 368 --> 0.5, 366 --> 0.5, 363.5 --> 0.5, 360 --> 0.5, 358.5 --> 0.5, 356.5 --> 0.5, 355 --> 0.5, 353.5 --> 0.5 )
[LOG] Overall execution time: 0.46 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.84 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 72.19 sec (Real time) / 70.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1014.66 sec (Real time) / 1014.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[LOG] Relation determinization time: 0.65 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.64/0 sec (0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.25/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.24/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 19006 --> 20 (992 --> 1, 989 --> 1, 985 --> 1, 981 --> 1, 977 --> 1, 971 --> 1, 968 --> 1, 964 --> 1, 959 --> 1, 952 --> 1, 949 --> 1, 945 --> 1, 940 --> 1, 932 --> 1, 929 --> 1, 925 --> 1, 920 --> 1, 913 --> 1, 909 --> 1, 906 --> 1 )
[LOG] Average clause size reduction: 475.15 --> 0.5 (496 --> 0.5, 494.5 --> 0.5, 492.5 --> 0.5, 490.5 --> 0.5, 488.5 --> 0.5, 485.5 --> 0.5, 484 --> 0.5, 482 --> 0.5, 479.5 --> 0.5, 476 --> 0.5, 474.5 --> 0.5, 472.5 --> 0.5, 470 --> 0.5, 466 --> 0.5, 464.5 --> 0.5, 462.5 --> 0.5, 460 --> 0.5, 456.5 --> 0.5, 454.5 --> 0.5, 453 --> 0.5 )
[LOG] Overall execution time: 0.65 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.15 sec (Real time) / 1.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 168.28 sec (Real time) / 165.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3198.98 sec (Real time) / 3198.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 0.93 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.89/1 sec (0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/1 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 44 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.34/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.33/1 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 23995 --> 22 (1140 --> 1, 1137 --> 1, 1132 --> 1, 1128 --> 1, 1120 --> 1, 1116 --> 1, 1113 --> 1, 1109 --> 1, 1103 --> 1, 1096 --> 1, 1093 --> 1, 1089 --> 1, 1084 --> 1, 1077 --> 1, 1074 --> 1, 1070 --> 1, 1064 --> 1, 1057 --> 1, 1054 --> 1, 1050 --> 1, 1046 --> 1, 1043 --> 1 )
[LOG] Average clause size reduction: 545.341 --> 0.5 (570 --> 0.5, 568.5 --> 0.5, 566 --> 0.5, 564 --> 0.5, 560 --> 0.5, 558 --> 0.5, 556.5 --> 0.5, 554.5 --> 0.5, 551.5 --> 0.5, 548 --> 0.5, 546.5 --> 0.5, 544.5 --> 0.5, 542 --> 0.5, 538.5 --> 0.5, 537 --> 0.5, 535 --> 0.5, 532 --> 0.5, 528.5 --> 0.5, 527 --> 0.5, 525 --> 0.5, 523 --> 0.5, 521.5 --> 0.5 )
[LOG] Overall execution time: 0.93 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.48 sec (Real time) / 1.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 1.28 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.26/1 sec (0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/1 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/0 sec, 0.04/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.47/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.49/1 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 32688 --> 24 (1415 --> 1, 1410 --> 1, 1407 --> 1, 1403 --> 1, 1394 --> 1, 1390 --> 1, 1387 --> 1, 1383 --> 1, 1379 --> 1, 1373 --> 1, 1370 --> 1, 1366 --> 1, 1361 --> 1, 1354 --> 1, 1351 --> 1, 1347 --> 1, 1342 --> 1, 1335 --> 1, 1332 --> 1, 1328 --> 1, 1323 --> 1, 1316 --> 1, 1313 --> 1, 1309 --> 1 )
[LOG] Average clause size reduction: 681 --> 0.5 (707.5 --> 0.5, 705 --> 0.5, 703.5 --> 0.5, 701.5 --> 0.5, 697 --> 0.5, 695 --> 0.5, 693.5 --> 0.5, 691.5 --> 0.5, 689.5 --> 0.5, 686.5 --> 0.5, 685 --> 0.5, 683 --> 0.5, 680.5 --> 0.5, 677 --> 0.5, 675.5 --> 0.5, 673.5 --> 0.5, 671 --> 0.5, 667.5 --> 0.5, 666 --> 0.5, 664 --> 0.5, 661.5 --> 0.5, 658 --> 0.5, 656.5 --> 0.5, 654.5 --> 0.5 )
[LOG] Overall execution time: 1.29 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.96 sec (Real time) / 1.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[LOG] Relation determinization time: 1.53 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.5/1 sec (0.05/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.07/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/1 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 52 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.55/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.57/1 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 39098 --> 26 (1564 --> 1, 1561 --> 1, 1557 --> 1, 1553 --> 1, 1544 --> 1, 1540 --> 1, 1537 --> 1, 1533 --> 1, 1528 --> 1, 1520 --> 1, 1517 --> 1, 1513 --> 1, 1507 --> 1, 1500 --> 1, 1497 --> 1, 1493 --> 1, 1485 --> 1, 1478 --> 1, 1475 --> 1, 1471 --> 1, 1466 --> 1, 1459 --> 1, 1456 --> 1, 1452 --> 1, 1448 --> 1, 1444 --> 1 )
[LOG] Average clause size reduction: 751.885 --> 0.5 (782 --> 0.5, 780.5 --> 0.5, 778.5 --> 0.5, 776.5 --> 0.5, 772 --> 0.5, 770 --> 0.5, 768.5 --> 0.5, 766.5 --> 0.5, 764 --> 0.5, 760 --> 0.5, 758.5 --> 0.5, 756.5 --> 0.5, 753.5 --> 0.5, 750 --> 0.5, 748.5 --> 0.5, 746.5 --> 0.5, 742.5 --> 0.5, 739 --> 0.5, 737.5 --> 0.5, 735.5 --> 0.5, 733 --> 0.5, 729.5 --> 0.5, 728 --> 0.5, 726 --> 0.5, 724 --> 0.5, 722 --> 0.5 )
[LOG] Overall execution time: 1.54 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.23 sec (Real time) / 2.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[LOG] Relation determinization time: 2.09 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.04/2 sec (0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/1 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.07/0 sec, 0.08/0 sec, 0.07/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/1 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.07/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec )
[LOG] Nr of iterations: 56 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.73/1 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.78/1 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 51246 --> 28 (1896 --> 1, 1893 --> 1, 1889 --> 1, 1885 --> 1, 1874 --> 1, 1870 --> 1, 1867 --> 1, 1863 --> 1, 1857 --> 1, 1850 --> 1, 1847 --> 1, 1843 --> 1, 1837 --> 1, 1830 --> 1, 1827 --> 1, 1823 --> 1, 1818 --> 1, 1811 --> 1, 1808 --> 1, 1804 --> 1, 1799 --> 1, 1792 --> 1, 1789 --> 1, 1785 --> 1, 1780 --> 1, 1773 --> 1, 1770 --> 1, 1766 --> 1 )
[LOG] Average clause size reduction: 915.107 --> 0.5 (948 --> 0.5, 946.5 --> 0.5, 944.5 --> 0.5, 942.5 --> 0.5, 937 --> 0.5, 935 --> 0.5, 933.5 --> 0.5, 931.5 --> 0.5, 928.5 --> 0.5, 925 --> 0.5, 923.5 --> 0.5, 921.5 --> 0.5, 918.5 --> 0.5, 915 --> 0.5, 913.5 --> 0.5, 911.5 --> 0.5, 909 --> 0.5, 905.5 --> 0.5, 904 --> 0.5, 902 --> 0.5, 899.5 --> 0.5, 896 --> 0.5, 894.5 --> 0.5, 892.5 --> 0.5, 890 --> 0.5, 886.5 --> 0.5, 885 --> 0.5, 883 --> 0.5 )
[LOG] Overall execution time: 2.09 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.84 sec (Real time) / 2.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[LOG] Relation determinization time: 2.4 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.33/3 sec (0.08/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/1 sec, 0.09/0 sec, 0.08/0 sec, 0.08/0 sec, 0.07/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/1 sec, 0.07/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.07/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.08/1 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.86/0 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.87/1 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 59496 --> 30 (2054 --> 1, 2051 --> 1, 2047 --> 1, 2043 --> 1, 2031 --> 1, 2027 --> 1, 2024 --> 1, 2020 --> 1, 2015 --> 1, 2007 --> 1, 2004 --> 1, 2000 --> 1, 1995 --> 1, 1988 --> 1, 1985 --> 1, 1981 --> 1, 1977 --> 1, 1970 --> 1, 1967 --> 1, 1963 --> 1, 1958 --> 1, 1951 --> 1, 1948 --> 1, 1944 --> 1, 1936 --> 1, 1929 --> 1, 1926 --> 1, 1922 --> 1, 1918 --> 1, 1915 --> 1 )
[LOG] Average clause size reduction: 991.6 --> 0.5 (1027 --> 0.5, 1025.5 --> 0.5, 1023.5 --> 0.5, 1021.5 --> 0.5, 1015.5 --> 0.5, 1013.5 --> 0.5, 1012 --> 0.5, 1010 --> 0.5, 1007.5 --> 0.5, 1003.5 --> 0.5, 1002 --> 0.5, 1000 --> 0.5, 997.5 --> 0.5, 994 --> 0.5, 992.5 --> 0.5, 990.5 --> 0.5, 988.5 --> 0.5, 985 --> 0.5, 983.5 --> 0.5, 981.5 --> 0.5, 979 --> 0.5, 975.5 --> 0.5, 974 --> 0.5, 972 --> 0.5, 968 --> 0.5, 964.5 --> 0.5, 963 --> 0.5, 961 --> 0.5, 959 --> 0.5, 957.5 --> 0.5 )
[LOG] Overall execution time: 2.41 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.24 sec (Real time) / 3.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[LOG] Relation determinization time: 3.18 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.03/3 sec (0.09/0 sec, 0.1/0 sec, 0.09/0 sec, 0.09/0 sec, 0.09/0 sec, 0.08/0 sec, 0.09/0 sec, 0.1/0 sec, 0.09/0 sec, 0.09/1 sec, 0.09/0 sec, 0.1/0 sec, 0.1/0 sec, 0.1/0 sec, 0.09/0 sec, 0.09/0 sec, 0.09/0 sec, 0.1/0 sec, 0.1/0 sec, 0.1/1 sec, 0.1/0 sec, 0.1/0 sec, 0.09/0 sec, 0.09/0 sec, 0.1/0 sec, 0.1/0 sec, 0.1/0 sec, 0.1/0 sec, 0.09/0 sec, 0.1/1 sec, 0.1/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 64 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 1.11/0 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 1.17/3 sec (0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 77711 --> 32 (2505 --> 1, 2502 --> 1, 2496 --> 1, 2491 --> 1, 2482 --> 1, 2478 --> 1, 2475 --> 1, 2471 --> 1, 2466 --> 1, 2459 --> 1, 2456 --> 1, 2452 --> 1, 2447 --> 1, 2439 --> 1, 2434 --> 1, 2431 --> 1, 2425 --> 1, 2418 --> 1, 2415 --> 1, 2411 --> 1, 2406 --> 1, 2399 --> 1, 2396 --> 1, 2392 --> 1, 2387 --> 1, 2380 --> 1, 2377 --> 1, 2373 --> 1, 2369 --> 1, 2364 --> 1, 2359 --> 1, 2356 --> 1 )
[LOG] Average clause size reduction: 1214.23 --> 0.5 (1252.5 --> 0.5, 1251 --> 0.5, 1248 --> 0.5, 1245.5 --> 0.5, 1241 --> 0.5, 1239 --> 0.5, 1237.5 --> 0.5, 1235.5 --> 0.5, 1233 --> 0.5, 1229.5 --> 0.5, 1228 --> 0.5, 1226 --> 0.5, 1223.5 --> 0.5, 1219.5 --> 0.5, 1217 --> 0.5, 1215.5 --> 0.5, 1212.5 --> 0.5, 1209 --> 0.5, 1207.5 --> 0.5, 1205.5 --> 0.5, 1203 --> 0.5, 1199.5 --> 0.5, 1198 --> 0.5, 1196 --> 0.5, 1193.5 --> 0.5, 1190 --> 0.5, 1188.5 --> 0.5, 1186.5 --> 0.5, 1184.5 --> 0.5, 1182 --> 0.5, 1179.5 --> 0.5, 1178 --> 0.5 )
[LOG] Overall execution time: 3.2 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.17 sec (Real time) / 3.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.03/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.04/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0.09/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.07/0 sec (0.07/0.07 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0.1/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.07/0 sec (0.07/0.07 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 4.75 --> 0 (0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 13 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Average clause size reduction: 3.25 --> 0 (0 --> 0, 0 --> 0, 6.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 5.16667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 21 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0 )
[LOG] Average clause size reduction: 3.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 5.375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 29 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 29 --> 0 )
[LOG] Average clause size reduction: 3.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 55 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 55 --> 0 )
[LOG] Average clause size reduction: 5.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 37 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 37 --> 0 )
[LOG] Average clause size reduction: 3.7 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 67 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 67 --> 0 )
[LOG] Average clause size reduction: 5.58333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 33.5 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 45 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45 --> 0 )
[LOG] Average clause size reduction: 3.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 79 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 79 --> 0 )
[LOG] Average clause size reduction: 5.64286 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39.5 --> 0 )
[LOG] Overall execution time: 0.14 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 53 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 53 --> 0 )
[LOG] Average clause size reduction: 3.78571 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26.5 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.21 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.19/0 sec (0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 91 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 91 --> 0 )
[LOG] Average clause size reduction: 5.6875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45.5 --> 0 )
[LOG] Overall execution time: 0.21 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 61 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 61 --> 0 )
[LOG] Average clause size reduction: 3.8125 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30.5 --> 0 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.32 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.28/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 103 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 103 --> 0 )
[LOG] Average clause size reduction: 5.72222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51.5 --> 0 )
[LOG] Overall execution time: 0.32 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/1 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69 --> 0 )
[LOG] Average clause size reduction: 3.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34.5 --> 0 )
[LOG] Overall execution time: 0.19 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.48 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.42/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.08/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 115 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 115 --> 0 )
[LOG] Average clause size reduction: 5.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 57.5 --> 0 )
[LOG] Overall execution time: 0.49 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.25 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 77 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 77 --> 0 )
[LOG] Average clause size reduction: 3.85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38.5 --> 0 )
[LOG] Overall execution time: 0.26 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.69 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.59/1 sec (0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.11/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 127 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 127 --> 0 )
[LOG] Average clause size reduction: 5.77273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 63.5 --> 0 )
[LOG] Overall execution time: 0.71 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.35 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.3/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/1 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 85 --> 0 )
[LOG] Average clause size reduction: 3.86364 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42.5 --> 0 )
[LOG] Overall execution time: 0.36 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.92 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.78/0 sec (0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.14/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.11/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 139 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 139 --> 0 )
[LOG] Average clause size reduction: 5.79167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69.5 --> 0 )
[LOG] Overall execution time: 0.95 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.13 sec (Real time) / 1.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.49 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.42/1 sec (0.02/0 sec, 0.01/0 sec, 0.02/1 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 93 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 93 --> 0 )
[LOG] Average clause size reduction: 3.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46.5 --> 0 )
[LOG] Overall execution time: 0.5 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.23 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.07/2 sec (0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/1 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.18/1 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.14/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.14/0.14 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 151 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 151 --> 0 )
[LOG] Average clause size reduction: 5.80769 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 75.5 --> 0 )
[LOG] Overall execution time: 1.27 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.46 sec (Real time) / 1.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.63 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.52/1 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.02/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 101 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 101 --> 0 )
[LOG] Average clause size reduction: 3.88462 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50.5 --> 0 )
[LOG] Overall execution time: 0.65 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.55 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 122 AND gates.
[LOG] Size after ABC: 95 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.52/1 sec (0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.19/0 sec, 0.1/0 sec, 0.09/1 sec )
[LOG] Nr of iterations: 42 (12, 11, 5, 2, 9, 3 )
[LOG] Total clause computation time: 0.2/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.3/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.13/0.13 sec, 0.05/0.05 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 4356 --> 66 (1518 --> 19, 1240 --> 22, 440 --> 10, 108 --> 0, 848 --> 12, 202 --> 3 )
[LOG] Average clause size reduction: 103.714 --> 1.57143 (126.5 --> 1.58333, 112.727 --> 2, 88 --> 2, 54 --> 0, 94.2222 --> 1.33333, 67.3333 --> 1 )
[LOG] Overall execution time: 0.55 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 261 5 21 1 230
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 3.16 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 198 new AND gates.
[LOG] Size before ABC: 229 AND gates.
[LOG] Size after ABC: 197 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.09/3 sec (0.26/0 sec, 0.46/1 sec, 0.51/0 sec, 0.87/1 sec, 0.13/0 sec, 0.38/1 sec, 0.48/0 sec )
[LOG] Nr of iterations: 65 (13, 21, 6, 6, 5, 11, 3 )
[LOG] Total clause computation time: 1.07/1 sec (0.2/0.2 sec, 0.09/0.09 sec, 0.19/0.19 sec, 0.33/0.33 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.13/0.13 sec )
[LOG] Total clause minimization time: 1.98/2 sec (0.06/0.06 sec, 0.37/0.37 sec, 0.31/0.31 sec, 0.53/0.53 sec, 0.07/0.07 sec, 0.29/0.29 sec, 0.35/0.35 sec )
[LOG] Total clause size reduction: 8841 --> 146 (2124 --> 36, 3260 --> 65, 725 --> 7, 670 --> 11, 524 --> 6, 1290 --> 18, 248 --> 3 )
[LOG] Average clause size reduction: 136.015 --> 2.24615 (163.385 --> 2.76923, 155.238 --> 3.09524, 120.833 --> 1.16667, 111.667 --> 1.83333, 104.8 --> 1.2, 117.273 --> 1.63636, 82.6667 --> 1 )
[LOG] Overall execution time: 3.16 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.43 sec (Real time) / 3.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.62 sec (Real time) / 0.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 403 6 24 1 367
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 4.47 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 289 new AND gates.
[LOG] Size before ABC: 348 AND gates.
[LOG] Size after ABC: 288 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.3/5 sec (0.29/1 sec, 0.44/0 sec, 0.47/1 sec, 0.43/0 sec, 0.39/0 sec, 0.3/1 sec, 1.13/1 sec, 0.63/0 sec, 0.22/1 sec )
[LOG] Nr of iterations: 97 (19, 23, 6, 4, 9, 7, 8, 18, 3 )
[LOG] Total clause computation time: 1.54/3 sec (0.12/0.12 sec, 0.12/0.12 sec, 0.14/0.14 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.19/0.19 sec, 0.28/0.28 sec, 0.43/0.43 sec, 0.1/0.1 sec )
[LOG] Total clause minimization time: 2.71/2 sec (0.16/0.16 sec, 0.32/0.32 sec, 0.33/0.33 sec, 0.35/0.35 sec, 0.29/0.29 sec, 0.11/0.11 sec, 0.85/0.85 sec, 0.19/0.19 sec, 0.11/0.11 sec )
[LOG] Total clause size reduction: 15578 --> 245 (3888 --> 55, 4444 --> 84, 895 --> 8, 489 --> 4, 1232 --> 17, 882 --> 13, 1022 --> 21, 2448 --> 40, 278 --> 3 )
[LOG] Average clause size reduction: 160.598 --> 2.52577 (204.632 --> 2.89474, 193.217 --> 3.65217, 149.167 --> 1.33333, 122.25 --> 1, 136.889 --> 1.88889, 126 --> 1.85714, 127.75 --> 2.625, 136 --> 2.22222, 92.6667 --> 1 )
[LOG] Overall execution time: 4.47 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.73 sec (Real time) / 4.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.13 sec (Real time) / 1.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 533 7 27 1 491
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 13.53 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 324 new AND gates.
[LOG] Size before ABC: 405 AND gates.
[LOG] Size after ABC: 324 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.11/13 sec (1.07/1 sec, 2.16/2 sec, 1.37/1 sec, 0.94/1 sec, 1.15/1 sec, 1.69/2 sec, 1.56/2 sec, 1.02/1 sec, 1.34/1 sec, 0.81/1 sec )
[LOG] Nr of iterations: 116 (25, 25, 6, 7, 6, 6, 10, 5, 23, 3 )
[LOG] Total clause computation time: 4.25/3 sec (0.42/0.42 sec, 0.35/0.35 sec, 0.51/0.51 sec, 0.41/0.41 sec, 0.23/0.23 sec, 0.18/0.18 sec, 0.5/0.5 sec, 0.61/0.61 sec, 0.7/0.7 sec, 0.34/0.34 sec )
[LOG] Total clause minimization time: 8.73/10 sec (0.63/0.63 sec, 1.8/1.8 sec, 0.85/0.85 sec, 0.51/0.51 sec, 0.91/0.91 sec, 1.5/1.5 sec, 1.04/1.04 sec, 0.4/0.4 sec, 0.63/0.63 sec, 0.46/0.46 sec )
[LOG] Total clause size reduction: 22419 --> 282 (6312 --> 70, 5928 --> 87, 1065 --> 6, 1206 --> 12, 935 --> 9, 880 --> 10, 1503 --> 20, 664 --> 7, 3608 --> 58, 318 --> 3 )
[LOG] Average clause size reduction: 193.267 --> 2.43103 (252.48 --> 2.8, 237.12 --> 3.48, 177.5 --> 1, 172.286 --> 1.71429, 155.833 --> 1.5, 146.667 --> 1.66667, 150.3 --> 2, 132.8 --> 1.4, 156.87 --> 2.52174, 106 --> 1 )
[LOG] Overall execution time: 13.53 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.06 sec (Real time) / 13.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.32 sec (Real time) / 1.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 614 8 30 1 566
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 48.1 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 798 new AND gates.
[LOG] Size before ABC: 961 AND gates.
[LOG] Size after ABC: 797 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 47.31/47 sec (0.99/1 sec, 0.92/1 sec, 2.67/2 sec, 3.07/3 sec, 2.77/3 sec, 2.69/3 sec, 2.45/2 sec, 3.28/4 sec, 3.47/3 sec, 9.93/10 sec, 6.12/6 sec, 8.95/9 sec )
[LOG] Nr of iterations: 243 (3, 2, 36, 6, 9, 13, 11, 42, 39, 48, 27, 7 )
[LOG] Total clause computation time: 15.97/16 sec (0.51/0.51 sec, 0.4/0.4 sec, 0.88/0.88 sec, 0.74/0.74 sec, 0.79/0.79 sec, 0.61/0.61 sec, 0.88/0.88 sec, 2.09/2.09 sec, 1.3/1.3 sec, 2.59/2.59 sec, 3.1/3.1 sec, 2.08/2.08 sec )
[LOG] Total clause minimization time: 31.1/31 sec (0.46/0.46 sec, 0.5/0.5 sec, 1.78/1.78 sec, 2.32/2.32 sec, 1.96/1.96 sec, 2.06/2.06 sec, 1.55/1.55 sec, 1.16/1.16 sec, 2.15/2.15 sec, 7.31/7.31 sec, 3/3 sec, 6.85/6.85 sec )
[LOG] Total clause size reduction: 47009 --> 827 (656 --> 2, 306 --> 1, 9170 --> 103, 1235 --> 8, 1872 --> 12, 2628 --> 28, 2090 --> 30, 8118 --> 173, 7068 --> 157, 8272 --> 237, 4550 --> 60, 1044 --> 16 )
[LOG] Average clause size reduction: 193.453 --> 3.40329 (218.667 --> 0.666667, 153 --> 0.5, 254.722 --> 2.86111, 205.833 --> 1.33333, 208 --> 1.33333, 202.154 --> 2.15385, 190 --> 2.72727, 193.286 --> 4.11905, 181.231 --> 4.02564, 172.333 --> 4.9375, 168.519 --> 2.22222, 149.143 --> 2.28571 )
[LOG] Overall execution time: 48.1 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 48.43 sec (Real time) / 47.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.64 sec (Real time) / 5.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1135 9 33 1 1082
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 57.3 sec CPU time.
[LOG] Relation determinization time: 58 sec real time.
[LOG] Final circuit size: 829 new AND gates.
[LOG] Size before ABC: 1052 AND gates.
[LOG] Size after ABC: 828 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 56.16/57 sec (2.14/3 sec, 1.72/1 sec, 2.99/3 sec, 3.89/4 sec, 3.26/3 sec, 3.17/4 sec, 2.78/2 sec, 3.1/4 sec, 3.17/3 sec, 5.11/5 sec, 9.73/10 sec, 6.31/6 sec, 8.79/9 sec )
[LOG] Nr of iterations: 263 (3, 4, 27, 10, 12, 11, 4, 5, 37, 39, 35, 66, 10 )
[LOG] Total clause computation time: 20.23/21 sec (1.18/1.18 sec, 0.88/0.88 sec, 1.11/1.11 sec, 1.22/1.22 sec, 1.11/1.11 sec, 0.63/0.63 sec, 0.75/0.75 sec, 0.68/0.68 sec, 1.52/1.52 sec, 2.63/2.63 sec, 2.43/2.43 sec, 3.06/3.06 sec, 3.03/3.03 sec )
[LOG] Total clause minimization time: 35.56/35 sec (0.93/0.93 sec, 0.81/0.81 sec, 1.85/1.85 sec, 2.65/2.65 sec, 2.12/2.12 sec, 2.51/2.51 sec, 2.01/2.01 sec, 2.4/2.4 sec, 1.61/1.61 sec, 2.46/2.46 sec, 7.27/7.27 sec, 3.2/3.2 sec, 5.74/5.74 sec )
[LOG] Total clause size reduction: 54791 --> 895 (742 --> 3, 1035 --> 4, 7488 --> 73, 2502 --> 21, 2904 --> 32, 2500 --> 22, 711 --> 5, 912 --> 5, 7776 --> 139, 7676 --> 153, 6494 --> 124, 12350 --> 290, 1701 --> 24 )
[LOG] Average clause size reduction: 208.331 --> 3.40304 (247.333 --> 1, 258.75 --> 1, 277.333 --> 2.7037, 250.2 --> 2.1, 242 --> 2.66667, 227.273 --> 2, 177.75 --> 1.25, 182.4 --> 1, 210.162 --> 3.75676, 196.821 --> 3.92308, 185.543 --> 3.54286, 187.121 --> 4.39394, 170.1 --> 2.4 )
[LOG] Overall execution time: 57.3 sec CPU time.
[LOG] Overall execution time: 58 sec real time.
Synthesis time: 57.64 sec (Real time) / 56.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.73 sec (Real time) / 7.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1209 10 35 1 1152
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 88.87 sec CPU time.
[LOG] Relation determinization time: 89 sec real time.
[LOG] Final circuit size: 1079 new AND gates.
[LOG] Size before ABC: 1392 AND gates.
[LOG] Size after ABC: 1078 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 87.39/86 sec (3.1/3 sec, 2.5/2 sec, 4.95/5 sec, 6.49/7 sec, 4.72/4 sec, 3.92/4 sec, 3.32/4 sec, 4.01/4 sec, 11.9/11 sec, 3.79/3 sec, 4.97/5 sec, 8.57/9 sec, 10.28/10 sec, 14.87/15 sec )
[LOG] Nr of iterations: 334 (2, 5, 34, 7, 6, 3, 9, 15, 31, 13, 48, 70, 75, 16 )
[LOG] Total clause computation time: 30.98/29 sec (1.28/1.28 sec, 0.83/0.83 sec, 1.54/1.54 sec, 2.12/2.12 sec, 1.22/1.22 sec, 1.11/1.11 sec, 1.07/1.07 sec, 1.07/1.07 sec, 2.33/2.33 sec, 1.07/1.07 sec, 2.05/2.05 sec, 4.22/4.22 sec, 5.22/5.22 sec, 5.85/5.85 sec )
[LOG] Total clause minimization time: 55.94/57 sec (1.79/1.79 sec, 1.63/1.63 sec, 3.38/3.38 sec, 4.34/4.34 sec, 3.46/3.46 sec, 2.78/2.78 sec, 2.22/2.22 sec, 2.91/2.91 sec, 9.55/9.55 sec, 2.69/2.69 sec, 2.89/2.89 sec, 4.3/4.3 sec, 5.02/5.02 sec, 8.98/8.98 sec )
[LOG] Total clause size reduction: 73871 --> 1214 (413 --> 1, 1532 --> 12, 10428 --> 96, 1836 --> 8, 1460 --> 6, 550 --> 3, 2096 --> 12, 3472 --> 24, 7080 --> 116, 2724 --> 19, 10152 --> 178, 14076 --> 331, 15022 --> 357, 3030 --> 51 )
[LOG] Average clause size reduction: 221.171 --> 3.63473 (206.5 --> 0.5, 306.4 --> 2.4, 306.706 --> 2.82353, 262.286 --> 1.14286, 243.333 --> 1, 183.333 --> 1, 232.889 --> 1.33333, 231.467 --> 1.6, 228.387 --> 3.74194, 209.538 --> 1.46154, 211.5 --> 3.70833, 201.086 --> 4.72857, 200.293 --> 4.76, 189.375 --> 3.1875 )
[LOG] Overall execution time: 88.87 sec CPU time.
[LOG] Overall execution time: 89 sec real time.
Synthesis time: 89.25 sec (Real time) / 87.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.11 sec (Real time) / 14.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1501 11 37 1 1440
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 382.9 sec CPU time.
[LOG] Relation determinization time: 383 sec real time.
[LOG] Final circuit size: 1073 new AND gates.
[LOG] Size before ABC: 1293 AND gates.
[LOG] Size after ABC: 1071 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 377.04/376 sec (24.19/24 sec, 16.53/16 sec, 29.59/29 sec, 22.14/22 sec, 19.43/20 sec, 23.35/23 sec, 18.95/19 sec, 19.34/19 sec, 75.13/76 sec, 18.54/18 sec, 17.04/17 sec, 23.19/23 sec, 19.91/20 sec, 21.15/21 sec, 28.56/29 sec )
[LOG] Nr of iterations: 332 (2, 2, 27, 7, 7, 10, 11, 5, 46, 13, 39, 11, 72, 49, 31 )
[LOG] Total clause computation time: 95.49/98 sec (9.47/9.47 sec, 6.77/6.77 sec, 5.29/5.29 sec, 3.94/3.94 sec, 3.73/3.73 sec, 3.68/3.68 sec, 3.5/3.5 sec, 3.19/3.19 sec, 7.07/7.07 sec, 4.36/4.36 sec, 7.22/7.22 sec, 4.55/4.55 sec, 10.3/10.3 sec, 9.85/9.85 sec, 12.57/12.57 sec )
[LOG] Total clause minimization time: 280.29/278 sec (14.65/14.65 sec, 9.68/9.68 sec, 24.21/24.21 sec, 18.12/18.12 sec, 15.63/15.63 sec, 19.6/19.6 sec, 15.37/15.37 sec, 16.07/16.07 sec, 67.96/67.96 sec, 14.09/14.09 sec, 9.74/9.74 sec, 18.57/18.57 sec, 9.48/9.48 sec, 11.22/11.22 sec, 15.9/15.9 sec )
[LOG] Total clause size reduction: 83509 --> 1100 (463 --> 1, 429 --> 1, 9412 --> 81, 2100 --> 8, 2034 --> 11, 2889 --> 11, 3080 --> 17, 1168 --> 5, 12645 --> 169, 3204 --> 35, 9652 --> 144, 2420 --> 13, 16259 --> 346, 10944 --> 174, 6810 --> 84 )
[LOG] Average clause size reduction: 251.533 --> 3.31325 (231.5 --> 0.5, 214.5 --> 0.5, 348.593 --> 3, 300 --> 1.14286, 290.571 --> 1.57143, 288.9 --> 1.1, 280 --> 1.54545, 233.6 --> 1, 274.891 --> 3.67391, 246.462 --> 2.69231, 247.487 --> 3.69231, 220 --> 1.18182, 225.819 --> 4.80556, 223.347 --> 3.55102, 219.677 --> 2.70968 )
[LOG] Overall execution time: 382.91 sec CPU time.
[LOG] Overall execution time: 383 sec real time.
Synthesis time: 383.30 sec (Real time) / 381.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.55 sec (Real time) / 13.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1544 12 40 1 1479
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 162.2 sec CPU time.
[LOG] Relation determinization time: 163 sec real time.
[LOG] Final circuit size: 1388 new AND gates.
[LOG] Size before ABC: 1691 AND gates.
[LOG] Size after ABC: 1387 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 160.31/161 sec (3.05/3 sec, 3.72/4 sec, 4.75/5 sec, 6.01/6 sec, 8.12/8 sec, 7.36/7 sec, 6.84/7 sec, 6.64/7 sec, 9.41/9 sec, 5.31/5 sec, 11.9/12 sec, 6.35/7 sec, 8.05/8 sec, 19.52/19 sec, 15.46/16 sec, 18.03/18 sec, 19.79/20 sec )
[LOG] Nr of iterations: 431 (3, 2, 45, 12, 14, 9, 10, 9, 58, 13, 56, 13, 16, 73, 54, 26, 18 )
[LOG] Total clause computation time: 63.97/65 sec (1.13/1.13 sec, 1.91/1.91 sec, 2.18/2.18 sec, 2.32/2.32 sec, 2.88/2.88 sec, 3.55/3.55 sec, 2.17/2.17 sec, 1.88/1.88 sec, 3.25/3.25 sec, 1.75/1.75 sec, 4.98/4.98 sec, 2.12/2.12 sec, 2.34/2.34 sec, 8.68/8.68 sec, 8.25/8.25 sec, 6.75/6.75 sec, 7.83/7.83 sec )
[LOG] Total clause minimization time: 95.55/95 sec (1.88/1.88 sec, 1.77/1.77 sec, 2.53/2.53 sec, 3.65/3.65 sec, 5.2/5.2 sec, 3.76/3.76 sec, 4.63/4.63 sec, 4.72/4.72 sec, 6.12/6.12 sec, 3.52/3.52 sec, 6.87/6.87 sec, 4.18/4.18 sec, 5.66/5.66 sec, 10.78/10.78 sec, 7.15/7.15 sec, 11.22/11.22 sec, 11.91/11.91 sec )
[LOG] Total clause size reduction: 125047 --> 1445 (1052 --> 3, 488 --> 1, 18524 --> 130, 4433 --> 14, 5005 --> 20, 2936 --> 15, 3177 --> 14, 2680 --> 11, 18468 --> 234, 3720 --> 14, 16280 --> 241, 3336 --> 14, 4020 --> 19, 17712 --> 420, 12985 --> 192, 6100 --> 66, 4131 --> 37 )
[LOG] Average clause size reduction: 290.132 --> 3.35267 (350.667 --> 1, 244 --> 0.5, 411.644 --> 2.88889, 369.417 --> 1.16667, 357.5 --> 1.42857, 326.222 --> 1.66667, 317.7 --> 1.4, 297.778 --> 1.22222, 318.414 --> 4.03448, 286.154 --> 1.07692, 290.714 --> 4.30357, 256.615 --> 1.07692, 251.25 --> 1.1875, 242.63 --> 5.75342, 240.463 --> 3.55556, 234.615 --> 2.53846, 229.5 --> 2.05556 )
[LOG] Overall execution time: 162.2 sec CPU time.
[LOG] Overall execution time: 163 sec real time.
Synthesis time: 162.63 sec (Real time) / 159.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.63 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.62 sec (Real time) / 19.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1923 13 43 1 1851
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 216.29 sec CPU time.
[LOG] Relation determinization time: 217 sec real time.
[LOG] Final circuit size: 1784 new AND gates.
[LOG] Size before ABC: 2167 AND gates.
[LOG] Size after ABC: 1783 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 213.8/214 sec (6.86/7 sec, 7.61/7 sec, 8.66/9 sec, 8.04/8 sec, 6.78/7 sec, 7.48/7 sec, 6.59/7 sec, 8.79/9 sec, 15.73/15 sec, 6.65/7 sec, 12.68/13 sec, 9.2/9 sec, 7.95/8 sec, 6.86/7 sec, 21.99/22 sec, 23.63/23 sec, 23.02/23 sec, 25.28/26 sec )
[LOG] Nr of iterations: 508 (2, 5, 31, 9, 9, 16, 16, 13, 59, 4, 52, 22, 11, 22, 111, 70, 37, 19 )
[LOG] Total clause computation time: 82.25/80 sec (1.87/1.87 sec, 3.63/3.63 sec, 2.77/2.77 sec, 3.43/3.43 sec, 2.25/2.25 sec, 3.39/3.39 sec, 1.98/1.98 sec, 3.88/3.88 sec, 4.05/4.05 sec, 2.16/2.16 sec, 6.93/6.93 sec, 3.21/3.21 sec, 2.8/2.8 sec, 2.28/2.28 sec, 7.96/7.96 sec, 12.09/12.09 sec, 7.98/7.98 sec, 9.59/9.59 sec )
[LOG] Total clause minimization time: 130.5/134 sec (4.94/4.94 sec, 3.93/3.93 sec, 5.82/5.82 sec, 4.56/4.56 sec, 4.48/4.48 sec, 4.04/4.04 sec, 4.57/4.57 sec, 4.86/4.86 sec, 11.61/11.61 sec, 4.44/4.44 sec, 5.67/5.67 sec, 5.94/5.94 sec, 5.1/5.1 sec, 4.54/4.54 sec, 13.97/13.97 sec, 11.43/11.43 sec, 14.98/14.98 sec, 15.62/15.62 sec )
[LOG] Total clause size reduction: 153310 --> 1896 (561 --> 1, 2076 --> 11, 13500 --> 100, 3480 --> 13, 3368 --> 9, 6030 --> 31, 5805 --> 23, 4440 --> 17, 20590 --> 248, 1026 --> 4, 16677 --> 224, 6489 --> 28, 2940 --> 13, 5943 --> 26, 28600 --> 619, 17871 --> 377, 9288 --> 101, 4626 --> 51 )
[LOG] Average clause size reduction: 301.791 --> 3.73228 (280.5 --> 0.5, 415.2 --> 2.2, 435.484 --> 3.22581, 386.667 --> 1.44444, 374.222 --> 1, 376.875 --> 1.9375, 362.812 --> 1.4375, 341.538 --> 1.30769, 348.983 --> 4.20339, 256.5 --> 1, 320.712 --> 4.30769, 294.955 --> 1.27273, 267.273 --> 1.18182, 270.136 --> 1.18182, 257.658 --> 5.57658, 255.3 --> 5.38571, 251.027 --> 2.72973, 243.474 --> 2.68421 )
[LOG] Overall execution time: 216.3 sec CPU time.
[LOG] Overall execution time: 217 sec real time.
Synthesis time: 216.82 sec (Real time) / 213.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.93 sec (Real time) / 0.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 34.90 sec (Real time) / 34.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2354 14 45 1 2278
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 232.96 sec CPU time.
[LOG] Relation determinization time: 234 sec real time.
[LOG] Final circuit size: 852 new AND gates.
[LOG] Size before ABC: 1002 AND gates.
[LOG] Size after ABC: 852 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 229.87/229 sec (8.39/8 sec, 8.51/9 sec, 5.71/6 sec, 12.84/13 sec, 9.36/9 sec, 10.54/10 sec, 12.75/12 sec, 9.87/10 sec, 11.82/12 sec, 10.99/11 sec, 12.23/12 sec, 12.57/13 sec, 8.57/8 sec, 8.52/9 sec, 18.11/18 sec, 12.3/12 sec, 12.26/13 sec, 22.46/22 sec, 22.07/22 sec )
[LOG] Nr of iterations: 296 (9, 10, 5, 30, 14, 6, 11, 13, 11, 17, 12, 7, 11, 8, 15, 14, 69, 16, 18 )
[LOG] Total clause computation time: 93.52/93 sec (5.27/5.27 sec, 5.36/5.36 sec, 1.83/1.83 sec, 4/4 sec, 4.62/4.62 sec, 2.81/2.81 sec, 3.85/3.85 sec, 3.4/3.4 sec, 3.17/3.17 sec, 5.12/5.12 sec, 5.56/5.56 sec, 3.67/3.67 sec, 2.57/2.57 sec, 3.88/3.88 sec, 10.26/10.26 sec, 4.39/4.39 sec, 6.31/6.31 sec, 7.93/7.93 sec, 9.52/9.52 sec )
[LOG] Total clause minimization time: 135.29/135 sec (3.07/3.07 sec, 3.1/3.1 sec, 3.83/3.83 sec, 8.76/8.76 sec, 4.68/4.68 sec, 7.68/7.68 sec, 8.85/8.85 sec, 6.42/6.42 sec, 8.59/8.59 sec, 5.81/5.81 sec, 6.62/6.62 sec, 8.84/8.84 sec, 5.96/5.96 sec, 4.58/4.58 sec, 7.79/7.79 sec, 7.86/7.86 sec, 5.89/5.89 sec, 14.47/14.47 sec, 12.49/12.49 sec )
[LOG] Total clause size reduction: 98757 --> 743 (4272 --> 10, 4797 --> 15, 2108 --> 5, 14587 --> 106, 6292 --> 34, 2075 --> 6, 4040 --> 14, 4680 --> 17, 3750 --> 16, 5776 --> 29, 3806 --> 19, 1998 --> 11, 3180 --> 20, 2114 --> 19, 4032 --> 26, 3627 --> 36, 18904 --> 224, 4095 --> 76, 4624 --> 60 )
[LOG] Average clause size reduction: 333.639 --> 2.51014 (474.667 --> 1.11111, 479.7 --> 1.5, 421.6 --> 1, 486.233 --> 3.53333, 449.429 --> 2.42857, 345.833 --> 1, 367.273 --> 1.27273, 360 --> 1.30769, 340.909 --> 1.45455, 339.765 --> 1.70588, 317.167 --> 1.58333, 285.429 --> 1.57143, 289.091 --> 1.81818, 264.25 --> 2.375, 268.8 --> 1.73333, 259.071 --> 2.57143, 273.971 --> 3.24638, 255.938 --> 4.75, 256.889 --> 3.33333 )
[LOG] Overall execution time: 232.96 sec CPU time.
[LOG] Overall execution time: 234 sec real time.
Synthesis time: 233.34 sec (Real time) / 230.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.22 sec (Real time) / 13.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1464 15 47 1 1383
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 146.01 sec CPU time.
[LOG] Relation determinization time: 147 sec real time.
[LOG] Final circuit size: 1145 new AND gates.
[LOG] Size before ABC: 1414 AND gates.
[LOG] Size after ABC: 1145 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 143.76/144 sec (6.35/7 sec, 3.61/3 sec, 4.34/5 sec, 7.1/7 sec, 6.77/7 sec, 5.1/5 sec, 5.7/5 sec, 5.4/6 sec, 4.64/4 sec, 6.02/6 sec, 7.19/8 sec, 6.43/6 sec, 6.69/7 sec, 5.67/5 sec, 5.4/6 sec, 6.99/7 sec, 7.51/7 sec, 7.03/7 sec, 17.87/18 sec, 17.95/18 sec )
[LOG] Nr of iterations: 434 (11, 5, 3, 18, 24, 11, 15, 16, 15, 8, 20, 6, 16, 20, 22, 18, 92, 42, 27, 45 )
[LOG] Total clause computation time: 55.04/52 sec (4.22/4.22 sec, 1.96/1.96 sec, 0.63/0.63 sec, 2.51/2.51 sec, 2.49/2.49 sec, 2.11/2.11 sec, 1.93/1.93 sec, 2.67/2.67 sec, 1.89/1.89 sec, 2.43/2.43 sec, 3.16/3.16 sec, 2.14/2.14 sec, 1.61/1.61 sec, 1.57/1.57 sec, 2.05/2.05 sec, 3.27/3.27 sec, 3.78/3.78 sec, 1.5/1.5 sec, 6.77/6.77 sec, 6.35/6.35 sec )
[LOG] Total clause minimization time: 87.67/90 sec (2.09/2.09 sec, 1.6/1.6 sec, 3.66/3.66 sec, 4.53/4.53 sec, 4.24/4.24 sec, 2.94/2.94 sec, 3.72/3.72 sec, 2.68/2.68 sec, 2.7/2.7 sec, 3.54/3.54 sec, 3.99/3.99 sec, 4.24/4.24 sec, 5.03/5.03 sec, 4.05/4.05 sec, 3.3/3.3 sec, 3.67/3.67 sec, 3.65/3.65 sec, 5.47/5.47 sec, 11.04/11.04 sec, 11.53/11.53 sec )
[LOG] Total clause size reduction: 146528 --> 1146 (5620 --> 17, 2244 --> 5, 1110 --> 2, 9044 --> 53, 11891 --> 101, 4430 --> 16, 6020 --> 16, 6255 --> 21, 5614 --> 22, 2709 --> 16, 7087 --> 34, 1805 --> 9, 5175 --> 19, 6327 --> 38, 6657 --> 32, 5151 --> 27, 27482 --> 348, 11931 --> 113, 7436 --> 99, 12540 --> 158 )
[LOG] Average clause size reduction: 337.622 --> 2.64055 (510.909 --> 1.54545, 448.8 --> 1, 370 --> 0.666667, 502.444 --> 2.94444, 495.458 --> 4.20833, 402.727 --> 1.45455, 401.333 --> 1.06667, 390.938 --> 1.3125, 374.267 --> 1.46667, 338.625 --> 2, 354.35 --> 1.7, 300.833 --> 1.5, 323.438 --> 1.1875, 316.35 --> 1.9, 302.591 --> 1.45455, 286.167 --> 1.5, 298.717 --> 3.78261, 284.071 --> 2.69048, 275.407 --> 3.66667, 278.667 --> 3.51111 )
[LOG] Overall execution time: 146.02 sec CPU time.
[LOG] Overall execution time: 147 sec real time.
Synthesis time: 146.50 sec (Real time) / 144.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.24 sec (Real time) / 11.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1791 16 49 1 1706
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 271.82 sec CPU time.
[LOG] Relation determinization time: 272 sec real time.
[LOG] Final circuit size: 1264 new AND gates.
[LOG] Size before ABC: 1534 AND gates.
[LOG] Size after ABC: 1263 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 268.33/267 sec (10.61/11 sec, 10.59/10 sec, 10.91/11 sec, 19.88/20 sec, 9.72/10 sec, 10.14/10 sec, 10.75/11 sec, 9.04/9 sec, 9.33/9 sec, 10.3/10 sec, 10.28/11 sec, 9.74/9 sec, 10.51/11 sec, 11.32/11 sec, 10.27/10 sec, 9.86/10 sec, 15.2/15 sec, 12.07/12 sec, 10.72/10 sec, 29.54/30 sec, 27.55/27 sec )
[LOG] Nr of iterations: 426 (8, 6, 2, 25, 20, 8, 13, 7, 7, 16, 10, 12, 10, 13, 18, 6, 92, 59, 42, 22, 30 )
[LOG] Total clause computation time: 107.11/105 sec (4.08/4.08 sec, 6.45/6.45 sec, 1.63/1.63 sec, 4.03/4.03 sec, 5.97/5.97 sec, 5/5 sec, 4.98/4.98 sec, 4.42/4.42 sec, 4.25/4.25 sec, 4.35/4.35 sec, 4.08/4.08 sec, 3.71/3.71 sec, 4.35/4.35 sec, 4.88/4.88 sec, 3.45/3.45 sec, 4.35/4.35 sec, 7.24/7.24 sec, 5.23/5.23 sec, 3.57/3.57 sec, 11.36/11.36 sec, 9.73/9.73 sec )
[LOG] Total clause minimization time: 159.8/162 sec (6.47/6.47 sec, 4.08/4.08 sec, 9.22/9.22 sec, 15.78/15.78 sec, 3.68/3.68 sec, 5.07/5.07 sec, 5.71/5.71 sec, 4.56/4.56 sec, 5.01/5.01 sec, 5.88/5.88 sec, 6.13/6.13 sec, 5.97/5.97 sec, 6.1/6.1 sec, 6.38/6.38 sec, 6.76/6.76 sec, 5.46/5.46 sec, 7.86/7.86 sec, 6.78/6.78 sec, 7.07/7.07 sec, 18.11/18.11 sec, 17.72/17.72 sec )
[LOG] Total clause size reduction: 151435 --> 1239 (4207 --> 8, 3000 --> 7, 594 --> 1, 13632 --> 78, 10526 --> 72, 3311 --> 8, 5532 --> 17, 2682 --> 8, 2592 --> 9, 6270 --> 33, 3627 --> 16, 4290 --> 38, 3357 --> 21, 4332 --> 23, 5865 --> 27, 1660 --> 15, 30121 --> 374, 18270 --> 172, 12546 --> 123, 6321 --> 93, 8700 --> 96 )
[LOG] Average clause size reduction: 355.481 --> 2.90845 (525.875 --> 1, 500 --> 1.16667, 297 --> 0.5, 545.28 --> 3.12, 526.3 --> 3.6, 413.875 --> 1, 425.538 --> 1.30769, 383.143 --> 1.14286, 370.286 --> 1.28571, 391.875 --> 2.0625, 362.7 --> 1.6, 357.5 --> 3.16667, 335.7 --> 2.1, 333.231 --> 1.76923, 325.833 --> 1.5, 276.667 --> 2.5, 327.402 --> 4.06522, 309.661 --> 2.91525, 298.714 --> 2.92857, 287.318 --> 4.22727, 290 --> 3.2 )
[LOG] Overall execution time: 271.84 sec CPU time.
[LOG] Overall execution time: 272 sec real time.
Synthesis time: 272.27 sec (Real time) / 269.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.39 sec (Real time) / 14.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1954 17 51 1 1866
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 352.41 sec CPU time.
[LOG] Relation determinization time: 353 sec real time.
[LOG] Final circuit size: 1463 new AND gates.
[LOG] Size before ABC: 1742 AND gates.
[LOG] Size after ABC: 1462 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 347.96/348 sec (9.08/9 sec, 11.72/12 sec, 15.75/16 sec, 21.58/21 sec, 15.03/15 sec, 14.5/15 sec, 11.41/11 sec, 12.91/13 sec, 11.47/12 sec, 12.53/12 sec, 10.41/11 sec, 16.01/16 sec, 14.58/14 sec, 14.3/15 sec, 10.85/10 sec, 14.52/15 sec, 23.33/23 sec, 14.51/15 sec, 15.6/15 sec, 15.54/16 sec, 24.23/24 sec, 38.1/38 sec )
[LOG] Nr of iterations: 507 (8, 10, 2, 34, 27, 8, 12, 10, 10, 12, 12, 16, 22, 20, 9, 22, 96, 46, 39, 23, 50, 19 )
[LOG] Total clause computation time: 147.84/146 sec (4.42/4.42 sec, 7/7 sec, 2.22/2.22 sec, 4.27/4.27 sec, 7/7 sec, 5.96/5.96 sec, 5.64/5.64 sec, 5.66/5.66 sec, 5.15/5.15 sec, 5.99/5.99 sec, 5.81/5.81 sec, 8.1/8.1 sec, 7.48/7.48 sec, 4.2/4.2 sec, 6.72/6.72 sec, 6.5/6.5 sec, 11.94/11.94 sec, 6.35/6.35 sec, 2.78/2.78 sec, 6.47/6.47 sec, 10.31/10.31 sec, 17.87/17.87 sec )
[LOG] Total clause minimization time: 198.45/200 sec (4.59/4.59 sec, 4.64/4.64 sec, 13.46/13.46 sec, 17.25/17.25 sec, 7.94/7.94 sec, 8.46/8.46 sec, 5.71/5.71 sec, 7.18/7.18 sec, 6.25/6.25 sec, 6.47/6.47 sec, 4.53/4.53 sec, 7.84/7.84 sec, 7.03/7.03 sec, 10.02/10.02 sec, 4.04/4.04 sec, 7.94/7.94 sec, 11.29/11.29 sec, 8.09/8.09 sec, 12.75/12.75 sec, 9.01/9.01 sec, 13.8/13.8 sec, 20.16/20.16 sec )
[LOG] Total clause size reduction: 196106 --> 1430 (4452 --> 10, 5715 --> 15, 629 --> 1, 19965 --> 130, 15288 --> 89, 3528 --> 8, 5412 --> 21, 4302 --> 11, 4158 --> 15, 4928 --> 16, 4763 --> 17, 6315 --> 21, 8463 --> 36, 7429 --> 29, 2992 --> 25, 7560 --> 31, 34105 --> 445, 15435 --> 136, 12540 --> 92, 7040 --> 38, 15435 --> 182, 5652 --> 62 )
[LOG] Average clause size reduction: 386.797 --> 2.82051 (556.5 --> 1.25, 571.5 --> 1.5, 314.5 --> 0.5, 587.206 --> 3.82353, 566.222 --> 3.2963, 441 --> 1, 451 --> 1.75, 430.2 --> 1.1, 415.8 --> 1.5, 410.667 --> 1.33333, 396.917 --> 1.41667, 394.688 --> 1.3125, 384.682 --> 1.63636, 371.45 --> 1.45, 332.444 --> 2.77778, 343.636 --> 1.40909, 355.26 --> 4.63542, 335.543 --> 2.95652, 321.538 --> 2.35897, 306.087 --> 1.65217, 308.7 --> 3.64, 297.474 --> 3.26316 )
[LOG] Overall execution time: 352.43 sec CPU time.
[LOG] Overall execution time: 353 sec real time.
Synthesis time: 352.88 sec (Real time) / 349.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.72 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.72 sec (Real time) / 28.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2194 18 53 1 2102
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 321.69 sec CPU time.
[LOG] Relation determinization time: 323 sec real time.
[LOG] Final circuit size: 1825 new AND gates.
[LOG] Size before ABC: 2194 AND gates.
[LOG] Size after ABC: 1825 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 317.11/317 sec (13.05/13 sec, 7.79/8 sec, 12.78/12 sec, 20.22/21 sec, 13.29/13 sec, 11.98/12 sec, 8.51/8 sec, 9.51/10 sec, 11.17/11 sec, 9.77/10 sec, 16.19/16 sec, 12.06/12 sec, 12.11/12 sec, 13.54/14 sec, 10.28/10 sec, 12.12/12 sec, 18.83/19 sec, 14/14 sec, 14.7/15 sec, 11.16/11 sec, 10.58/11 sec, 20.16/20 sec, 33.31/33 sec )
[LOG] Nr of iterations: 561 (8, 9, 3, 31, 26, 11, 9, 13, 13, 12, 13, 12, 22, 20, 14, 18, 91, 41, 47, 11, 17, 99, 21 )
[LOG] Total clause computation time: 140.81/141 sec (8.56/8.56 sec, 3.81/3.81 sec, 1.42/1.42 sec, 4.59/4.59 sec, 6.76/6.76 sec, 5.71/5.71 sec, 3.88/3.88 sec, 4.66/4.66 sec, 6.35/6.35 sec, 4.6/4.6 sec, 9.03/9.03 sec, 6.37/6.37 sec, 6.01/6.01 sec, 8.53/8.53 sec, 6.72/6.72 sec, 4.7/4.7 sec, 10.21/10.21 sec, 5.22/5.22 sec, 3.58/3.58 sec, 4.55/4.55 sec, 2.45/2.45 sec, 9.03/9.03 sec, 14.07/14.07 sec )
[LOG] Total clause minimization time: 174.47/174 sec (4.42/4.42 sec, 3.9/3.9 sec, 11.31/11.31 sec, 15.57/15.57 sec, 6.46/6.46 sec, 6.19/6.19 sec, 4.55/4.55 sec, 4.78/4.78 sec, 4.75/4.75 sec, 5.09/5.09 sec, 7.06/7.06 sec, 5.62/5.62 sec, 6.03/6.03 sec, 4.94/4.94 sec, 3.48/3.48 sec, 7.33/7.33 sec, 8.49/8.49 sec, 8.7/8.7 sec, 11.02/11.02 sec, 6.53/6.53 sec, 8.07/8.07 sec, 11.02/11.02 sec, 19.16/19.16 sec )
[LOG] Total clause size reduction: 226949 --> 1857 (4760 --> 8, 5432 --> 13, 1346 --> 2, 19470 --> 115, 15675 --> 94, 5350 --> 12, 4168 --> 10, 6096 --> 22, 5916 --> 16, 5269 --> 15, 5568 --> 23, 4972 --> 23, 9093 --> 32, 7961 --> 32, 5226 --> 37, 6613 --> 27, 34920 --> 434, 14880 --> 111, 16514 --> 126, 3440 --> 20, 5360 --> 54, 32340 --> 556, 6580 --> 75 )
[LOG] Average clause size reduction: 404.544 --> 3.31016 (595 --> 1, 603.556 --> 1.44444, 448.667 --> 0.666667, 628.065 --> 3.70968, 602.885 --> 3.61538, 486.364 --> 1.09091, 463.111 --> 1.11111, 468.923 --> 1.69231, 455.077 --> 1.23077, 439.083 --> 1.25, 428.308 --> 1.76923, 414.333 --> 1.91667, 413.318 --> 1.45455, 398.05 --> 1.6, 373.286 --> 2.64286, 367.389 --> 1.5, 383.736 --> 4.76923, 362.927 --> 2.70732, 351.362 --> 2.68085, 312.727 --> 1.81818, 315.294 --> 3.17647, 326.667 --> 5.61616, 313.333 --> 3.57143 )
[LOG] Overall execution time: 321.71 sec CPU time.
[LOG] Overall execution time: 323 sec real time.
Synthesis time: 322.21 sec (Real time) / 318.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.84 sec (Real time) / 0.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 46.78 sec (Real time) / 46.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2607 19 55 1 2510
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 437.7 sec CPU time.
[LOG] Relation determinization time: 439 sec real time.
[LOG] Final circuit size: 1334 new AND gates.
[LOG] Size before ABC: 1619 AND gates.
[LOG] Size after ABC: 1333 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 432.23/430 sec (12.97/12 sec, 12.58/13 sec, 18.61/19 sec, 25.17/25 sec, 13.04/13 sec, 16.56/16 sec, 17.83/17 sec, 20.28/21 sec, 18.41/18 sec, 17.63/18 sec, 19.5/19 sec, 17.57/18 sec, 15.5/15 sec, 15.18/16 sec, 14.22/14 sec, 15.9/16 sec, 28.39/28 sec, 13.93/14 sec, 17.31/17 sec, 14.83/15 sec, 16.27/16 sec, 18.82/18 sec, 26.25/27 sec, 25.48/25 sec )
[LOG] Nr of iterations: 466 (7, 7, 2, 44, 29, 10, 8, 10, 6, 12, 15, 8, 14, 27, 24, 8, 55, 18, 56, 12, 18, 11, 42, 23 )
[LOG] Total clause computation time: 191.66/192 sec (7.5/7.5 sec, 5.75/5.75 sec, 3.15/3.15 sec, 7.23/7.23 sec, 6.75/6.75 sec, 9.69/9.69 sec, 9.1/9.1 sec, 11.83/11.83 sec, 8.48/8.48 sec, 9.57/9.57 sec, 9.3/9.3 sec, 6.82/6.82 sec, 5.33/5.33 sec, 9.31/9.31 sec, 5.14/5.14 sec, 6.03/6.03 sec, 16.19/16.19 sec, 5.19/5.19 sec, 6.25/6.25 sec, 5.87/5.87 sec, 6.67/6.67 sec, 5.14/5.14 sec, 12.97/12.97 sec, 12.4/12.4 sec )
[LOG] Total clause minimization time: 238.56/237 sec (5.38/5.38 sec, 6.75/6.75 sec, 15.38/15.38 sec, 17.87/17.87 sec, 6.18/6.18 sec, 6.79/6.79 sec, 8.65/8.65 sec, 8.37/8.37 sec, 9.87/9.87 sec, 7.99/7.99 sec, 10.13/10.13 sec, 10.67/10.67 sec, 10.08/10.08 sec, 5.79/5.79 sec, 9.01/9.01 sec, 9.79/9.79 sec, 12.09/12.09 sec, 8.66/8.66 sec, 10.98/10.98 sec, 8.86/8.86 sec, 9.51/9.51 sec, 13.61/13.61 sec, 13.17/13.17 sec, 12.98/12.98 sec )
[LOG] Total clause size reduction: 213132 --> 1257 (4362 --> 7, 4356 --> 9, 720 --> 1, 29756 --> 140, 18900 --> 101, 5229 --> 11, 3983 --> 9, 4986 --> 23, 2695 --> 6, 5775 --> 19, 7126 --> 23, 3472 --> 11, 6227 --> 25, 12116 --> 58, 10350 --> 47, 3066 --> 12, 23598 --> 223, 7140 --> 45, 22330 --> 153, 4301 --> 32, 6409 --> 52, 3640 --> 19, 14719 --> 169, 7876 --> 62 )
[LOG] Average clause size reduction: 457.365 --> 2.69742 (623.143 --> 1, 622.286 --> 1.28571, 360 --> 0.5, 676.273 --> 3.18182, 651.724 --> 3.48276, 522.9 --> 1.1, 497.875 --> 1.125, 498.6 --> 2.3, 449.167 --> 1, 481.25 --> 1.58333, 475.067 --> 1.53333, 434 --> 1.375, 444.786 --> 1.78571, 448.741 --> 2.14815, 431.25 --> 1.95833, 383.25 --> 1.5, 429.055 --> 4.05455, 396.667 --> 2.5, 398.75 --> 2.73214, 358.417 --> 2.66667, 356.056 --> 2.88889, 330.909 --> 1.72727, 350.452 --> 4.02381, 342.435 --> 2.69565 )
[LOG] Overall execution time: 437.71 sec CPU time.
[LOG] Overall execution time: 439 sec real time.
Synthesis time: 438.18 sec (Real time) / 435.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.99 sec (Real time) / 13.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2168 20 58 1 2067
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.28 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 119 AND gates.
[LOG] Size after ABC: 74 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.27/1 sec (0.03/0 sec, 0.04/0 sec, 0.04/1 sec, 0.04/0 sec, 0.06/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 40 (12, 11, 3, 2, 9, 3 )
[LOG] Total clause computation time: 0.14/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.12/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 4167 --> 62 (1496 --> 21, 1280 --> 19, 222 --> 4, 109 --> 0, 856 --> 15, 204 --> 3 )
[LOG] Average clause size reduction: 104.175 --> 1.55 (124.667 --> 1.75, 116.364 --> 1.72727, 74 --> 1.33333, 54.5 --> 0, 95.1111 --> 1.66667, 68 --> 1 )
[LOG] Overall execution time: 0.28 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 249 5 23 1 217
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.77 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 213 new AND gates.
[LOG] Size before ABC: 247 AND gates.
[LOG] Size after ABC: 212 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.75/1 sec (0.09/0 sec, 0.09/0 sec, 0.06/0 sec, 0.15/1 sec, 0.15/0 sec, 0.11/0 sec, 0.1/0 sec )
[LOG] Nr of iterations: 71 (18, 16, 6, 8, 5, 16, 2 )
[LOG] Total clause computation time: 0.36/0 sec (0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 0.37/1 sec (0.04/0.04 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 9603 --> 164 (2941 --> 51, 2475 --> 48, 720 --> 10, 924 --> 13, 516 --> 6, 1905 --> 35, 122 --> 1 )
[LOG] Average clause size reduction: 135.254 --> 2.30986 (163.389 --> 2.83333, 154.688 --> 3, 120 --> 1.66667, 115.5 --> 1.625, 103.2 --> 1.2, 119.062 --> 2.1875, 61 --> 0.5 )
[LOG] Overall execution time: 0.77 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.99 sec (Real time) / 0.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 425 6 26 1 387
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 2.57 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 249 new AND gates.
[LOG] Size before ABC: 307 AND gates.
[LOG] Size after ABC: 248 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.5/2 sec (0.26/0 sec, 0.12/0 sec, 0.25/1 sec, 0.25/0 sec, 0.3/0 sec, 0.17/0 sec, 0.71/1 sec, 0.26/0 sec, 0.18/0 sec )
[LOG] Nr of iterations: 86 (16, 17, 6, 12, 4, 9, 7, 12, 3 )
[LOG] Total clause computation time: 1.12/0 sec (0.19/0.19 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.23/0.23 sec, 0.16/0.16 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 1.35/2 sec (0.06/0.06 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.21/0.21 sec, 0.08/0.08 sec, 0.48/0.48 sec, 0.1/0.1 sec, 0.1/0.1 sec )
[LOG] Total clause size reduction: 13494 --> 199 (3210 --> 48, 3296 --> 54, 890 --> 13, 1782 --> 21, 456 --> 5, 1160 --> 23, 864 --> 14, 1562 --> 18, 274 --> 3 )
[LOG] Average clause size reduction: 156.907 --> 2.31395 (200.625 --> 3, 193.882 --> 3.17647, 148.333 --> 2.16667, 148.5 --> 1.75, 114 --> 1.25, 128.889 --> 2.55556, 123.429 --> 2, 130.167 --> 1.5, 91.3333 --> 1 )
[LOG] Overall execution time: 2.57 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.79 sec (Real time) / 2.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.43 sec (Real time) / 1.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 502 7 30 1 457
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 3.74 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 369 new AND gates.
[LOG] Size before ABC: 460 AND gates.
[LOG] Size after ABC: 367 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.66/4 sec (0.03/0 sec, 0.04/0 sec, 0.2/1 sec, 0.11/0 sec, 0.18/0 sec, 0.19/0 sec, 0.52/1 sec, 0.67/0 sec, 0.45/1 sec, 1.27/1 sec )
[LOG] Nr of iterations: 129 (2, 2, 18, 7, 4, 3, 17, 25, 28, 23 )
[LOG] Total clause computation time: 1.68/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.27/0.27 sec, 0.28/0.28 sec, 0.17/0.17 sec, 0.58/0.58 sec )
[LOG] Total clause minimization time: 1.93/3 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.25/0.25 sec, 0.39/0.39 sec, 0.27/0.27 sec, 0.68/0.68 sec )
[LOG] Total clause size reduction: 20281 --> 349 (286 --> 1, 268 --> 1, 3706 --> 51, 1242 --> 19, 579 --> 4, 366 --> 3, 2640 --> 48, 3768 --> 89, 4104 --> 79, 3322 --> 54 )
[LOG] Average clause size reduction: 157.217 --> 2.70543 (143 --> 0.5, 134 --> 0.5, 205.889 --> 2.83333, 177.429 --> 2.71429, 144.75 --> 1, 122 --> 1, 155.294 --> 2.82353, 150.72 --> 3.56, 146.571 --> 2.82143, 144.435 --> 2.34783 )
[LOG] Overall execution time: 3.74 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.01 sec (Real time) / 3.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.17 sec (Real time) / 1.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 663 8 33 1 614
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 4.92 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 684 new AND gates.
[LOG] Size before ABC: 860 AND gates.
[LOG] Size after ABC: 683 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.8/5 sec (0.06/0 sec, 0.07/0 sec, 0.24/0 sec, 0.23/0 sec, 0.21/1 sec, 0.25/0 sec, 0.44/0 sec, 0.56/1 sec, 0.34/0 sec, 0.79/1 sec, 0.77/1 sec, 0.84/1 sec )
[LOG] Nr of iterations: 207 (4, 2, 24, 4, 7, 8, 8, 30, 16, 60, 36, 8 )
[LOG] Total clause computation time: 1.84/1 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.14/0.14 sec, 0.3/0.3 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.33/0.33 sec, 0.2/0.2 sec, 0.3/0.3 sec )
[LOG] Total clause minimization time: 2.89/4 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.19/0.19 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.4/0.4 sec, 0.2/0.2 sec, 0.46/0.46 sec, 0.56/0.56 sec, 0.54/0.54 sec )
[LOG] Total clause size reduction: 37218 --> 723 (990 --> 3, 308 --> 1, 5911 --> 63, 726 --> 4, 1374 --> 10, 1498 --> 10, 1428 --> 12, 5394 --> 113, 2670 --> 59, 9912 --> 338, 5845 --> 97, 1162 --> 13 )
[LOG] Average clause size reduction: 179.797 --> 3.49275 (247.5 --> 0.75, 154 --> 0.5, 246.292 --> 2.625, 181.5 --> 1, 196.286 --> 1.42857, 187.25 --> 1.25, 178.5 --> 1.5, 179.8 --> 3.76667, 166.875 --> 3.6875, 165.2 --> 5.63333, 162.361 --> 2.69444, 145.25 --> 1.625 )
[LOG] Overall execution time: 4.92 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.21 sec (Real time) / 4.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.65 sec (Real time) / 2.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1023 9 37 1 966
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 9.79 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 1000 new AND gates.
[LOG] Size before ABC: 1274 AND gates.
[LOG] Size after ABC: 999 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.56/10 sec (0.11/0 sec, 0.15/0 sec, 0.38/1 sec, 0.27/0 sec, 0.32/0 sec, 0.62/1 sec, 0.31/0 sec, 0.29/0 sec, 0.7/1 sec, 0.8/1 sec, 1.96/2 sec, 1.26/1 sec, 2.39/3 sec )
[LOG] Nr of iterations: 300 (6, 2, 23, 5, 7, 12, 15, 8, 33, 30, 35, 108, 16 )
[LOG] Total clause computation time: 3.3/3 sec (0.05/0.05 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.28/0.28 sec, 0.19/0.19 sec, 0.45/0.45 sec, 0.43/0.43 sec, 1.19/1.19 sec )
[LOG] Total clause minimization time: 6.13/7 sec (0.06/0.06 sec, 0.07/0.07 sec, 0.27/0.27 sec, 0.16/0.16 sec, 0.18/0.18 sec, 0.51/0.51 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.41/0.41 sec, 0.59/0.59 sec, 1.51/1.51 sec, 0.81/0.81 sec, 1.19/1.19 sec )
[LOG] Total clause size reduction: 58951 --> 1145 (1875 --> 5, 349 --> 1, 6160 --> 55, 1080 --> 5, 1542 --> 14, 2684 --> 14, 3220 --> 37, 1540 --> 9, 6464 --> 120, 5626 --> 108, 6222 --> 121, 19474 --> 615, 2715 --> 41 )
[LOG] Average clause size reduction: 196.503 --> 3.81667 (312.5 --> 0.833333, 174.5 --> 0.5, 267.826 --> 2.3913, 216 --> 1, 220.286 --> 2, 223.667 --> 1.16667, 214.667 --> 2.46667, 192.5 --> 1.125, 195.879 --> 3.63636, 187.533 --> 3.6, 177.771 --> 3.45714, 180.315 --> 5.69444, 169.688 --> 2.5625 )
[LOG] Overall execution time: 9.79 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.15 sec (Real time) / 9.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.89 sec (Real time) / 3.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1384 10 40 1 1322
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 10.8 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1439 new AND gates.
[LOG] Size before ABC: 1840 AND gates.
[LOG] Size after ABC: 1438 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.59/11 sec (0.1/1 sec, 0.12/0 sec, 0.36/0 sec, 0.28/0 sec, 0.28/1 sec, 0.19/0 sec, 0.26/0 sec, 0.77/1 sec, 0.62/0 sec, 0.41/1 sec, 0.57/0 sec, 1.17/2 sec, 2.01/2 sec, 3.45/3 sec )
[LOG] Nr of iterations: 341 (5, 2, 29, 8, 5, 9, 5, 10, 31, 4, 29, 87, 108, 9 )
[LOG] Total clause computation time: 4.81/6 sec (0.03/0.03 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.57/0.57 sec, 0.28/0.28 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.37/0.37 sec, 0.57/0.57 sec, 2.12/2.12 sec )
[LOG] Total clause minimization time: 5.64/5 sec (0.05/0.05 sec, 0.05/0.05 sec, 0.27/0.27 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.08/0.08 sec, 0.14/0.14 sec, 0.19/0.19 sec, 0.34/0.34 sec, 0.21/0.21 sec, 0.38/0.38 sec, 0.79/0.79 sec, 1.43/1.43 sec, 1.32/1.32 sec )
[LOG] Total clause size reduction: 71839 --> 1685 (1664 --> 4, 386 --> 1, 8624 --> 89, 2100 --> 10, 1144 --> 7, 2168 --> 10, 1032 --> 6, 2196 --> 18, 6780 --> 109, 648 --> 4, 5824 --> 118, 16856 --> 596, 20865 --> 694, 1552 --> 19 )
[LOG] Average clause size reduction: 210.672 --> 4.94135 (332.8 --> 0.8, 193 --> 0.5, 297.379 --> 3.06897, 262.5 --> 1.25, 228.8 --> 1.4, 240.889 --> 1.11111, 206.4 --> 1.2, 219.6 --> 1.8, 218.71 --> 3.51613, 162 --> 1, 200.828 --> 4.06897, 193.747 --> 6.85057, 193.194 --> 6.42593, 172.444 --> 2.11111 )
[LOG] Overall execution time: 10.8 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.25 sec (Real time) / 10.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.39 sec (Real time) / 7.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1864 11 43 1 1797
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 10.61 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1192 AND gates.
[LOG] Size after ABC: 934 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.3/10 sec (0.13/0 sec, 0.19/0 sec, 0.33/1 sec, 0.33/0 sec, 0.35/0 sec, 0.43/1 sec, 0.4/0 sec, 0.47/1 sec, 0.89/0 sec, 0.47/1 sec, 0.91/1 sec, 0.68/1 sec, 1.5/1 sec, 1.87/2 sec, 1.35/1 sec )
[LOG] Nr of iterations: 326 (6, 3, 26, 11, 6, 14, 9, 11, 30, 8, 37, 2, 56, 58, 49 )
[LOG] Total clause computation time: 4.19/1 sec (0.05/0.05 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.15/0.15 sec, 0.14/0.14 sec, 0.15/0.15 sec, 0.36/0.36 sec, 0.11/0.11 sec, 0.29/0.29 sec, 0.2/0.2 sec, 0.55/0.55 sec, 1.16/1.16 sec, 0.61/0.61 sec )
[LOG] Total clause minimization time: 5.93/9 sec (0.07/0.07 sec, 0.08/0.08 sec, 0.22/0.22 sec, 0.2/0.2 sec, 0.23/0.23 sec, 0.27/0.27 sec, 0.25/0.25 sec, 0.31/0.31 sec, 0.52/0.52 sec, 0.35/0.35 sec, 0.62/0.62 sec, 0.47/0.47 sec, 0.93/0.93 sec, 0.7/0.7 sec, 0.71/0.71 sec )
[LOG] Total clause size reduction: 76439 --> 1034 (2290 --> 5, 848 --> 2, 8400 --> 61, 3260 --> 26, 1575 --> 7, 3900 --> 20, 2296 --> 23, 2730 --> 14, 7395 --> 105, 1687 --> 10, 8388 --> 176, 223 --> 2, 11550 --> 252, 11913 --> 208, 9984 --> 123 )
[LOG] Average clause size reduction: 234.475 --> 3.17178 (381.667 --> 0.833333, 282.667 --> 0.666667, 323.077 --> 2.34615, 296.364 --> 2.36364, 262.5 --> 1.16667, 278.571 --> 1.42857, 255.111 --> 2.55556, 248.182 --> 1.27273, 246.5 --> 3.5, 210.875 --> 1.25, 226.703 --> 4.75676, 111.5 --> 1, 206.25 --> 4.5, 205.397 --> 3.58621, 203.755 --> 2.5102 )
[LOG] Overall execution time: 10.61 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.95 sec (Real time) / 10.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.53 sec (Real time) / 5.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1402 12 46 1 1330
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 34.37 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 1527 new AND gates.
[LOG] Size before ABC: 1970 AND gates.
[LOG] Size after ABC: 1526 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 33.9/33 sec (0.22/0 sec, 0.29/0 sec, 0.59/1 sec, 0.59/1 sec, 0.58/0 sec, 0.65/1 sec, 0.63/0 sec, 0.78/0 sec, 1.92/2 sec, 0.99/1 sec, 2.9/3 sec, 1.46/2 sec, 1.25/1 sec, 6.05/6 sec, 4.94/5 sec, 5.06/5 sec, 5/5 sec )
[LOG] Nr of iterations: 471 (3, 2, 35, 11, 12, 10, 8, 11, 46, 11, 45, 15, 7, 104, 61, 77, 13 )
[LOG] Total clause computation time: 12.11/12 sec (0.08/0.08 sec, 0.16/0.16 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.16/0.16 sec, 0.24/0.24 sec, 0.21/0.21 sec, 0.26/0.26 sec, 0.73/0.73 sec, 0.44/0.44 sec, 0.58/0.58 sec, 0.49/0.49 sec, 0.43/0.43 sec, 2.53/2.53 sec, 1.8/1.8 sec, 1.91/1.91 sec, 1.7/1.7 sec )
[LOG] Total clause minimization time: 21.49/21 sec (0.11/0.11 sec, 0.12/0.12 sec, 0.37/0.37 sec, 0.39/0.39 sec, 0.4/0.4 sec, 0.39/0.39 sec, 0.41/0.41 sec, 0.5/0.5 sec, 1.17/1.17 sec, 0.53/0.53 sec, 2.3/2.3 sec, 0.95/0.95 sec, 0.81/0.81 sec, 3.51/3.51 sec, 3.12/3.12 sec, 3.14/3.14 sec, 3.27/3.27 sec )
[LOG] Total clause size reduction: 120077 --> 1770 (1026 --> 2, 475 --> 1, 12988 --> 106, 3660 --> 25, 3883 --> 16, 3060 --> 11, 2289 --> 8, 3120 --> 13, 13230 --> 207, 2800 --> 13, 11968 --> 196, 3612 --> 23, 1488 --> 8, 23278 --> 607, 13500 --> 244, 17024 --> 266, 2676 --> 24 )
[LOG] Average clause size reduction: 254.941 --> 3.75796 (342 --> 0.666667, 237.5 --> 0.5, 371.086 --> 3.02857, 332.727 --> 2.27273, 323.583 --> 1.33333, 306 --> 1.1, 286.125 --> 1, 283.636 --> 1.18182, 287.609 --> 4.5, 254.545 --> 1.18182, 265.956 --> 4.35556, 240.8 --> 1.53333, 212.571 --> 1.14286, 223.827 --> 5.83654, 221.311 --> 4, 221.091 --> 3.45455, 205.846 --> 1.84615 )
[LOG] Overall execution time: 34.37 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 34.83 sec (Real time) / 34.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.95 sec (Real time) / 12.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2049 13 50 1 1970
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 26.03 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 997 new AND gates.
[LOG] Size before ABC: 1272 AND gates.
[LOG] Size after ABC: 996 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.48/26 sec (0.3/1 sec, 0.31/0 sec, 0.22/0 sec, 1.09/1 sec, 1.13/2 sec, 0.76/0 sec, 0.85/1 sec, 1.04/1 sec, 1.01/1 sec, 0.84/1 sec, 1.17/1 sec, 1.31/2 sec, 1.13/1 sec, 1.41/1 sec, 1.57/2 sec, 2.12/2 sec, 4.19/4 sec, 5.03/5 sec )
[LOG] Nr of iterations: 341 (7, 3, 2, 39, 25, 5, 7, 14, 11, 12, 15, 13, 16, 12, 21, 73, 33, 33 )
[LOG] Total clause computation time: 9.26/8 sec (0.13/0.13 sec, 0.15/0.15 sec, 0.08/0.08 sec, 0.35/0.35 sec, 0.45/0.45 sec, 0.26/0.26 sec, 0.29/0.29 sec, 0.3/0.3 sec, 0.28/0.28 sec, 0.35/0.35 sec, 0.4/0.4 sec, 0.39/0.39 sec, 0.36/0.36 sec, 0.25/0.25 sec, 0.25/0.25 sec, 1.18/1.18 sec, 1.73/1.73 sec, 2.06/2.06 sec )
[LOG] Total clause minimization time: 15.93/17 sec (0.15/0.15 sec, 0.15/0.15 sec, 0.13/0.13 sec, 0.73/0.73 sec, 0.66/0.66 sec, 0.48/0.48 sec, 0.54/0.54 sec, 0.73/0.73 sec, 0.71/0.71 sec, 0.48/0.48 sec, 0.75/0.75 sec, 0.9/0.9 sec, 0.76/0.76 sec, 1.14/1.14 sec, 1.31/1.31 sec, 0.93/0.93 sec, 2.43/2.43 sec, 2.95/2.95 sec )
[LOG] Total clause size reduction: 98164 --> 1050 (2928 --> 7, 974 --> 2, 481 --> 1, 17138 --> 181, 10632 --> 94, 1408 --> 5, 2052 --> 9, 4277 --> 19, 3170 --> 14, 3333 --> 17, 4074 --> 27, 3348 --> 28, 3990 --> 25, 2783 --> 26, 4880 --> 61, 17496 --> 248, 7616 --> 183, 7584 --> 103 )
[LOG] Average clause size reduction: 287.871 --> 3.07918 (418.286 --> 1, 324.667 --> 0.666667, 240.5 --> 0.5, 439.436 --> 4.64103, 425.28 --> 3.76, 281.6 --> 1, 293.143 --> 1.28571, 305.5 --> 1.35714, 288.182 --> 1.27273, 277.75 --> 1.41667, 271.6 --> 1.8, 257.538 --> 2.15385, 249.375 --> 1.5625, 231.917 --> 2.16667, 232.381 --> 2.90476, 239.671 --> 3.39726, 230.788 --> 5.54545, 229.818 --> 3.12121 )
[LOG] Overall execution time: 26.03 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.41 sec (Real time) / 25.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.00 sec (Real time) / 8.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1556 14 53 1 1472
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 29.96 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 914 new AND gates.
[LOG] Size before ABC: 1103 AND gates.
[LOG] Size after ABC: 913 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 29.12/29 sec (0.39/0 sec, 0.39/0 sec, 0.28/1 sec, 1.56/1 sec, 1.91/2 sec, 1.07/1 sec, 1.2/1 sec, 1.06/1 sec, 1.05/2 sec, 0.91/0 sec, 0.98/1 sec, 1.43/2 sec, 1.24/1 sec, 1.47/2 sec, 1.56/1 sec, 2.47/3 sec, 1.67/1 sec, 4.15/4 sec, 4.33/5 sec )
[LOG] Nr of iterations: 329 (9, 4, 2, 26, 28, 8, 9, 15, 13, 10, 10, 6, 11, 14, 8, 18, 63, 33, 42 )
[LOG] Total clause computation time: 9.34/14 sec (0.18/0.18 sec, 0.18/0.18 sec, 0.11/0.11 sec, 0.47/0.47 sec, 0.41/0.41 sec, 0.38/0.38 sec, 0.3/0.3 sec, 0.3/0.3 sec, 0.32/0.32 sec, 0.3/0.3 sec, 0.42/0.42 sec, 0.41/0.41 sec, 0.38/0.38 sec, 0.41/0.41 sec, 0.25/0.25 sec, 0.4/0.4 sec, 0.98/0.98 sec, 1.41/1.41 sec, 1.73/1.73 sec )
[LOG] Total clause minimization time: 19.45/14 sec (0.2/0.2 sec, 0.19/0.19 sec, 0.15/0.15 sec, 1.08/1.08 sec, 1.49/1.49 sec, 0.68/0.68 sec, 0.88/0.88 sec, 0.74/0.74 sec, 0.71/0.71 sec, 0.59/0.59 sec, 0.54/0.54 sec, 1/1 sec, 0.84/0.84 sec, 1.04/1.04 sec, 1.3/1.3 sec, 2.05/2.05 sec, 0.67/0.67 sec, 2.72/2.72 sec, 2.58/2.58 sec )
[LOG] Total clause size reduction: 100387 --> 870 (4176 --> 9, 1563 --> 3, 515 --> 1, 12125 --> 92, 12879 --> 102, 2646 --> 8, 2944 --> 11, 4970 --> 22, 4116 --> 18, 2961 --> 16, 2853 --> 16, 1525 --> 9, 2930 --> 18, 3640 --> 30, 1869 --> 13, 4386 --> 32, 15934 --> 204, 8064 --> 147, 10291 --> 119 )
[LOG] Average clause size reduction: 305.128 --> 2.64438 (464 --> 1, 390.75 --> 0.75, 257.5 --> 0.5, 466.346 --> 3.53846, 459.964 --> 3.64286, 330.75 --> 1, 327.111 --> 1.22222, 331.333 --> 1.46667, 316.615 --> 1.38462, 296.1 --> 1.6, 285.3 --> 1.6, 254.167 --> 1.5, 266.364 --> 1.63636, 260 --> 2.14286, 233.625 --> 1.625, 243.667 --> 1.77778, 252.921 --> 3.2381, 244.364 --> 4.45455, 245.024 --> 2.83333 )
[LOG] Overall execution time: 29.96 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 30.31 sec (Real time) / 29.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.11 sec (Real time) / 10.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1513 15 56 1 1424
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 52.36 sec CPU time.
[LOG] Relation determinization time: 53 sec real time.
[LOG] Final circuit size: 1270 new AND gates.
[LOG] Size before ABC: 1565 AND gates.
[LOG] Size after ABC: 1270 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 51.65/51 sec (0.4/0 sec, 0.41/0 sec, 0.32/1 sec, 2.16/2 sec, 2.48/2 sec, 1.14/1 sec, 3.31/4 sec, 2.14/2 sec, 2.08/2 sec, 2.88/3 sec, 2.15/2 sec, 2.03/2 sec, 2/2 sec, 1.86/2 sec, 4.14/4 sec, 1.9/2 sec, 2.89/3 sec, 3.7/4 sec, 7.45/7 sec, 6.21/6 sec )
[LOG] Nr of iterations: 419 (9, 3, 4, 35, 32, 8, 13, 8, 11, 12, 17, 11, 9, 23, 12, 12, 110, 34, 35, 21 )
[LOG] Total clause computation time: 15.58/16 sec (0.19/0.19 sec, 0.19/0.19 sec, 0.16/0.16 sec, 0.41/0.41 sec, 0.39/0.39 sec, 0.35/0.35 sec, 0.42/0.42 sec, 0.36/0.36 sec, 0.59/0.59 sec, 0.84/0.84 sec, 0.64/0.64 sec, 0.65/0.65 sec, 0.57/0.57 sec, 0.47/0.47 sec, 0.56/0.56 sec, 0.47/0.47 sec, 1.74/1.74 sec, 0.72/0.72 sec, 3.68/3.68 sec, 2.18/2.18 sec )
[LOG] Total clause minimization time: 35.63/35 sec (0.19/0.19 sec, 0.2/0.2 sec, 0.15/0.15 sec, 1.72/1.72 sec, 2.06/2.06 sec, 0.78/0.78 sec, 2.87/2.87 sec, 1.77/1.77 sec, 1.47/1.47 sec, 2.02/2.02 sec, 1.49/1.49 sec, 1.36/1.36 sec, 1.41/1.41 sec, 1.37/1.37 sec, 3.56/3.56 sec, 1.41/1.41 sec, 1.12/1.12 sec, 2.95/2.95 sec, 3.73/3.73 sec, 4/4 sec )
[LOG] Total clause size reduction: 136909 --> 1309 (4464 --> 14, 1114 --> 2, 1653 --> 3, 17714 --> 167, 15903 --> 125, 2835 --> 9, 4728 --> 32, 2667 --> 11, 3690 --> 14, 3905 --> 19, 5488 --> 28, 3310 --> 20, 2552 --> 13, 6754 --> 48, 3234 --> 28, 3091 --> 21, 30520 --> 437, 8943 --> 78, 9044 --> 155, 5300 --> 85 )
[LOG] Average clause size reduction: 326.752 --> 3.12411 (496 --> 1.55556, 371.333 --> 0.666667, 413.25 --> 0.75, 506.114 --> 4.77143, 496.969 --> 3.90625, 354.375 --> 1.125, 363.692 --> 2.46154, 333.375 --> 1.375, 335.455 --> 1.27273, 325.417 --> 1.58333, 322.824 --> 1.64706, 300.909 --> 1.81818, 283.556 --> 1.44444, 293.652 --> 2.08696, 269.5 --> 2.33333, 257.583 --> 1.75, 277.455 --> 3.97273, 263.029 --> 2.29412, 258.4 --> 4.42857, 252.381 --> 4.04762 )
[LOG] Overall execution time: 52.36 sec CPU time.
[LOG] Overall execution time: 53 sec real time.
Synthesis time: 52.77 sec (Real time) / 52.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.08 sec (Real time) / 22.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1912 16 59 1 1817
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 54.14 sec CPU time.
[LOG] Relation determinization time: 55 sec real time.
[LOG] Final circuit size: 1489 new AND gates.
[LOG] Size before ABC: 1856 AND gates.
[LOG] Size after ABC: 1489 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 53.24/53 sec (0.51/1 sec, 0.59/0 sec, 0.41/1 sec, 2.17/2 sec, 1.27/1 sec, 1.47/2 sec, 1.57/1 sec, 1.72/2 sec, 3.13/3 sec, 3.37/3 sec, 2.05/2 sec, 1.62/2 sec, 1.91/2 sec, 2.5/2 sec, 2.74/3 sec, 1.95/2 sec, 3.12/3 sec, 3.75/4 sec, 4.48/5 sec, 6.07/6 sec, 6.84/6 sec )
[LOG] Nr of iterations: 499 (8, 5, 3, 41, 25, 6, 10, 10, 11, 13, 15, 14, 14, 15, 10, 14, 117, 35, 33, 30, 70 )
[LOG] Total clause computation time: 18.73/18 sec (0.24/0.24 sec, 0.28/0.28 sec, 0.17/0.17 sec, 0.58/0.58 sec, 0.43/0.43 sec, 0.5/0.5 sec, 0.54/0.54 sec, 0.48/0.48 sec, 0.62/0.62 sec, 0.92/0.92 sec, 0.79/0.79 sec, 0.54/0.54 sec, 0.55/0.55 sec, 0.92/0.92 sec, 1.45/1.45 sec, 0.63/0.63 sec, 1.66/1.66 sec, 0.85/0.85 sec, 2.12/2.12 sec, 2.09/2.09 sec, 2.37/2.37 sec )
[LOG] Total clause minimization time: 33.97/34 sec (0.25/0.25 sec, 0.28/0.28 sec, 0.22/0.22 sec, 1.56/1.56 sec, 0.8/0.8 sec, 0.95/0.95 sec, 1.01/1.01 sec, 1.22/1.22 sec, 2.49/2.49 sec, 2.43/2.43 sec, 1.24/1.24 sec, 1.06/1.06 sec, 1.34/1.34 sec, 1.56/1.56 sec, 1.25/1.25 sec, 1.3/1.3 sec, 1.42/1.42 sec, 2.86/2.86 sec, 2.34/2.34 sec, 3.96/3.96 sec, 4.43/4.43 sec )
[LOG] Total clause size reduction: 169072 --> 1585 (4144 --> 10, 2364 --> 5, 1170 --> 2, 22200 --> 177, 13128 --> 118, 2155 --> 8, 3780 --> 11, 3663 --> 11, 3950 --> 17, 4572 --> 27, 5166 --> 24, 4641 --> 30, 4485 --> 48, 4662 --> 25, 2889 --> 35, 4004 --> 28, 35612 --> 500, 9996 --> 77, 9120 --> 73, 8120 --> 136, 19251 --> 223 )
[LOG] Average clause size reduction: 338.822 --> 3.17635 (518 --> 1.25, 472.8 --> 1, 390 --> 0.666667, 541.463 --> 4.31707, 525.12 --> 4.72, 359.167 --> 1.33333, 378 --> 1.1, 366.3 --> 1.1, 359.091 --> 1.54545, 351.692 --> 2.07692, 344.4 --> 1.6, 331.5 --> 2.14286, 320.357 --> 3.42857, 310.8 --> 1.66667, 288.9 --> 3.5, 286 --> 2, 304.376 --> 4.2735, 285.6 --> 2.2, 276.364 --> 2.21212, 270.667 --> 4.53333, 275.014 --> 3.18571 )
[LOG] Overall execution time: 54.14 sec CPU time.
[LOG] Overall execution time: 55 sec real time.
Synthesis time: 54.58 sec (Real time) / 53.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.92 sec (Real time) / 25.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2171 17 62 1 2071
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 89.56 sec CPU time.
[LOG] Relation determinization time: 90 sec real time.
[LOG] Final circuit size: 1561 new AND gates.
[LOG] Size before ABC: 1943 AND gates.
[LOG] Size after ABC: 1561 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 88.31/88 sec (1.05/1 sec, 0.98/1 sec, 0.72/0 sec, 3.02/3 sec, 2.24/3 sec, 2.11/2 sec, 2.77/3 sec, 4.19/4 sec, 3.67/3 sec, 3.38/4 sec, 2.69/2 sec, 4.73/5 sec, 5/5 sec, 3.19/3 sec, 4/4 sec, 2.58/3 sec, 4.24/4 sec, 3.28/4 sec, 4.47/4 sec, 10.23/10 sec, 10.86/11 sec, 8.91/9 sec )
[LOG] Nr of iterations: 542 (9, 9, 5, 36, 29, 9, 8, 9, 13, 11, 12, 13, 14, 17, 9, 17, 91, 39, 43, 11, 85, 53 )
[LOG] Total clause computation time: 29.24/25 sec (0.5/0.5 sec, 0.48/0.48 sec, 0.34/0.34 sec, 0.9/0.9 sec, 0.75/0.75 sec, 0.6/0.6 sec, 0.63/0.63 sec, 0.84/0.84 sec, 1.09/1.09 sec, 0.81/0.81 sec, 1.04/1.04 sec, 0.97/0.97 sec, 2.04/2.04 sec, 0.89/0.89 sec, 0.82/0.82 sec, 0.85/0.85 sec, 1.53/1.53 sec, 0.75/0.75 sec, 0.97/0.97 sec, 5.37/5.37 sec, 3.97/3.97 sec, 3.1/3.1 sec )
[LOG] Total clause minimization time: 58.31/62 sec (0.52/0.52 sec, 0.47/0.47 sec, 0.35/0.35 sec, 2.09/2.09 sec, 1.45/1.45 sec, 1.47/1.47 sec, 2.11/2.11 sec, 3.32/3.32 sec, 2.53/2.53 sec, 2.54/2.54 sec, 1.62/1.62 sec, 3.73/3.73 sec, 2.93/2.93 sec, 2.26/2.26 sec, 3.15/3.15 sec, 1.7/1.7 sec, 2.67/2.67 sec, 2.5/2.5 sec, 3.47/3.47 sec, 4.83/4.83 sec, 6.84/6.84 sec, 5.76/5.76 sec )
[LOG] Total clause size reduction: 194491 --> 1659 (5008 --> 11, 5000 --> 19, 2476 --> 4, 20615 --> 168, 16268 --> 98, 3656 --> 9, 3122 --> 8, 3464 --> 10, 5052 --> 19, 4070 --> 25, 4345 --> 19, 4596 --> 19, 4823 --> 31, 5744 --> 30, 2776 --> 18, 5360 --> 29, 30060 --> 428, 12198 --> 97, 12936 --> 108, 2990 --> 20, 24696 --> 282, 15236 --> 207 )
[LOG] Average clause size reduction: 358.839 --> 3.06089 (556.444 --> 1.22222, 555.556 --> 2.11111, 495.2 --> 0.8, 572.639 --> 4.66667, 560.966 --> 3.37931, 406.222 --> 1, 390.25 --> 1, 384.889 --> 1.11111, 388.615 --> 1.46154, 370 --> 2.27273, 362.083 --> 1.58333, 353.538 --> 1.46154, 344.5 --> 2.21429, 337.882 --> 1.76471, 308.444 --> 2, 315.294 --> 1.70588, 330.33 --> 4.7033, 312.769 --> 2.48718, 300.837 --> 2.51163, 271.818 --> 1.81818, 290.541 --> 3.31765, 287.472 --> 3.90566 )
[LOG] Overall execution time: 89.57 sec CPU time.
[LOG] Overall execution time: 90 sec real time.
Synthesis time: 90.01 sec (Real time) / 88.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 43.57 sec (Real time) / 43.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2283 18 65 1 2178
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 99.51 sec CPU time.
[LOG] Relation determinization time: 100 sec real time.
[LOG] Final circuit size: 2985 new AND gates.
[LOG] Size before ABC: 3723 AND gates.
[LOG] Size after ABC: 2985 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 98.19/98 sec (0.9/1 sec, 0.85/1 sec, 0.59/0 sec, 2.67/3 sec, 2.76/3 sec, 2.63/2 sec, 4.14/5 sec, 4.05/4 sec, 4.67/4 sec, 4.09/4 sec, 4.56/5 sec, 3/3 sec, 3.11/3 sec, 3.35/3 sec, 3.01/3 sec, 4.65/5 sec, 5.46/6 sec, 4.07/4 sec, 3.28/3 sec, 5.05/5 sec, 5.03/5 sec, 9.88/10 sec, 16.39/16 sec )
[LOG] Nr of iterations: 695 (9, 6, 3, 45, 21, 10, 11, 9, 7, 23, 9, 11, 10, 20, 10, 10, 76, 43, 48, 9, 9, 260, 36 )
[LOG] Total clause computation time: 39.18/42 sec (0.42/0.42 sec, 0.41/0.41 sec, 0.27/0.27 sec, 0.69/0.69 sec, 0.8/0.8 sec, 1.08/1.08 sec, 1.19/1.19 sec, 1.16/1.16 sec, 1.46/1.46 sec, 1.7/1.7 sec, 1.51/1.51 sec, 1.34/1.34 sec, 1.3/1.3 sec, 1.22/1.22 sec, 1.29/1.29 sec, 1.45/1.45 sec, 2.84/2.84 sec, 1.17/1.17 sec, 1.02/1.02 sec, 1.26/1.26 sec, 1.32/1.32 sec, 3.99/3.99 sec, 10.29/10.29 sec )
[LOG] Total clause minimization time: 58.24/56 sec (0.45/0.45 sec, 0.41/0.41 sec, 0.29/0.29 sec, 1.96/1.96 sec, 1.94/1.94 sec, 1.52/1.52 sec, 2.92/2.92 sec, 2.87/2.87 sec, 3.18/3.18 sec, 2.36/2.36 sec, 3.02/3.02 sec, 1.64/1.64 sec, 1.77/1.77 sec, 2.1/2.1 sec, 1.69/1.69 sec, 3.15/3.15 sec, 2.58/2.58 sec, 2.86/2.86 sec, 2.23/2.23 sec, 3.76/3.76 sec, 3.67/3.67 sec, 5.82/5.82 sec, 6.05/6.05 sec )
[LOG] Total clause size reduction: 252450 --> 3420 (5280 --> 15, 3295 --> 9, 1306 --> 2, 27412 --> 210, 12300 --> 69, 4347 --> 10, 4720 --> 17, 3672 --> 11, 2682 --> 9, 9526 --> 46, 3368 --> 13, 4090 --> 16, 3573 --> 14, 7315 --> 28, 3357 --> 19, 3249 --> 20, 27000 --> 358, 14616 --> 107, 15745 --> 115, 2576 --> 27, 2504 --> 25, 79772 --> 2133, 10745 --> 147 )
[LOG] Average clause size reduction: 363.237 --> 4.92086 (586.667 --> 1.66667, 549.167 --> 1.5, 435.333 --> 0.666667, 609.156 --> 4.66667, 585.714 --> 3.28571, 434.7 --> 1, 429.091 --> 1.54545, 408 --> 1.22222, 383.143 --> 1.28571, 414.174 --> 2, 374.222 --> 1.44444, 371.818 --> 1.45455, 357.3 --> 1.4, 365.75 --> 1.4, 335.7 --> 1.9, 324.9 --> 2, 355.263 --> 4.71053, 339.907 --> 2.48837, 328.021 --> 2.39583, 286.222 --> 3, 278.222 --> 2.77778, 306.815 --> 8.20385, 298.472 --> 4.08333 )
[LOG] Overall execution time: 99.52 sec CPU time.
[LOG] Overall execution time: 100 sec real time.
Synthesis time: 100.24 sec (Real time) / 99.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.87 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 51.96 sec (Real time) / 51.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 3747 19 68 1 3637
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 131.52 sec CPU time.
[LOG] Relation determinization time: 132 sec real time.
[LOG] Final circuit size: 1621 new AND gates.
[LOG] Size before ABC: 2065 AND gates.
[LOG] Size after ABC: 1621 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 129.75/130 sec (1.4/1 sec, 1.33/1 sec, 0.91/1 sec, 4.4/5 sec, 5.43/5 sec, 3.49/4 sec, 4.5/4 sec, 4.89/5 sec, 6.97/7 sec, 4.56/5 sec, 4.98/5 sec, 4.12/4 sec, 3.69/3 sec, 6.1/7 sec, 4.06/4 sec, 4.52/4 sec, 7.69/8 sec, 5.74/6 sec, 4.82/4 sec, 6.69/7 sec, 6.85/7 sec, 7.83/8 sec, 12.79/13 sec, 11.99/12 sec )
[LOG] Nr of iterations: 553 (10, 4, 4, 23, 39, 7, 8, 13, 9, 16, 9, 10, 12, 11, 10, 12, 65, 11, 68, 12, 12, 19, 96, 73 )
[LOG] Total clause computation time: 36.34/37 sec (0.62/0.62 sec, 0.65/0.65 sec, 0.45/0.45 sec, 1.67/1.67 sec, 0.85/0.85 sec, 0.87/0.87 sec, 0.97/0.97 sec, 1.02/1.02 sec, 1.22/1.22 sec, 1.72/1.72 sec, 1.17/1.17 sec, 1.22/1.22 sec, 1.23/1.23 sec, 1.05/1.05 sec, 1.28/1.28 sec, 1/1 sec, 2.07/2.07 sec, 0.92/0.92 sec, 1.31/1.31 sec, 1.44/1.44 sec, 1.33/1.33 sec, 0.55/0.55 sec, 7.11/7.11 sec, 4.62/4.62 sec )
[LOG] Total clause minimization time: 92.46/93 sec (0.75/0.75 sec, 0.63/0.63 sec, 0.42/0.42 sec, 2.69/2.69 sec, 4.54/4.54 sec, 2.59/2.59 sec, 3.49/3.49 sec, 3.84/3.84 sec, 5.71/5.71 sec, 2.8/2.8 sec, 3.77/3.77 sec, 2.87/2.87 sec, 2.43/2.43 sec, 5.01/5.01 sec, 2.74/2.74 sec, 3.49/3.49 sec, 5.56/5.56 sec, 4.77/4.77 sec, 3.48/3.48 sec, 5.21/5.21 sec, 5.48/5.48 sec, 7.24/7.24 sec, 5.64/5.64 sec, 7.31/7.31 sec )
[LOG] Total clause size reduction: 216454 --> 1738 (6246 --> 9, 2079 --> 3, 2061 --> 3, 14454 --> 84, 24662 --> 201, 3054 --> 8, 3486 --> 9, 5820 --> 19, 3784 --> 13, 6885 --> 51, 3576 --> 17, 3915 --> 38, 4653 --> 19, 4110 --> 19, 3591 --> 14, 4257 --> 28, 24704 --> 280, 3740 --> 18, 24254 --> 207, 3839 --> 26, 3696 --> 25, 5886 --> 43, 30590 --> 384, 23112 --> 220 )
[LOG] Average clause size reduction: 391.418 --> 3.14286 (624.6 --> 0.9, 519.75 --> 0.75, 515.25 --> 0.75, 628.435 --> 3.65217, 632.359 --> 5.15385, 436.286 --> 1.14286, 435.75 --> 1.125, 447.692 --> 1.46154, 420.444 --> 1.44444, 430.312 --> 3.1875, 397.333 --> 1.88889, 391.5 --> 3.8, 387.75 --> 1.58333, 373.636 --> 1.72727, 359.1 --> 1.4, 354.75 --> 2.33333, 380.062 --> 4.30769, 340 --> 1.63636, 356.676 --> 3.04412, 319.917 --> 2.16667, 308 --> 2.08333, 309.789 --> 2.26316, 318.646 --> 4, 316.603 --> 3.0137 )
[LOG] Overall execution time: 131.54 sec CPU time.
[LOG] Overall execution time: 132 sec real time.
Synthesis time: 132.00 sec (Real time) / 130.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 169.03 sec (Real time) / 168.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2423 20 71 1 2308
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.29 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 80 new AND gates.
[LOG] Size before ABC: 117 AND gates.
[LOG] Size after ABC: 78 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.27/0 sec (0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.08/0 sec, 0.06/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 39 (12, 10, 4, 2, 8, 3 )
[LOG] Total clause computation time: 0.1/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.15/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 3983 --> 66 (1463 --> 24, 1125 --> 20, 333 --> 5, 109 --> 0, 749 --> 14, 204 --> 3 )
[LOG] Average clause size reduction: 102.128 --> 1.69231 (121.917 --> 2, 112.5 --> 2, 83.25 --> 1.25, 54.5 --> 0, 93.625 --> 1.75, 68 --> 1 )
[LOG] Overall execution time: 0.29 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 250 5 23 1 218
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 1.4 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 218 new AND gates.
[LOG] Size before ABC: 260 AND gates.
[LOG] Size after ABC: 218 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.37/1 sec (0.12/0 sec, 0.14/0 sec, 0.23/0 sec, 0.22/0 sec, 0.2/0 sec, 0.32/1 sec, 0.14/0 sec )
[LOG] Nr of iterations: 82 (16, 25, 6, 5, 6, 21, 3 )
[LOG] Total clause computation time: 0.64/1 sec (0.08/0.08 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.11/0.11 sec, 0.23/0.23 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 0.69/0 sec (0.04/0.04 sec, 0.08/0.08 sec, 0.14/0.14 sec, 0.19/0.19 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 10957 --> 178 (2505 --> 36, 3816 --> 70, 710 --> 9, 524 --> 6, 640 --> 6, 2520 --> 48, 242 --> 3 )
[LOG] Average clause size reduction: 133.622 --> 2.17073 (156.562 --> 2.25, 152.64 --> 2.8, 118.333 --> 1.5, 104.8 --> 1.2, 106.667 --> 1, 120 --> 2.28571, 80.6667 --> 1 )
[LOG] Overall execution time: 1.4 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.62 sec (Real time) / 1.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.65 sec (Real time) / 1.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 425 6 26 1 386
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 3.62 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 366 new AND gates.
[LOG] Size before ABC: 424 AND gates.
[LOG] Size after ABC: 364 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.55/4 sec (0.3/0 sec, 0.39/1 sec, 0.3/0 sec, 0.3/0 sec, 0.51/1 sec, 0.37/0 sec, 0.62/1 sec, 0.47/0 sec, 0.29/1 sec )
[LOG] Nr of iterations: 113 (22, 28, 6, 10, 10, 6, 4, 25, 2 )
[LOG] Total clause computation time: 1.42/3 sec (0.06/0.06 sec, 0.21/0.21 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.3/0.3 sec, 0.06/0.06 sec, 0.16/0.16 sec, 0.21/0.21 sec, 0.2/0.2 sec )
[LOG] Total clause minimization time: 2.09/1 sec (0.24/0.24 sec, 0.18/0.18 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.2/0.2 sec, 0.31/0.31 sec, 0.45/0.45 sec, 0.26/0.26 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 18015 --> 319 (4326 --> 92, 5346 --> 96, 875 --> 7, 1440 --> 17, 1359 --> 15, 720 --> 11, 429 --> 5, 3384 --> 75, 136 --> 1 )
[LOG] Average clause size reduction: 159.425 --> 2.82301 (196.636 --> 4.18182, 190.929 --> 3.42857, 145.833 --> 1.16667, 144 --> 1.7, 135.9 --> 1.5, 120 --> 1.83333, 107.25 --> 1.25, 135.36 --> 3, 68 --> 0.5 )
[LOG] Overall execution time: 3.62 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.88 sec (Real time) / 3.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.23 sec (Real time) / 2.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 610 7 30 1 566
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 8.39 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 836 new AND gates.
[LOG] Size before ABC: 1028 AND gates.
[LOG] Size after ABC: 834 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.14/8 sec (0.16/0 sec, 0.15/0 sec, 0.54/0 sec, 0.52/1 sec, 0.5/0 sec, 0.64/1 sec, 1.53/2 sec, 1.47/1 sec, 1.45/2 sec, 1.18/1 sec )
[LOG] Nr of iterations: 235 (2, 2, 39, 16, 14, 15, 43, 52, 35, 17 )
[LOG] Total clause computation time: 2.86/3 sec (0.06/0.06 sec, 0.08/0.08 sec, 0.21/0.21 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.53/0.53 sec, 0.41/0.41 sec, 0.72/0.72 sec, 0.45/0.45 sec )
[LOG] Total clause minimization time: 5.14/5 sec (0.09/0.09 sec, 0.06/0.06 sec, 0.32/0.32 sec, 0.4/0.4 sec, 0.36/0.36 sec, 0.47/0.47 sec, 0.97/0.97 sec, 1.05/1.05 sec, 0.71/0.71 sec, 0.71/0.71 sec )
[LOG] Total clause size reduction: 39135 --> 907 (276 --> 1, 258 --> 1, 8132 --> 155, 3060 --> 50, 2483 --> 39, 2548 --> 34, 6888 --> 202, 7956 --> 270, 5134 --> 116, 2400 --> 39 )
[LOG] Average clause size reduction: 166.532 --> 3.85957 (138 --> 0.5, 129 --> 0.5, 208.513 --> 3.97436, 191.25 --> 3.125, 177.357 --> 2.78571, 169.867 --> 2.26667, 160.186 --> 4.69767, 153 --> 5.19231, 146.686 --> 3.31429, 141.176 --> 2.29412 )
[LOG] Overall execution time: 8.39 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.71 sec (Real time) / 8.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.81 sec (Real time) / 22.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1120 8 33 1 1071
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 49.48 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 1566 new AND gates.
[LOG] Size before ABC: 2007 AND gates.
[LOG] Size after ABC: 1565 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 48.71/49 sec (0.67/1 sec, 0.62/0 sec, 1.54/2 sec, 2.49/2 sec, 1.99/2 sec, 2.8/3 sec, 2.54/3 sec, 4.95/5 sec, 4.79/4 sec, 8.44/9 sec, 9.41/9 sec, 8.47/9 sec )
[LOG] Nr of iterations: 392 (4, 2, 38, 12, 17, 23, 12, 50, 71, 110, 37, 16 )
[LOG] Total clause computation time: 16.55/18 sec (0.19/0.19 sec, 0.38/0.38 sec, 0.59/0.59 sec, 0.49/0.49 sec, 0.41/0.41 sec, 0.75/0.75 sec, 0.52/0.52 sec, 2.1/2.1 sec, 1.91/1.91 sec, 3.52/3.52 sec, 2.91/2.91 sec, 2.78/2.78 sec )
[LOG] Total clause minimization time: 31.85/30 sec (0.47/0.47 sec, 0.22/0.22 sec, 0.94/0.94 sec, 1.99/1.99 sec, 1.56/1.56 sec, 2.01/2.01 sec, 2/2 sec, 2.78/2.78 sec, 2.86/2.86 sec, 4.88/4.88 sec, 6.47/6.47 sec, 5.67/5.67 sec )
[LOG] Total clause size reduction: 72574 --> 1861 (960 --> 3, 298 --> 1, 9398 --> 177, 2640 --> 43, 3648 --> 47, 4708 --> 68, 2255 --> 21, 9163 --> 287, 12530 --> 395, 18421 --> 671, 6048 --> 111, 2505 --> 37 )
[LOG] Average clause size reduction: 185.138 --> 4.74745 (240 --> 0.75, 149 --> 0.5, 247.316 --> 4.65789, 220 --> 3.58333, 214.588 --> 2.76471, 204.696 --> 2.95652, 187.917 --> 1.75, 183.26 --> 5.74, 176.479 --> 5.56338, 167.464 --> 6.1, 163.459 --> 3, 156.562 --> 2.3125 )
[LOG] Overall execution time: 49.48 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 49.91 sec (Real time) / 48.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 80.05 sec (Real time) / 79.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1895 9 37 1 1838
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 177.45 sec CPU time.
[LOG] Relation determinization time: 178 sec real time.
[LOG] Final circuit size: 2454 new AND gates.
[LOG] Size before ABC: 3154 AND gates.
[LOG] Size after ABC: 2454 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 174.85/175 sec (3.62/4 sec, 3.44/4 sec, 10.7/10 sec, 11.19/11 sec, 9.03/9 sec, 7.09/8 sec, 12.03/12 sec, 7.8/7 sec, 21.77/22 sec, 12.26/12 sec, 24.97/25 sec, 22.51/23 sec, 28.44/28 sec )
[LOG] Nr of iterations: 573 (4, 4, 41, 21, 31, 28, 22, 18, 64, 68, 54, 203, 15 )
[LOG] Total clause computation time: 54.08/53 sec (1.85/1.85 sec, 1.63/1.63 sec, 2.62/2.62 sec, 2.78/2.78 sec, 1.96/1.96 sec, 1.54/1.54 sec, 4.07/4.07 sec, 1.48/1.48 sec, 6.27/6.27 sec, 5.53/5.53 sec, 8.85/8.85 sec, 6.78/6.78 sec, 8.72/8.72 sec )
[LOG] Total clause minimization time: 120.08/119 sec (1.74/1.74 sec, 1.78/1.78 sec, 8.05/8.05 sec, 8.37/8.37 sec, 7.03/7.03 sec, 5.51/5.51 sec, 7.92/7.92 sec, 6.27/6.27 sec, 15.46/15.46 sec, 6.66/6.66 sec, 16.05/16.05 sec, 15.57/15.57 sec, 19.67/19.67 sec )
[LOG] Total clause size reduction: 115838 --> 2997 (1086 --> 4, 1008 --> 3, 11000 --> 160, 5320 --> 56, 7620 --> 118, 6534 --> 98, 4809 --> 64, 3740 --> 54, 12726 --> 409, 12998 --> 442, 9699 --> 216, 36764 --> 1334, 2534 --> 39 )
[LOG] Average clause size reduction: 202.161 --> 5.23037 (271.5 --> 1, 252 --> 0.75, 268.293 --> 3.90244, 253.333 --> 2.66667, 245.806 --> 3.80645, 233.357 --> 3.5, 218.591 --> 2.90909, 207.778 --> 3, 198.844 --> 6.39062, 191.147 --> 6.5, 179.611 --> 4, 181.103 --> 6.57143, 168.933 --> 2.6 )
[LOG] Overall execution time: 177.45 sec CPU time.
[LOG] Overall execution time: 178 sec real time.
Synthesis time: 178.04 sec (Real time) / 172.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 206.89 sec (Real time) / 206.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2826 10 40 1 2763
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 600.18 sec CPU time.
[LOG] Relation determinization time: 601 sec real time.
[LOG] Final circuit size: 3945 new AND gates.
[LOG] Size before ABC: 5190 AND gates.
[LOG] Size after ABC: 3944 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 592.58/593 sec (11.17/12 sec, 16.86/16 sec, 45.73/46 sec, 41.47/42 sec, 35.82/35 sec, 27.91/28 sec, 18.14/19 sec, 22.44/22 sec, 68.3/68 sec, 31.33/32 sec, 35.97/36 sec, 66.13/66 sec, 78.3/78 sec, 93.01/93 sec )
[LOG] Nr of iterations: 818 (2, 5, 46, 33, 38, 19, 27, 28, 73, 24, 66, 220, 228, 9 )
[LOG] Total clause computation time: 194.63/193 sec (4.1/4.1 sec, 4.32/4.32 sec, 8.46/8.46 sec, 9.74/9.74 sec, 8.97/8.97 sec, 8.63/8.63 sec, 8.94/8.94 sec, 10.71/10.71 sec, 14.47/14.47 sec, 20.53/20.53 sec, 16.8/16.8 sec, 27.42/27.42 sec, 27.28/27.28 sec, 24.26/24.26 sec )
[LOG] Total clause minimization time: 396.35/396 sec (7/7 sec, 12.47/12.47 sec, 37.19/37.19 sec, 31.65/31.65 sec, 26.74/26.74 sec, 19.21/19.21 sec, 9.12/9.12 sec, 11.64/11.64 sec, 53.71/53.71 sec, 10.7/10.7 sec, 19.08/19.08 sec, 38.46/38.46 sec, 50.72/50.72 sec, 68.66/68.66 sec )
[LOG] Total clause size reduction: 177623 --> 5022 (402 --> 1, 1488 --> 6, 13635 --> 229, 9472 --> 107, 10471 --> 121, 4842 --> 43, 6682 --> 76, 6588 --> 66, 16272 --> 524, 4991 --> 67, 13585 --> 504, 43143 --> 1682, 44492 --> 1576, 1560 --> 20 )
[LOG] Average clause size reduction: 217.143 --> 6.13936 (201 --> 0.5, 297.6 --> 1.2, 296.413 --> 4.97826, 287.03 --> 3.24242, 275.553 --> 3.18421, 254.842 --> 2.26316, 247.481 --> 2.81481, 235.286 --> 2.35714, 222.904 --> 7.17808, 207.958 --> 2.79167, 205.833 --> 7.63636, 196.105 --> 7.64545, 195.14 --> 6.91228, 173.333 --> 2.22222 )
[LOG] Overall execution time: 600.2 sec CPU time.
[LOG] Overall execution time: 601 sec real time.
Synthesis time: 601.08 sec (Real time) / 587.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.24 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 541.80 sec (Real time) / 541.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 4356 11 43 1 4289
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 4.59 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1107 new AND gates.
[LOG] Size before ABC: 1463 AND gates.
[LOG] Size after ABC: 1107 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.53/5 sec (0.13/0 sec, 0.12/0 sec, 0.28/1 sec, 0.51/0 sec, 0.23/0 sec, 0.73/1 sec, 0.76/1 sec, 1.77/2 sec )
[LOG] Nr of iterations: 258 (8, 5, 4, 5, 10, 13, 160, 53 )
[LOG] Total clause computation time: 2.22/2 sec (0.1/0.1 sec, 0.05/0.05 sec, 0.21/0.21 sec, 0.31/0.31 sec, 0.07/0.07 sec, 0.32/0.32 sec, 0.34/0.34 sec, 0.82/0.82 sec )
[LOG] Total clause minimization time: 2.27/3 sec (0.03/0.03 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.4/0.4 sec, 0.41/0.41 sec, 0.94/0.94 sec )
[LOG] Total clause size reduction: 31555 --> 1382 (1281 --> 15, 724 --> 11, 516 --> 4, 580 --> 7, 1206 --> 18, 1500 --> 39, 19716 --> 1029, 6032 --> 259 )
[LOG] Average clause size reduction: 122.306 --> 5.35659 (160.125 --> 1.875, 144.8 --> 2.2, 129 --> 1, 116 --> 1.4, 120.6 --> 1.8, 115.385 --> 3, 123.225 --> 6.43125, 113.811 --> 4.88679 )
[LOG] Overall execution time: 4.59 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.95 sec (Real time) / 4.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.04 sec (Real time) / 4.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1327 7 28 1 1284
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 24.1 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 2287 new AND gates.
[LOG] Size before ABC: 2977 AND gates.
[LOG] Size after ABC: 2286 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 23.91/24 sec (1.11/1 sec, 0.23/0 sec, 0.14/0 sec, 0.3/1 sec, 0.25/0 sec, 1.06/1 sec, 3.94/4 sec, 4.19/4 sec, 5.78/6 sec, 6.91/7 sec )
[LOG] Nr of iterations: 591 (4, 5, 4, 78, 8, 187, 58, 127, 91, 29 )
[LOG] Total clause computation time: 11.99/11 sec (0.61/0.61 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.29/0.29 sec, 3.08/3.08 sec, 1.21/1.21 sec, 3.32/3.32 sec, 3.09/3.09 sec )
[LOG] Total clause minimization time: 11.79/13 sec (0.49/0.49 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.77/0.77 sec, 0.85/0.85 sec, 2.95/2.95 sec, 2.43/2.43 sec, 3.81/3.81 sec )
[LOG] Total clause size reduction: 97417 --> 2847 (741 --> 6, 980 --> 10, 606 --> 6, 14707 --> 461, 1309 --> 15, 32736 --> 870, 9348 --> 299, 19278 --> 539, 13680 --> 492, 4032 --> 149 )
[LOG] Average clause size reduction: 164.834 --> 4.81726 (185.25 --> 1.5, 196 --> 2, 151.5 --> 1.5, 188.551 --> 5.91026, 163.625 --> 1.875, 175.059 --> 4.65241, 161.172 --> 5.15517, 151.795 --> 4.24409, 150.33 --> 5.40659, 139.034 --> 5.13793 )
[LOG] Overall execution time: 24.1 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 24.68 sec (Real time) / 24.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.03 sec (Real time) / 1.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.00 sec (Real time) / 18.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 2576 9 34 1 2524
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 237.69 sec CPU time.
[LOG] Relation determinization time: 241 sec real time.
[LOG] Final circuit size: 17902 new AND gates.
[LOG] Size before ABC: 26619 AND gates.
[LOG] Size after ABC: 17902 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 237.21/237 sec (1.48/1 sec, 0.65/1 sec, 0.36/0 sec, 0.65/1 sec, 0.43/1 sec, 1.69/1 sec, 0.7/1 sec, 20.96/21 sec, 60.91/61 sec, 87.45/87 sec, 61.93/62 sec )
[LOG] Nr of iterations: 3358 (7, 4, 9, 9, 7, 30, 26, 792, 1171, 1020, 283 )
[LOG] Total clause computation time: 68.59/70 sec (0.21/0.21 sec, 0.35/0.35 sec, 0.17/0.17 sec, 0.41/0.41 sec, 0.23/0.23 sec, 0.52/0.52 sec, 0.36/0.36 sec, 6.08/6.08 sec, 5.9/5.9 sec, 17.84/17.84 sec, 36.52/36.52 sec )
[LOG] Total clause minimization time: 167.24/166 sec (1.26/1.26 sec, 0.29/0.29 sec, 0.19/0.19 sec, 0.23/0.23 sec, 0.19/0.19 sec, 1.15/1.15 sec, 0.33/0.33 sec, 14.76/14.76 sec, 54.68/54.68 sec, 69.05/69.05 sec, 25.11/25.11 sec )
[LOG] Total clause size reduction: 561392 --> 26475 (1764 --> 23, 867 --> 7, 1840 --> 21, 1736 --> 16, 1278 --> 13, 5858 --> 76, 4675 --> 103, 139216 --> 6135, 193050 --> 9166, 167116 --> 8952, 43992 --> 1963 )
[LOG] Average clause size reduction: 167.18 --> 7.88416 (252 --> 3.28571, 216.75 --> 1.75, 204.444 --> 2.33333, 192.889 --> 1.77778, 182.571 --> 1.85714, 195.267 --> 2.53333, 179.808 --> 3.96154, 175.778 --> 7.74621, 164.859 --> 7.8275, 163.839 --> 8.77647, 155.449 --> 6.9364 )
[LOG] Overall execution time: 237.69 sec CPU time.
[LOG] Overall execution time: 241 sec real time.
Synthesis time: 241.93 sec (Real time) / 237.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.60 sec (Real time) / 3.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1355.80 sec (Real time) / 1355.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 18241 11 38 1 18181
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 254.77 sec CPU time.
[LOG] Relation determinization time: 260 sec real time.
[LOG] Final circuit size: 15528 new AND gates.
[LOG] Size before ABC: 20157 AND gates.
[LOG] Size after ABC: 15527 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 254.04/254 sec (3.48/3 sec, 7.74/8 sec, 19.36/19 sec, 21/21 sec, 27.33/28 sec, 32.66/32 sec, 31.95/32 sec, 22.05/22 sec, 31.68/32 sec, 11.91/12 sec, 14.81/15 sec, 20.09/20 sec, 9.98/10 sec )
[LOG] Nr of iterations: 2685 (505, 188, 1136, 12, 238, 206, 202, 88, 68, 14, 12, 12, 4 )
[LOG] Total clause computation time: 104.33/101 sec (0.56/0.56 sec, 4.4/4.4 sec, 5.09/5.09 sec, 15.73/15.73 sec, 6.42/6.42 sec, 6.74/6.74 sec, 5.91/5.91 sec, 11.4/11.4 sec, 17.94/17.94 sec, 5.71/5.71 sec, 9.05/9.05 sec, 10.81/10.81 sec, 4.57/4.57 sec )
[LOG] Total clause minimization time: 148.19/153 sec (2.87/2.87 sec, 3.3/3.3 sec, 14.03/14.03 sec, 5.19/5.19 sec, 20.68/20.68 sec, 25.73/25.73 sec, 25.9/25.9 sec, 10.55/10.55 sec, 13.63/13.63 sec, 6.1/6.1 sec, 5.68/5.68 sec, 9.21/9.21 sec, 5.32/5.32 sec )
[LOG] Total clause size reduction: 920358 --> 19898 (193032 --> 5355, 69190 --> 861, 407465 --> 10096, 3619 --> 16, 75366 --> 960, 62935 --> 829, 59496 --> 834, 23664 --> 495, 18157 --> 375, 2600 --> 27, 2145 --> 22, 2134 --> 22, 555 --> 6 )
[LOG] Average clause size reduction: 342.778 --> 7.4108 (382.242 --> 10.604, 368.032 --> 4.57979, 358.684 --> 8.88732, 301.583 --> 1.33333, 316.664 --> 4.03361, 305.51 --> 4.02427, 294.535 --> 4.12871, 268.909 --> 5.625, 267.015 --> 5.51471, 185.714 --> 1.92857, 178.75 --> 1.83333, 177.833 --> 1.83333, 138.75 --> 1.5 )
[LOG] Overall execution time: 254.77 sec CPU time.
[LOG] Overall execution time: 260 sec real time.
Synthesis time: 259.48 sec (Real time) / 256.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.80 sec (Real time) / 2.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1044.70 sec (Real time) / 1044.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 15941 13 43 1 15873
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 525.86 sec CPU time.
[LOG] Relation determinization time: 537 sec real time.
[LOG] Final circuit size: 24962 new AND gates.
[LOG] Size before ABC: 33289 AND gates.
[LOG] Size after ABC: 24962 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 524.95/525 sec (4.96/5 sec, 12.1/12 sec, 40.41/40 sec, 12.28/13 sec, 64.82/65 sec, 77.14/77 sec, 78.81/79 sec, 86.76/86 sec, 23.61/24 sec, 45.35/45 sec, 18.33/19 sec, 18.11/18 sec, 27.83/28 sec, 14.44/14 sec )
[LOG] Nr of iterations: 4085 (842, 214, 1860, 12, 252, 228, 230, 269, 85, 50, 21, 10, 8, 4 )
[LOG] Total clause computation time: 147.12/150 sec (1.06/1.06 sec, 5.47/5.47 sec, 7.84/7.84 sec, 8.16/8.16 sec, 9.1/9.1 sec, 12.42/12.42 sec, 12/12 sec, 13.43/13.43 sec, 11.27/11.27 sec, 28.04/28.04 sec, 7.3/7.3 sec, 9.23/9.23 sec, 13.72/13.72 sec, 8.08/8.08 sec )
[LOG] Total clause minimization time: 374.76/372 sec (3.83/3.83 sec, 6.49/6.49 sec, 31.94/31.94 sec, 4/4 sec, 55.42/55.42 sec, 64.44/64.44 sec, 66.52/66.52 sec, 73.08/73.08 sec, 12.12/12.12 sec, 17.12/17.12 sec, 10.88/10.88 sec, 8.74/8.74 sec, 13.97/13.97 sec, 6.21/6.21 sec )
[LOG] Total clause size reduction: 1612313 --> 32994 (366676 --> 9378, 90099 --> 925, 762190 --> 18005, 4147 --> 11, 91866 --> 969, 80585 --> 941, 78776 --> 904, 89244 --> 1099, 25620 --> 422, 14896 --> 257, 4280 --> 42, 1881 --> 18, 1456 --> 15, 597 --> 8 )
[LOG] Average clause size reduction: 394.691 --> 8.07687 (435.482 --> 11.1378, 421.023 --> 4.32243, 409.78 --> 9.68011, 345.583 --> 0.916667, 364.548 --> 3.84524, 353.443 --> 4.12719, 342.504 --> 3.93043, 331.762 --> 4.0855, 301.412 --> 4.96471, 297.92 --> 5.14, 203.81 --> 2, 188.1 --> 1.8, 182 --> 1.875, 149.25 --> 2 )
[LOG] Overall execution time: 525.87 sec CPU time.
[LOG] Overall execution time: 537 sec real time.
Synthesis time: 536.80 sec (Real time) / 531.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.00 sec (Real time) / 3.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3367.20 sec (Real time) / 3365.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 25433 15 47 1 25357
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1123.21 sec CPU time.
[LOG] Relation determinization time: 1145 sec real time.
[LOG] Final circuit size: 37940 new AND gates.
[LOG] Size before ABC: 51064 AND gates.
[LOG] Size after ABC: 37940 AND gates.
[LOG] Time for optimizing with ABC: 22 seconds.
[LOG] Total time for all control signals: 1121.7/1122 sec (8.05/8 sec, 13.05/13 sec, 86.37/86 sec, 26.21/26 sec, 129.85/130 sec, 136.87/137 sec, 141.75/142 sec, 154.03/154 sec, 177.88/178 sec, 37.05/37 sec, 81.15/81 sec, 46/46 sec, 23.54/24 sec, 31.99/32 sec, 27.91/28 sec )
[LOG] Nr of iterations: 5867 (860, 279, 3151, 12, 310, 279, 290, 228, 258, 65, 92, 16, 12, 11, 4 )
[LOG] Total clause computation time: 283.7/281 sec (1.61/1.61 sec, 2.78/2.78 sec, 10.04/10.04 sec, 18.46/18.46 sec, 15.81/15.81 sec, 22.57/22.57 sec, 21.39/21.39 sec, 23.97/23.97 sec, 39.07/39.07 sec, 17.78/17.78 sec, 44.5/44.5 sec, 22.98/22.98 sec, 12.05/12.05 sec, 16.29/16.29 sec, 14.4/14.4 sec )
[LOG] Total clause minimization time: 832.67/839 sec (6.33/6.33 sec, 10.18/10.18 sec, 75.18/75.18 sec, 7.58/7.58 sec, 113.62/113.62 sec, 113.86/113.86 sec, 119.85/119.85 sec, 129.58/129.58 sec, 138.34/138.34 sec, 18.95/18.95 sec, 36.34/36.34 sec, 22.81/22.81 sec, 11.27/11.27 sec, 15.48/15.48 sec, 13.3/13.3 sec )
[LOG] Total clause size reduction: 2636003 --> 50729 (424346 --> 10167, 133718 --> 1207, 1467900 --> 33014, 4741 --> 11, 129780 --> 1240, 113702 --> 1110, 115022 --> 1112, 87849 --> 879, 96632 --> 1030, 21952 --> 352, 31122 --> 525, 3615 --> 31, 2596 --> 23, 2350 --> 22, 678 --> 6 )
[LOG] Average clause size reduction: 449.293 --> 8.6465 (493.426 --> 11.8221, 479.276 --> 4.32616, 465.852 --> 10.4773, 395.083 --> 0.916667, 418.645 --> 4, 407.534 --> 3.97849, 396.628 --> 3.83448, 385.303 --> 3.85526, 374.543 --> 3.99225, 337.723 --> 5.41538, 338.283 --> 5.70652, 225.938 --> 1.9375, 216.333 --> 1.91667, 213.636 --> 2, 169.5 --> 1.5 )
[LOG] Overall execution time: 1123.22 sec CPU time.
[LOG] Overall execution time: 1145 sec real time.
Synthesis time: 1145.40 sec (Real time) / 1135.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.45 sec (Real time) / 5.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6984.57 sec (Real time) / 6982.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 38473 17 52 1 38389
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9912.98 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 4141.75 sec CPU time.
[LOG] Relation determinization time: 4240 sec real time.
[LOG] Final circuit size: 86713 new AND gates.
[LOG] Size before ABC: 120529 AND gates.
[LOG] Size after ABC: 86712 AND gates.
[LOG] Time for optimizing with ABC: 98 seconds.
[LOG] Total time for all control signals: 4138.26/4137 sec (17.22/17 sec, 39.93/40 sec, 294.07/294 sec, 102.13/102 sec, 291.83/292 sec, 322.04/322 sec, 357.16/357 sec, 365.41/365 sec, 391.7/392 sec, 403.87/404 sec, 398.87/399 sec, 201.51/201 sec, 307.22/307 sec, 94.78/94 sec, 123.5/124 sec, 150.04/150 sec, 160.29/160 sec, 116.69/117 sec )
[LOG] Nr of iterations: 12195 (1189, 445, 7918, 17, 378, 330, 312, 298, 337, 287, 269, 258, 85, 23, 18, 13, 15, 3 )
[LOG] Total clause computation time: 1355.93/1347 sec (2.95/2.95 sec, 7.94/7.94 sec, 27.57/27.57 sec, 72.16/72.16 sec, 53.13/53.13 sec, 88.57/88.57 sec, 100.78/100.78 sec, 99/99 sec, 96.05/96.05 sec, 102.73/102.73 sec, 96.64/96.64 sec, 73.42/73.42 sec, 187.44/187.44 sec, 47.98/47.98 sec, 81.25/81.25 sec, 76.11/76.11 sec, 80.89/80.89 sec, 61.32/61.32 sec )
[LOG] Total clause minimization time: 2764.17/2771 sec (14.06/14.06 sec, 31.72/31.72 sec, 262.67/262.67 sec, 29.56/29.56 sec, 237.24/237.24 sec, 232.24/232.24 sec, 255.14/255.14 sec, 265.08/265.08 sec, 294.37/294.37 sec, 299.87/299.87 sec, 301/301 sec, 127.04/127.04 sec, 118.97/118.97 sec, 46.27/46.27 sec, 41.73/41.73 sec, 73.42/73.42 sec, 78.9/78.9 sec, 54.89/54.89 sec )
[LOG] Total clause size reduction: 7134603 --> 120106 (755568 --> 15022, 276612 --> 2144, 4781868 --> 92071, 8976 --> 16, 207350 --> 1480, 177331 --> 1293, 164208 --> 1154, 153549 --> 1158, 170016 --> 1357, 141570 --> 1115, 129712 --> 1080, 112052 --> 1603, 36540 --> 476, 6512 --> 44, 4879 --> 35, 3384 --> 24, 3934 --> 30, 542 --> 4 )
[LOG] Average clause size reduction: 585.043 --> 9.84879 (635.465 --> 12.6341, 621.6 --> 4.81798, 603.924 --> 11.6281, 528 --> 0.941176, 548.545 --> 3.91534, 537.367 --> 3.91818, 526.308 --> 3.69872, 515.265 --> 3.88591, 504.499 --> 4.02671, 493.275 --> 3.88502, 482.201 --> 4.01487, 434.31 --> 6.21318, 429.882 --> 5.6, 283.13 --> 1.91304, 271.056 --> 1.94444, 260.308 --> 1.84615, 262.267 --> 2, 180.667 --> 1.33333 )
[LOG] Overall execution time: 4141.75 sec CPU time.
[LOG] Overall execution time: 4240 sec real time.
Synthesis time: 4239.69 sec (Real time) / 4195.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.85 sec (Real time) / 13.74 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.03 sec (Real time) / 9998.11 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 87395 21 61 1 87296
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 6035.35 sec CPU time.
[LOG] Relation determinization time: 6206 sec real time.
[LOG] Final circuit size: 111110 new AND gates.
[LOG] Size before ABC: 156830 AND gates.
[LOG] Size after ABC: 111110 AND gates.
[LOG] Time for optimizing with ABC: 171 seconds.
[LOG] Total time for all control signals: 6029.56/6028 sec (22.41/22 sec, 46.84/47 sec, 433.26/433 sec, 168.16/168 sec, 349.75/350 sec, 370.73/371 sec, 367.09/367 sec, 372.54/373 sec, 549.88/550 sec, 550.37/550 sec, 536.69/536 sec, 529.78/529 sec, 285.27/285 sec, 385/385 sec, 146.13/146 sec, 195.49/195 sec, 261.33/262 sec, 261.8/262 sec, 197.04/197 sec )
[LOG] Nr of iterations: 15127 (1164, 456, 10320, 21, 370, 359, 325, 310, 336, 323, 319, 336, 318, 69, 26, 24, 27, 20, 4 )
[LOG] Total clause computation time: 1813.33/1811 sec (5.32/5.32 sec, 7.03/7.03 sec, 36.4/36.4 sec, 102.69/102.69 sec, 76.94/76.94 sec, 87.9/87.9 sec, 85.26/85.26 sec, 90.84/90.84 sec, 93.09/93.09 sec, 98.05/98.05 sec, 92.37/92.37 sec, 97.19/97.19 sec, 96.39/96.39 sec, 262.92/262.92 sec, 74.47/74.47 sec, 126.83/126.83 sec, 149.13/149.13 sec, 131.82/131.82 sec, 98.69/98.69 sec )
[LOG] Total clause minimization time: 4192.69/4192 sec (16.91/16.91 sec, 39.56/39.56 sec, 391.02/391.02 sec, 64.93/64.93 sec, 271.46/271.46 sec, 281.23/281.23 sec, 280.38/280.38 sec, 280.23/280.23 sec, 455.24/455.24 sec, 450.86/450.86 sec, 442.93/442.93 sec, 431.08/431.08 sec, 187.48/187.48 sec, 121.34/121.34 sec, 71.11/71.11 sec, 68.09/68.09 sec, 111.61/111.61 sec, 129.42/129.42 sec, 97.81/97.81 sec )
[LOG] Total clause size reduction: 9540462 --> 156377 (797818 --> 14294, 306215 --> 2371, 6727988 --> 126468, 12120 --> 20, 219555 --> 1527, 209072 --> 1444, 185652 --> 1283, 173658 --> 1225, 184585 --> 1341, 173880 --> 1253, 168222 --> 1255, 173530 --> 1366, 147405 --> 1946, 31552 --> 386, 7850 --> 51, 7015 --> 47, 7800 --> 57, 5681 --> 37, 864 --> 6 )
[LOG] Average clause size reduction: 630.691 --> 10.3376 (685.411 --> 12.2801, 671.524 --> 5.19956, 651.937 --> 12.2547, 577.143 --> 0.952381, 593.392 --> 4.12703, 582.373 --> 4.02228, 571.237 --> 3.94769, 560.187 --> 3.95161, 549.36 --> 3.99107, 538.328 --> 3.87926, 527.342 --> 3.93417, 516.458 --> 4.06548, 463.538 --> 6.1195, 457.275 --> 5.5942, 301.923 --> 1.96154, 292.292 --> 1.95833, 288.889 --> 2.11111, 284.05 --> 1.85, 216 --> 1.5 )
[LOG] Overall execution time: 6035.36 sec CPU time.
[LOG] Overall execution time: 6206 sec real time.
Synthesis time: 6206.52 sec (Real time) / 6140.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.28 sec (Real time) / 21.18 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.03 sec (Real time) / 9998.25 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 111847 23 65 1 111740
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 6.44 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1575 new AND gates.
[LOG] Size before ABC: 2087 AND gates.
[LOG] Size after ABC: 1575 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.37/7 sec (0.09/0 sec, 0.56/1 sec, 0.11/0 sec, 0.26/0 sec, 0.82/1 sec, 0.09/0 sec, 1.69/2 sec, 2.75/3 sec )
[LOG] Nr of iterations: 346 (6, 4, 4, 11, 15, 19, 215, 72 )
[LOG] Total clause computation time: 2.32/2 sec (0.03/0.03 sec, 0.24/0.24 sec, 0.08/0.08 sec, 0.21/0.21 sec, 0.17/0.17 sec, 0.05/0.05 sec, 0.47/0.47 sec, 1.07/1.07 sec )
[LOG] Total clause minimization time: 4.01/5 sec (0.06/0.06 sec, 0.32/0.32 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.64/0.64 sec, 0.04/0.04 sec, 1.22/1.22 sec, 1.66/1.66 sec )
[LOG] Total clause size reduction: 45430 --> 1996 (990 --> 10, 588 --> 7, 561 --> 4, 1540 --> 25, 2002 --> 34, 2412 --> 59, 28462 --> 1493, 8875 --> 364 )
[LOG] Average clause size reduction: 131.301 --> 5.76879 (165 --> 1.66667, 147 --> 1.75, 140.25 --> 1, 140 --> 2.27273, 133.467 --> 2.26667, 126.947 --> 3.10526, 132.381 --> 6.94419, 123.264 --> 5.05556 )
[LOG] Overall execution time: 6.44 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.89 sec (Real time) / 6.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.66 sec (Real time) / 7.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1810 7 31 1 1764
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 30.11 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 3505 new AND gates.
[LOG] Size before ABC: 4629 AND gates.
[LOG] Size after ABC: 3505 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 29.95/30 sec (0.51/0 sec, 0.23/0 sec, 0.11/1 sec, 1.09/1 sec, 0.21/0 sec, 1.3/1 sec, 3.19/3 sec, 5.09/5 sec, 9.82/10 sec, 8.4/9 sec )
[LOG] Nr of iterations: 835 (8, 5, 4, 87, 15, 210, 95, 205, 143, 63 )
[LOG] Total clause computation time: 14.67/19 sec (0.45/0.45 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.34/0.34 sec, 0.91/0.91 sec, 1.89/1.89 sec, 4.87/4.87 sec, 5.9/5.9 sec )
[LOG] Total clause minimization time: 15.07/11 sec (0.06/0.06 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.99/0.99 sec, 0.12/0.12 sec, 0.94/0.94 sec, 2.25/2.25 sec, 3.16/3.16 sec, 4.88/4.88 sec, 2.48/2.48 sec )
[LOG] Total clause size reduction: 128913 --> 4489 (1701 --> 19, 964 --> 15, 579 --> 6, 15652 --> 524, 2492 --> 35, 34903 --> 1004, 14570 --> 500, 29376 --> 1020, 20306 --> 942, 8370 --> 424 )
[LOG] Average clause size reduction: 154.387 --> 5.37605 (212.625 --> 2.375, 192.8 --> 3, 144.75 --> 1.5, 179.908 --> 6.02299, 166.133 --> 2.33333, 166.205 --> 4.78095, 153.368 --> 5.26316, 143.298 --> 4.97561, 142 --> 6.58741, 132.857 --> 6.73016 )
[LOG] Overall execution time: 30.11 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 31.00 sec (Real time) / 30.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.29 sec (Real time) / 1.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 51.81 sec (Real time) / 51.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3791 9 36 1 3736
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 725.64 sec CPU time.
[LOG] Relation determinization time: 735 sec real time.
[LOG] Final circuit size: 31542 new AND gates.
[LOG] Size before ABC: 47566 AND gates.
[LOG] Size after ABC: 31541 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 724.62/724 sec (1.06/1 sec, 1.92/2 sec, 0.9/1 sec, 1.65/1 sec, 1.2/1 sec, 5.87/6 sec, 2.35/3 sec, 30.52/30 sec, 165.86/166 sec, 295.82/296 sec, 217.47/217 sec )
[LOG] Nr of iterations: 5278 (4, 6, 7, 8, 9, 23, 34, 1242, 1759, 1771, 415 )
[LOG] Total clause computation time: 183.98/171 sec (0.62/0.62 sec, 0.95/0.95 sec, 0.44/0.44 sec, 0.94/0.94 sec, 0.58/0.58 sec, 1.12/1.12 sec, 1.16/1.16 sec, 5.28/5.28 sec, 9.54/9.54 sec, 39.42/39.42 sec, 123.93/123.93 sec )
[LOG] Total clause minimization time: 537.24/551 sec (0.42/0.42 sec, 0.95/0.95 sec, 0.44/0.44 sec, 0.69/0.69 sec, 0.6/0.6 sec, 4.73/4.73 sec, 1.16/1.16 sec, 24.96/24.96 sec, 155.4/155.4 sec, 255/255 sec, 92.89/92.89 sec )
[LOG] Total clause size reduction: 902019 --> 47428 (915 --> 6, 1500 --> 11, 1404 --> 12, 1547 --> 13, 1736 --> 18, 4532 --> 50, 6303 --> 156, 223380 --> 10712, 297102 --> 15568, 297360 --> 17687, 66240 --> 3195 )
[LOG] Average clause size reduction: 170.902 --> 8.98598 (228.75 --> 1.5, 250 --> 1.83333, 200.571 --> 1.71429, 193.375 --> 1.625, 192.889 --> 2, 197.043 --> 2.17391, 185.382 --> 4.58824, 179.855 --> 8.6248, 168.904 --> 8.85048, 167.905 --> 9.98701, 159.614 --> 7.6988 )
[LOG] Overall execution time: 725.64 sec CPU time.
[LOG] Overall execution time: 735 sec real time.
Synthesis time: 735.18 sec (Real time) / 723.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.03 sec (Real time) / 4.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6032.60 sec (Real time) / 6030.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 31891 11 42 1 31828
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1081.13 sec CPU time.
[LOG] Relation determinization time: 1109 sec real time.
[LOG] Final circuit size: 40704 new AND gates.
[LOG] Size before ABC: 58353 AND gates.
[LOG] Size after ABC: 40704 AND gates.
[LOG] Time for optimizing with ABC: 28 seconds.
[LOG] Total time for all control signals: 1080.17/1080 sec (14.29/15 sec, 49.23/49 sec, 118.26/118 sec, 29.29/29 sec, 130.35/130 sec, 181.82/182 sec, 217.36/217 sec, 65.02/65 sec, 86.18/86 sec, 27.17/28 sec, 66.8/66 sec, 44.23/45 sec, 50.17/50 sec )
[LOG] Nr of iterations: 5620 (2694, 249, 1757, 12, 211, 257, 261, 76, 66, 11, 13, 8, 5 )
[LOG] Total clause computation time: 312.31/312 sec (1.33/1.33 sec, 10.61/10.61 sec, 20.03/20.03 sec, 19.56/19.56 sec, 17.99/17.99 sec, 22.73/22.73 sec, 31.69/31.69 sec, 26.98/26.98 sec, 47.51/47.51 sec, 13.32/13.32 sec, 49.02/49.02 sec, 26.36/26.36 sec, 25.18/25.18 sec )
[LOG] Total clause minimization time: 763.07/762 sec (12.62/12.62 sec, 38.29/38.29 sec, 97.03/97.03 sec, 9.53/9.53 sec, 111.97/111.97 sec, 158.67/158.67 sec, 185.21/185.21 sec, 37.74/37.74 sec, 38.35/38.35 sec, 13.63/13.63 sec, 17.55/17.55 sec, 17.69/17.69 sec, 24.79/24.79 sec )
[LOG] Total clause size reduction: 2040478 --> 58095 (1039498 --> 35632, 92504 --> 1115, 635672 --> 17297, 3652 --> 11, 67410 --> 892, 79360 --> 1121, 77740 --> 1167, 20625 --> 429, 17810 --> 364, 1930 --> 19, 2256 --> 26, 1309 --> 14, 712 --> 8 )
[LOG] Average clause size reduction: 363.074 --> 10.3372 (385.857 --> 13.2264, 371.502 --> 4.47791, 361.794 --> 9.84462, 304.333 --> 0.916667, 319.479 --> 4.22749, 308.794 --> 4.36187, 297.854 --> 4.47126, 271.382 --> 5.64474, 269.848 --> 5.51515, 175.455 --> 1.72727, 173.538 --> 2, 163.625 --> 1.75, 142.4 --> 1.6 )
[LOG] Overall execution time: 1081.13 sec CPU time.
[LOG] Overall execution time: 1109 sec real time.
Synthesis time: 1108.80 sec (Real time) / 1095.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.32 sec (Real time) / 6.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4573.45 sec (Real time) / 4571.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 41121 13 47 1 41048
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 3835.83 sec CPU time.
[LOG] Relation determinization time: 3953 sec real time.
[LOG] Final circuit size: 85517 new AND gates.
[LOG] Size before ABC: 127644 AND gates.
[LOG] Size after ABC: 85517 AND gates.
[LOG] Time for optimizing with ABC: 117 seconds.
[LOG] Total time for all control signals: 3834.32/3836 sec (40.78/41 sec, 127.63/128 sec, 576.69/577 sec, 90.66/90 sec, 385.07/385 sec, 424.41/425 sec, 567.81/568 sec, 548.11/548 sec, 184.74/185 sec, 270.09/270 sec, 121.76/122 sec, 118.32/118 sec, 188.78/189 sec, 189.47/190 sec )
[LOG] Nr of iterations: 10560 (5541, 240, 3513, 13, 238, 267, 277, 256, 74, 95, 8, 18, 15, 5 )
[LOG] Total clause computation time: 1156.94/1170 sec (2.56/2.56 sec, 35.14/35.14 sec, 69.24/69.24 sec, 57.11/57.11 sec, 69.13/69.13 sec, 112.13/112.13 sec, 119.82/119.82 sec, 115.53/115.53 sec, 85.54/85.54 sec, 145.86/145.86 sec, 62.23/62.23 sec, 59.62/59.62 sec, 129.32/129.32 sec, 93.71/93.71 sec )
[LOG] Total clause minimization time: 2664.29/2648 sec (37.35/37.35 sec, 91.88/91.88 sec, 503.39/503.39 sec, 33.15/33.15 sec, 315/315 sec, 311.32/311.32 sec, 446.89/446.89 sec, 431.61/431.61 sec, 98.6/98.6 sec, 123.5/123.5 sec, 59.12/59.12 sec, 58.25/58.25 sec, 58.96/58.96 sec, 95.27/95.27 sec )
[LOG] Total clause size reduction: 4391948 --> 127353 (2420980 --> 81365, 101336 --> 1104, 1443432 --> 39392, 4536 --> 12, 86979 --> 1011, 94696 --> 1143, 95220 --> 1203, 85170 --> 1076, 22338 --> 433, 28670 --> 530, 1470 --> 16, 3485 --> 34, 2856 --> 27, 780 --> 7 )
[LOG] Average clause size reduction: 415.904 --> 12.0599 (436.921 --> 14.6842, 422.233 --> 4.6, 410.883 --> 11.2132, 348.923 --> 0.923077, 365.458 --> 4.2479, 354.667 --> 4.2809, 343.755 --> 4.34296, 332.695 --> 4.20312, 301.865 --> 5.85135, 301.789 --> 5.57895, 183.75 --> 2, 193.611 --> 1.88889, 190.4 --> 1.8, 156 --> 1.4 )
[LOG] Overall execution time: 3835.83 sec CPU time.
[LOG] Overall execution time: 3953 sec real time.
Synthesis time: 3953.37 sec (Real time) / 3911.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.80 sec (Real time) / 14.70 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.03 sec (Real time) / 9997.82 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 85989 15 52 1 85908
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9890.00 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9868.62 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9792.57 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 4 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1311 new AND gates.
[LOG] Size before ABC: 1720 AND gates.
[LOG] Size after ABC: 1309 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.95/4 sec (0.08/0 sec, 0.12/1 sec, 0.11/0 sec, 0.28/0 sec, 0.1/0 sec, 0.74/1 sec, 0.67/0 sec, 1.85/2 sec )
[LOG] Nr of iterations: 304 (4, 7, 5, 7, 10, 11, 189, 71 )
[LOG] Total clause computation time: 1.79/2 sec (0.03/0.03 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.19/0.19 sec, 0.03/0.03 sec, 0.38/0.38 sec, 0.24/0.24 sec, 0.79/0.79 sec )
[LOG] Total clause minimization time: 2.08/2 sec (0.04/0.04 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.36/0.36 sec, 0.42/0.42 sec, 1.02/1.02 sec )
[LOG] Total clause size reduction: 38870 --> 1626 (570 --> 6, 1128 --> 20, 716 --> 10, 906 --> 11, 1260 --> 19, 1310 --> 31, 24440 --> 1176, 8540 --> 353 )
[LOG] Average clause size reduction: 127.862 --> 5.34868 (142.5 --> 1.5, 161.143 --> 2.85714, 143.2 --> 2, 129.429 --> 1.57143, 126 --> 1.9, 119.091 --> 2.81818, 129.312 --> 6.22222, 120.282 --> 4.97183 )
[LOG] Overall execution time: 4 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.42 sec (Real time) / 4.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.15 sec (Real time) / 7.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1536 7 31 1 1492
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 87.46 sec CPU time.
[LOG] Relation determinization time: 89 sec real time.
[LOG] Final circuit size: 7902 new AND gates.
[LOG] Size before ABC: 10946 AND gates.
[LOG] Size after ABC: 7902 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 87.01/87 sec (0.51/1 sec, 0.64/0 sec, 0.43/1 sec, 2.38/2 sec, 0.6/1 sec, 4.53/4 sec, 7.02/7 sec, 18.11/18 sec, 32.4/33 sec, 20.39/20 sec )
[LOG] Nr of iterations: 1647 (5, 7, 5, 67, 7, 357, 78, 417, 565, 139 )
[LOG] Total clause computation time: 31.68/30 sec (0.24/0.24 sec, 0.29/0.29 sec, 0.24/0.24 sec, 0.48/0.48 sec, 0.29/0.29 sec, 1.63/1.63 sec, 4.34/4.34 sec, 4.23/4.23 sec, 9.38/9.38 sec, 10.56/10.56 sec )
[LOG] Total clause minimization time: 54.57/57 sec (0.26/0.26 sec, 0.34/0.34 sec, 0.18/0.18 sec, 1.89/1.89 sec, 0.29/0.29 sec, 2.86/2.86 sec, 2.64/2.64 sec, 13.75/13.75 sec, 22.66/22.66 sec, 9.7/9.7 sec )
[LOG] Total clause size reduction: 254968 --> 10821 (968 --> 8, 1440 --> 16, 792 --> 8, 12342 --> 377, 1098 --> 12, 61232 --> 2406, 12320 --> 405, 61984 --> 2670, 83472 --> 3973, 19320 --> 946 )
[LOG] Average clause size reduction: 154.808 --> 6.57013 (193.6 --> 1.6, 205.714 --> 2.28571, 158.4 --> 1.6, 184.209 --> 5.62687, 156.857 --> 1.71429, 171.518 --> 6.7395, 157.949 --> 5.19231, 148.643 --> 6.40288, 147.738 --> 7.03186, 138.993 --> 6.80576 )
[LOG] Overall execution time: 87.46 sec CPU time.
[LOG] Overall execution time: 89 sec real time.
Synthesis time: 89.13 sec (Real time) / 87.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.27 sec (Real time) / 2.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 468.56 sec (Real time) / 468.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 8187 9 37 1 8131
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 2072.57 sec CPU time.
[LOG] Relation determinization time: 2091 sec real time.
[LOG] Final circuit size: 43428 new AND gates.
[LOG] Size before ABC: 68792 AND gates.
[LOG] Size after ABC: 43428 AND gates.
[LOG] Time for optimizing with ABC: 19 seconds.
[LOG] Total time for all control signals: 2070.39/2070 sec (2.53/2 sec, 4.57/5 sec, 2.93/3 sec, 5.97/6 sec, 2.94/3 sec, 18.88/18 sec, 4.76/5 sec, 69.74/70 sec, 444.85/445 sec, 889.93/890 sec, 623.29/623 sec )
[LOG] Nr of iterations: 7429 (3, 6, 8, 9, 7, 33, 19, 1753, 2488, 2374, 729 )
[LOG] Total clause computation time: 535.84/516 sec (1.45/1.45 sec, 2.52/2.52 sec, 1.45/1.45 sec, 4.84/4.84 sec, 1.43/1.43 sec, 6.18/6.18 sec, 2.8/2.8 sec, 9.96/9.96 sec, 22.19/22.19 sec, 148.08/148.08 sec, 334.94/334.94 sec )
[LOG] Total clause minimization time: 1525.74/1544 sec (1.04/1.04 sec, 2.02/2.02 sec, 1.43/1.43 sec, 1.1/1.1 sec, 1.47/1.47 sec, 12.67/12.67 sec, 1.92/1.92 sec, 59.1/59.1 sec, 420.34/420.34 sec, 738.18/738.18 sec, 286.47/286.47 sec )
[LOG] Total clause size reduction: 1304689 --> 68654 (604 --> 4, 1485 --> 10, 1673 --> 17, 1808 --> 15, 1332 --> 14, 6752 --> 85, 3528 --> 76, 324120 --> 16232, 432738 --> 22489, 410529 --> 23651, 120120 --> 6061 )
[LOG] Average clause size reduction: 175.621 --> 9.24135 (201.333 --> 1.33333, 247.5 --> 1.66667, 209.125 --> 2.125, 200.889 --> 1.66667, 190.286 --> 2, 204.606 --> 2.57576, 185.684 --> 4, 184.894 --> 9.25956, 173.93 --> 9.03899, 172.927 --> 9.96251, 164.774 --> 8.31413 )
[LOG] Overall execution time: 2072.57 sec CPU time.
[LOG] Overall execution time: 2091 sec real time.
Synthesis time: 2091.42 sec (Real time) / 2061.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.29 sec (Real time) / 8.19 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.04 sec (Real time) / 9996.86 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 43775 11 43 1 43710
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9887.31 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9881.63 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
