

================================================================
== Synthesis Summary Report of 'process_images'
================================================================
+ General Information: 
    * Date:           Fri May 16 00:07:42 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        HLSEindoefening
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------+------+------+---------------------+-----------+----------+---------------------+---------------------+----------+-----------+----------+-------------+-------------+-----+
    |                            Modules                           | Issue|      |       Latency       |  Latency  | Iteration|                     |         Trip        |          |           |          |             |             |     |
    |                            & Loops                           | Type | Slack|       (cycles)      |    (ns)   |  Latency |       Interval      |        Count        | Pipelined|   BRAM    |    DSP   |      FF     |     LUT     | URAM|
    +--------------------------------------------------------------+------+------+---------------------+-----------+----------+---------------------+---------------------+----------+-----------+----------+-------------+-------------+-----+
    |+ process_images                                              |     -|  0.00|                    -|          -|         -|                    -|                    -|        no|  104 (37%)|  32 (14%)|  12689 (11%)|  11686 (21%)|    -|
    | + process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2    |     -|  0.03|                    -|          -|         -|                    -|                    -|        no|          -|         -|    2738 (2%)|    2172 (4%)|    -|
    |  o VITIS_LOOP_21_1_VITIS_LOOP_22_2                           |     -|  5.84|                    -|          -|        39|                    1|                    -|       yes|          -|         -|            -|            -|    -|
    | + process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4    |     -|  0.06|                    -|          -|         -|                    -|                    -|        no|          -|    8 (3%)|    3627 (3%)|    3064 (5%)|    -|
    |  o VITIS_LOOP_37_3_VITIS_LOOP_38_4                           |     -|  5.84|                    -|          -|        45|                    1|                    -|       yes|          -|         -|            -|            -|    -|
    | + process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8    |     -|  0.04|                    -|          -|         -|                    -|                    -|        no|          -|    4 (1%)|    3972 (3%)|    2897 (5%)|    -|
    |  o VITIS_LOOP_53_7_VITIS_LOOP_54_8                           |     -|  5.84|                    -|          -|        42|                    1|                    -|       yes|          -|         -|            -|            -|    -|
    | + process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10   |     -|  0.00|                    -|          -|         -|                    -|                    -|        no|          -|         -|    265 (~0%)|    503 (~0%)|    -|
    |  o VITIS_LOOP_82_9_VITIS_LOOP_83_10                          |     -|  5.84|                    -|          -|         5|                    1|                    -|       yes|          -|         -|            -|            -|    -|
    | + process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12  |     -|  0.03|  1152921502459363328|  9.223e+18|         -|  1152921502459363328|                    -|        no|          -|         -|    289 (~0%)|     545 (1%)|    -|
    |  o VITIS_LOOP_98_11_VITIS_LOOP_99_12                         |     -|  5.84|  1152921502459363328|  9.223e+18|         5|                    1|  1152921502459363329|       yes|          -|         -|            -|            -|    -|
    +--------------------------------------------------------------+------+------+---------------------+-----------+----------+---------------------+---------------------+----------+-----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | img_height | 0x10   | 32    | W      | Data signal of img_height        |                                                                      |
| s_axi_control | img_width  | 0x18   | 32    | W      | Data signal of img_width         |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| avg_out   | out       | both          | 8     | 1     | 1   | 1     | 1     | 1      | 1     | 1     | 1      |
| conv_out  | out       | both          | 8     | 1     | 1   | 1     | 1     | 1      | 1     | 1     | 1      |
| in_stream | in        | both          | 8     | 1     | 1   | 1     | 1     | 1      | 1     | 1     | 1      |
| max_out   | out       | both          | 8     | 1     | 1   | 1     | 1     | 1      | 1     | 1     | 1      |
| min_out   | out       | both          | 8     | 1     | 1   | 1     | 1     | 1      | 1     | 1     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------------------------------------------------+
| Argument   | Direction | Datatype                                               |
+------------+-----------+--------------------------------------------------------+
| in_stream  | in        | stream<hls::axis<ap_uint<8>, 1, 1, 1, '8', false>, 0>& |
| conv_out   | out       | stream<hls::axis<ap_uint<8>, 1, 1, 1, '8', false>, 0>& |
| max_out    | out       | stream<hls::axis<ap_uint<8>, 1, 1, 1, '8', false>, 0>& |
| min_out    | out       | stream<hls::axis<ap_uint<8>, 1, 1, 1, '8', false>, 0>& |
| avg_out    | out       | stream<hls::axis<ap_uint<8>, 1, 1, 1, '8', false>, 0>& |
| img_height | in        | int                                                    |
| img_width  | in        | int                                                    |
+------------+-----------+--------------------------------------------------------+

* SW-to-HW Mapping
+------------+---------------+-----------+--------------------------------------+
| Argument   | HW Interface  | HW Type   | HW Info                              |
+------------+---------------+-----------+--------------------------------------+
| in_stream  | in_stream     | interface |                                      |
| conv_out   | conv_out      | interface |                                      |
| max_out    | max_out       | interface |                                      |
| min_out    | min_out       | interface |                                      |
| avg_out    | avg_out       | interface |                                      |
| img_height | s_axi_control | register  | name=img_height offset=0x10 range=32 |
| img_width  | s_axi_control | register  | name=img_width offset=0x18 range=32  |
+------------+---------------+-----------+--------------------------------------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------+-----+--------+----------------+-----------+------------------------+---------+
| Name                                                         | DSP | Pragma | Variable       | Op        | Impl                   | Latency |
+--------------------------------------------------------------+-----+--------+----------------+-----------+------------------------+---------+
| + process_images                                             | 32  |        |                |           |                        |         |
|   mul_31ns_33ns_63_3_1_U105                                  |     |        | img_width_read | adapter   | s_axilite              | 0       |
|   empty_fu_353_p2                                            |     |        | empty          | setgt     | auto                   | 0       |
|   smax_fu_359_p3                                             |     |        | smax           | select    | auto_sel               | 0       |
|   empty_33_fu_367_p2                                         |     |        | empty_33       | setgt     | auto                   | 0       |
|   smax1_fu_373_p3                                            |     |        | smax1          | select    | auto_sel               | 0       |
|   mul_31ns_31ns_62_3_1_U103                                  | 4   |        | mul_ln3        | mul       | auto                   | 2       |
|   sub_fu_425_p2                                              |     |        | sub            | add       | fabric                 | 0       |
|   sub17_fu_430_p2                                            |     |        | sub17          | add       | fabric                 | 0       |
|   icmp_fu_445_p2                                             |     |        | icmp           | setgt     | auto                   | 0       |
|   add_ln37_1_fu_451_p2                                       |     |        | add_ln37_1     | add       | fabric                 | 0       |
|   select_ln37_fu_456_p3                                      |     |        | select_ln37    | select    | auto_sel               | 0       |
|   icmp68_fu_474_p2                                           |     |        | icmp68         | setgt     | auto                   | 0       |
|   add_ln37_2_fu_480_p2                                       |     |        | add_ln37_2     | add       | fabric                 | 0       |
|   select_ln37_1_fu_485_p3                                    |     |        | select_ln37_1  | select    | auto_sel               | 0       |
|   mul_32ns_32ns_64_3_1_U104                                  | 4   |        | mul_ln21       | mul       | auto                   | 2       |
|   empty_34_fu_538_p2                                         |     |        | empty_34       | setgt     | auto                   | 0       |
|   add_ln53_1_fu_543_p2                                       |     |        | add_ln53_1     | add       | fabric                 | 0       |
|   select_ln53_fu_559_p3                                      |     |        | select_ln53    | select    | auto_sel               | 0       |
|   empty_35_fu_567_p2                                         |     |        | empty_35       | setgt     | auto                   | 0       |
|   add_ln53_fu_572_p2                                         |     |        | add_ln53       | add       | fabric                 | 0       |
|   select_ln53_1_fu_588_p3                                    |     |        | select_ln53_1  | select    | auto_sel               | 0       |
|   mul_31ns_31ns_61_3_1_U102                                  | 4   |        | mul_ln37       | mul       | auto                   | 2       |
|   sub_ln95_fu_493_p2                                         |     |        | sub_ln95       | sub       | fabric                 | 0       |
|   sub_ln95_1_fu_508_p2                                       |     |        | sub_ln95_1     | sub       | fabric                 | 0       |
|   out_h_fu_514_p3                                            |     |        | out_h          | select    | auto_sel               | 0       |
|   sub_ln96_fu_604_p2                                         |     |        | sub_ln96       | sub       | fabric                 | 0       |
|   sub_ln96_1_fu_619_p2                                       |     |        | sub_ln96_1     | sub       | fabric                 | 0       |
|   out_w_fu_625_p3                                            |     |        | out_w          | select    | auto_sel               | 0       |
|   sub199_fu_673_p2                                           |     |        | sub199         | add       | fabric                 | 0       |
|   sub202_fu_680_p2                                           |     |        | sub202         | add       | fabric                 | 0       |
|   empty_36_fu_635_p2                                         |     |        | empty_36       | setgt     | auto                   | 0       |
|   smax39_fu_640_p3                                           |     |        | smax39         | select    | auto_sel               | 0       |
|   empty_37_fu_647_p2                                         |     |        | empty_37       | setgt     | auto                   | 0       |
|   smax40_fu_652_p3                                           |     |        | smax40         | select    | auto_sel               | 0       |
|   mul_30ns_30ns_60_3_1_U101                                  | 4   |        | mul_ln82       | mul       | auto                   | 2       |
|  + process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2   | 0   |        |                |           |                        |         |
|    icmp_ln22_fu_253_p2                                       |     |        | icmp_ln22      | setlt     | auto                   | 0       |
|    icmp_ln21_fu_235_p2                                       |     |        | icmp_ln21      | seteq     | auto                   | 0       |
|    add_ln21_1_fu_240_p2                                      |     |        | add_ln21_1     | add       | fabric                 | 0       |
|    add_ln21_fu_293_p2                                        |     |        | add_ln21       | add       | fabric                 | 0       |
|    select_ln21_fu_258_p3                                     |     |        | select_ln21    | select    | auto_sel               | 0       |
|    select_ln21_1_fu_299_p3                                   |     |        | select_ln21_1  | select    | auto_sel               | 0       |
|    urem_31ns_3ns_2_35_1_U2                                   |     |        | urem_ln21      | urem      | auto                   | 34      |
|    add_ln25_fu_341_p2                                        |     |        | add_ln25       | add       | fabric                 | 0       |
|    add_ln22_fu_280_p2                                        |     |        | add_ln22       | add       | fabric                 | 0       |
|  + process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4   | 8   |        |                |           |                        |         |
|    icmp_ln38_fu_594_p2                                       |     |        | icmp_ln38      | setlt     | auto                   | 0       |
|    icmp_ln37_fu_576_p2                                       |     |        | icmp_ln37      | seteq     | auto                   | 0       |
|    add_ln37_fu_581_p2                                        |     |        | add_ln37       | add       | fabric                 | 0       |
|    select_ln37_fu_599_p3                                     |     |        | select_ln37    | select    | auto_sel               | 0       |
|    add_ln37_1_fu_658_p2                                      |     |        | add_ln37_1     | add       | fabric                 | 0       |
|    add_ln37_2_fu_664_p2                                      |     |        | add_ln37_2     | add       | fabric                 | 0       |
|    select_ln37_1_fu_670_p3                                   |     |        | select_ln37_1  | select    | auto_sel               | 0       |
|    select_ln37_2_fu_677_p3                                   |     |        | select_ln37_2  | select    | auto_sel               | 0       |
|    urem_31ns_3ns_2_35_1_U22                                  |     |        | urem_ln37      | urem      | auto                   | 34      |
|    mul_31ns_33ns_63_3_1_U20                                  | 4   |        | mul_ln38       | mul       | auto                   | 2       |
|    empty_fu_696_p2                                           |     |        | empty          | add       | fabric                 | 0       |
|    mul_31ns_33ns_63_3_1_U21                                  | 4   |        | mul_ln38_1     | mul       | auto                   | 2       |
|    add_ln48_fu_702_p2                                        |     |        | add_ln48       | add       | fabric                 | 0       |
|    add_ln43_fu_619_p2                                        |     |        | add_ln43       | add       | fabric                 | 0       |
|    add_ln43_3_fu_788_p2                                      |     |        | add_ln43_3     | add       | fabric                 | 0       |
|    add_ln43_4_fu_803_p2                                      |     |        | add_ln43_4     | add       | fabric                 | 0       |
|    add_ln43_5_fu_818_p2                                      |     |        | add_ln43_5     | add       | fabric                 | 0       |
|    grp_fu_492_p3                                             |     |        | select_ln43    | select    | auto_sel               | 0       |
|    grp_fu_499_p3                                             |     |        | select_ln43_1  | select    | auto_sel               | 0       |
|    grp_fu_506_p3                                             |     |        | select_ln43_2  | select    | auto_sel               | 0       |
|    sparsemux_7_2_8_1_1_U23                                   |     |        | sum            | sparsemux | onehotencoding_realdef | 0       |
|    add_ln43_1_fu_635_p2                                      |     |        | add_ln43_1     | add       | fabric                 | 0       |
|    add_ln43_6_fu_833_p2                                      |     |        | add_ln43_6     | add       | fabric                 | 0       |
|    add_ln43_7_fu_848_p2                                      |     |        | add_ln43_7     | add       | fabric                 | 0       |
|    add_ln43_8_fu_863_p2                                      |     |        | add_ln43_8     | add       | fabric                 | 0       |
|    grp_fu_513_p3                                             |     |        | select_ln43_3  | select    | auto_sel               | 0       |
|    grp_fu_520_p3                                             |     |        | select_ln43_4  | select    | auto_sel               | 0       |
|    grp_fu_527_p3                                             |     |        | select_ln43_5  | select    | auto_sel               | 0       |
|    sparsemux_7_2_8_1_1_U24                                   |     |        | tmp_7          | sparsemux | onehotencoding_realdef | 0       |
|    grp_fu_492_p3                                             |     |        | select_ln43_6  | select    | auto_sel               | 0       |
|    grp_fu_499_p3                                             |     |        | select_ln43_7  | select    | auto_sel               | 0       |
|    grp_fu_506_p3                                             |     |        | select_ln43_8  | select    | auto_sel               | 0       |
|    sparsemux_7_2_8_1_1_U25                                   |     |        | tmp_s          | sparsemux | onehotencoding_realdef | 0       |
|    grp_fu_513_p3                                             |     |        | select_ln43_9  | select    | auto_sel               | 0       |
|    grp_fu_520_p3                                             |     |        | select_ln43_10 | select    | auto_sel               | 0       |
|    grp_fu_527_p3                                             |     |        | select_ln43_11 | select    | auto_sel               | 0       |
|    sparsemux_7_2_8_1_1_U26                                   |     |        | tmp_1          | sparsemux | onehotencoding_realdef | 0       |
|    grp_fu_492_p3                                             |     |        | select_ln43_12 | select    | auto_sel               | 0       |
|    grp_fu_499_p3                                             |     |        | select_ln43_13 | select    | auto_sel               | 0       |
|    grp_fu_506_p3                                             |     |        | select_ln43_14 | select    | auto_sel               | 0       |
|    sparsemux_7_2_8_1_1_U27                                   |     |        | tmp_2          | sparsemux | onehotencoding_realdef | 0       |
|    grp_fu_513_p3                                             |     |        | select_ln43_15 | select    | auto_sel               | 0       |
|    grp_fu_520_p3                                             |     |        | select_ln43_16 | select    | auto_sel               | 0       |
|    grp_fu_527_p3                                             |     |        | select_ln43_17 | select    | auto_sel               | 0       |
|    sparsemux_7_2_8_1_1_U28                                   |     |        | tmp_4          | sparsemux | onehotencoding_realdef | 0       |
|    sub_ln43_fu_1000_p2                                       |     |        | sub_ln43       | sub       | fabric                 | 0       |
|    sum_3_fu_1060_p3                                          |     |        | sum_3          | select    | auto_sel               | 0       |
|    icmp_ln47_fu_1082_p2                                      |     |        | icmp_ln47      | setne     | auto                   | 0       |
|    select_ln48_fu_1087_p3                                    |     |        | select_ln48    | select    | auto_sel               | 0       |
|  + process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8   | 4   |        |                |           |                        |         |
|    icmp_ln54_fu_363_p2                                       |     |        | icmp_ln54      | setlt     | auto                   | 0       |
|    icmp_ln53_fu_345_p2                                       |     |        | icmp_ln53      | seteq     | auto                   | 0       |
|    add_ln53_1_fu_350_p2                                      |     |        | add_ln53_1     | add       | fabric                 | 0       |
|    add_ln53_fu_399_p2                                        |     |        | add_ln53       | add       | fabric                 | 0       |
|    select_ln53_fu_368_p3                                     |     |        | select_ln53    | select    | auto_sel               | 0       |
|    select_ln53_1_fu_405_p3                                   |     |        | select_ln53_1  | select    | auto_sel               | 0       |
|    mul_32ns_34ns_65_3_1_U42                                  | 4   |        | mul_ln53       | mul       | auto                   | 2       |
|    urem_32ns_3ns_2_36_1_U43                                  |     |        | urem_ln53      | urem      | auto                   | 35      |
|    add_ln57_fu_509_p2                                        |     |        | add_ln57       | add       | fabric                 | 0       |
|    add_ln59_fu_524_p2                                        |     |        | add_ln59       | add       | fabric                 | 0       |
|    add_ln67_fu_440_p2                                        |     |        | add_ln67       | add       | fabric                 | 0       |
|    sparsemux_7_2_8_1_1_U44                                   |     |        | v1             | sparsemux | onehotencoding_realdef | 0       |
|    sparsemux_7_2_8_1_1_U45                                   |     |        | v2             | sparsemux | onehotencoding_realdef | 0       |
|    sparsemux_7_2_8_1_1_U46                                   |     |        | v3             | sparsemux | onehotencoding_realdef | 0       |
|    sparsemux_7_2_8_1_1_U47                                   |     |        | v4             | sparsemux | onehotencoding_realdef | 0       |
|    icmp_ln64_fu_610_p2                                       |     |        | icmp_ln64      | setgt     | auto                   | 0       |
|    maxv_1_fu_616_p3                                          |     |        | maxv_1         | select    | auto_sel               | 0       |
|    icmp_ln65_fu_694_p2                                       |     |        | icmp_ln65      | setgt     | auto                   | 0       |
|    maxv_3_fu_698_p3                                          |     |        | maxv_3         | select    | auto_sel               | 0       |
|    icmp_ln66_fu_704_p2                                       |     |        | icmp_ln66      | setgt     | auto                   | 0       |
|    maxv_4_fu_724_p3                                          |     |        | maxv_4         | select    | auto_sel               | 0       |
|    icmp_ln71_fu_624_p2                                       |     |        | icmp_ln71      | setlt     | auto                   | 0       |
|    minv_2_fu_630_p3                                          |     |        | minv_2         | select    | auto_sel               | 0       |
|    icmp_ln72_fu_709_p2                                       |     |        | icmp_ln72      | setlt     | auto                   | 0       |
|    minv_3_fu_713_p3                                          |     |        | minv_3         | select    | auto_sel               | 0       |
|    icmp_ln73_fu_719_p2                                       |     |        | icmp_ln73      | setlt     | auto                   | 0       |
|    minv_5_fu_730_p3                                          |     |        | minv_5         | select    | auto_sel               | 0       |
|    add_ln77_fu_654_p2                                        |     |        | add_ln77       | add       | fabric                 | 0       |
|    add_ln77_1_fu_664_p2                                      |     |        | add_ln77_1     | add       | fabric                 | 0       |
|    add_ln77_2_fu_674_p2                                      |     |        | add_ln77_2     | add       | fabric                 | 0       |
|    add_ln54_fu_386_p2                                        |     |        | add_ln54       | add       | fabric                 | 0       |
|  + process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10  | 0   |        |                |           |                        |         |
|    icmp_ln83_fu_188_p2                                       |     |        | icmp_ln83      | setlt     | auto                   | 0       |
|    icmp_ln82_fu_170_p2                                       |     |        | icmp_ln82      | seteq     | auto                   | 0       |
|    add_ln82_1_fu_175_p2                                      |     |        | add_ln82_1     | add       | fabric                 | 0       |
|    add_ln82_fu_227_p2                                        |     |        | add_ln82       | add       | fabric                 | 0       |
|    select_ln82_fu_193_p3                                     |     |        | select_ln82    | select    | auto_sel               | 0       |
|    select_ln82_1_fu_233_p3                                   |     |        | select_ln82_1  | select    | auto_sel               | 0       |
|    cmp177_fu_256_p2                                          |     |        | cmp177         | seteq     | auto                   | 0       |
|    add_ln86_fu_261_p2                                        |     |        | add_ln86       | add       | fabric                 | 0       |
|    icmp_ln89_fu_209_p2                                       |     |        | icmp_ln89      | seteq     | auto                   | 0       |
|    p_last_fu_279_p2                                          |     |        | p_last         | and       | auto                   | 0       |
|    add_ln83_fu_214_p2                                        |     |        | add_ln83       | add       | fabric                 | 0       |
|  + process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 | 0   |        |                |           |                        |         |
|    icmp_ln99_fu_326_p2                                       |     |        | icmp_ln99      | setlt     | auto                   | 0       |
|    icmp_ln98_fu_308_p2                                       |     |        | icmp_ln98      | seteq     | auto                   | 0       |
|    add_ln98_1_fu_313_p2                                      |     |        | add_ln98_1     | add       | fabric                 | 0       |
|    add_ln98_fu_377_p2                                        |     |        | add_ln98       | add       | fabric                 | 0       |
|    select_ln98_fu_335_p3                                     |     |        | select_ln98    | select    | auto_sel               | 0       |
|    select_ln98_1_fu_383_p3                                   |     |        | select_ln98_1  | select    | auto_sel               | 0       |
|    select_ln98_2_fu_343_p3                                   |     |        | select_ln98_2  | select    | auto_sel               | 0       |
|    cmp200_fu_406_p2                                          |     |        | cmp200         | seteq     | auto                   | 0       |
|    add_ln104_fu_411_p2                                       |     |        | add_ln104      | add       | fabric                 | 0       |
|    icmp_ln101_fu_359_p2                                      |     |        | icmp_ln101     | seteq     | auto                   | 0       |
|    last_fu_431_p2                                            |     |        | last           | and       | auto                   | 0       |
|    add_ln99_fu_364_p2                                        |     |        | add_ln99       | add       | fabric                 | 0       |
+--------------------------------------------------------------+-----+--------+----------------+-----------+------------------------+---------+


================================================================
== Storage Report
================================================================
+-------------------+--------------+-----------+------+------+--------+-------------+------+---------+------------------+
| Name              | Usage        | Type      | BRAM | URAM | Pragma | Variable    | Impl | Latency | Bitwidth, Depth, |
|                   |              |           |      |      |        |             |      |         | Banks            |
+-------------------+--------------+-----------+------+------+--------+-------------+------+---------+------------------+
| + process_images  |              |           | 104  | 0    |        |             |      |         |                  |
|   control_s_axi_U | interface    | s_axilite |      |      |        |             |      |         |                  |
|   image_U         | rom_np array |           | 8    |      |        | image       | auto | 1       | 8, 11008, 1      |
|   image_1_U       | rom_np array |           | 8    |      |        | image_1     | auto | 1       | 8, 11008, 1      |
|   image_2_U       | rom_np array |           | 8    |      |        | image_2     | auto | 1       | 8, 11008, 1      |
|   image_3_U       | rom_np array |           | 8    |      |        | image_3     | auto | 1       | 8, 11008, 1      |
|   image_4_U       | rom_np array |           | 8    |      |        | image_4     | auto | 1       | 8, 11008, 1      |
|   image_5_U       | rom_np array |           | 8    |      |        | image_5     | auto | 1       | 8, 11008, 1      |
|   conv_result_U   | ram_1p array |           | 32   |      |        | conv_result | auto | 1       | 8, 65536, 1      |
|   max_result_U    | ram_1p array |           | 8    |      |        | max_result  | auto | 1       | 8, 16384, 1      |
|   min_result_U    | ram_1p array |           | 8    |      |        | min_result  | auto | 1       | 8, 16384, 1      |
|   avg_result_U    | ram_1p array |           | 8    |      |        | avg_result  | auto | 1       | 8, 16384, 1      |
+-------------------+--------------+-----------+------+------+--------+-------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------------+--------------------------------------------------------------+
| Type      | Options                                      | Location                                                     |
+-----------+----------------------------------------------+--------------------------------------------------------------+
| interface | axis port = in_stream                        | HLSEindoefening/hls_process_images.cpp:4 in process_images   |
| interface | axis port = conv_out                         | HLSEindoefening/hls_process_images.cpp:5 in process_images   |
| interface | axis port = max_out                          | HLSEindoefening/hls_process_images.cpp:6 in process_images   |
| interface | axis port = min_out                          | HLSEindoefening/hls_process_images.cpp:7 in process_images   |
| interface | axis port = avg_out                          | HLSEindoefening/hls_process_images.cpp:8 in process_images   |
| interface | s_axilite port = img_height bundle = control | HLSEindoefening/hls_process_images.cpp:10 in process_images  |
| interface | s_axilite port = img_width bundle = control  | HLSEindoefening/hls_process_images.cpp:11 in process_images  |
| interface | s_axilite port =return bundle = control      | HLSEindoefening/hls_process_images.cpp:12 in process_images  |
| pipeline  |                                              | HLSEindoefening/hls_process_images.cpp:23 in process_images  |
| pipeline  |                                              | HLSEindoefening/hls_process_images.cpp:39 in process_images  |
| pipeline  |                                              | HLSEindoefening/hls_process_images.cpp:55 in process_images  |
| pipeline  |                                              | HLSEindoefening/hls_process_images.cpp:84 in process_images  |
| pipeline  |                                              | HLSEindoefening/hls_process_images.cpp:100 in process_images |
+-----------+----------------------------------------------+--------------------------------------------------------------+

* Inferred Pragmas
+-----------------------------------------------------+-----------------+-------------------------------------------+----------------------------------------------------------------------------+
| Source                                              | Inferred Pragma | Options                                   | Location                                                                   |
+-----------------------------------------------------+-----------------+-------------------------------------------+----------------------------------------------------------------------------+
| pipeline  HLSEindoefening/hls_process_images.cpp:55 | array_partition | dim=1 type=cyclic factor=3 variable=image | variable image in process_images HLSEindoefening/hls_process_images.cpp:14 |
+-----------------------------------------------------+-----------------+-------------------------------------------+----------------------------------------------------------------------------+


