{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464150345893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464150345894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 14:25:45 2016 " "Processing started: Wed May 25 14:25:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464150345894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464150345894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464150345894 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464150346263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/testbench_histogram.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/testbench_histogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Histogram " "Found entity 1: testbench_Histogram" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464150346319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464150346319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464150346323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464150346323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464150346327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464150346327 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1464150346331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464150346332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464150346332 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(100) " "Verilog Module Declaration warning at Sdram_Control_4Port.v(100): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/Sdram_Control_4Port.v" 100 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464150346339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464150346340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464150346340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464150346345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464150346345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histo.v 1 1 " "Found 1 design units, including 1 entities, in source file histo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Histo " "Found entity 1: Histo" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464150346353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464150346353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/SRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464150346358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464150346358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greyscale.v 1 1 " "Found 1 design units, including 1 entities, in source file greyscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 Greyscale " "Found entity 1: Greyscale" {  } { { "Greyscale.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Greyscale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464150346361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464150346361 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gr_Out_His_D1 testbench_Histogram.v(71) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(71): created implicit net for \"Gr_Out_His_D1\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464150346361 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gr_Out_His_D2 testbench_Histogram.v(71) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(71): created implicit net for \"Gr_Out_His_D2\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464150346362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gr_Out_Cum_D1 testbench_Histogram.v(72) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(72): created implicit net for \"Gr_Out_Cum_D1\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464150346362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gr_Out_Cum_D2 testbench_Histogram.v(72) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(72): created implicit net for \"Gr_Out_Cum_D2\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464150346362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench_Histogram " "Elaborating entity \"testbench_Histogram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464150346521 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sCCD_R testbench_Histogram.v(33) " "Verilog HDL or VHDL warning at testbench_Histogram.v(33): object \"sCCD_R\" assigned a value but never read" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464150346523 "|testbench_Histogram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sCCD_G testbench_Histogram.v(33) " "Verilog HDL or VHDL warning at testbench_Histogram.v(33): object \"sCCD_G\" assigned a value but never read" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464150346523 "|testbench_Histogram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sCCD_B testbench_Histogram.v(33) " "Verilog HDL or VHDL warning at testbench_Histogram.v(33): object \"sCCD_B\" assigned a value but never read" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464150346523 "|testbench_Histogram"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr1_data testbench_Histogram.v(39) " "Verilog HDL warning at testbench_Histogram.v(39): object wr1_data used but never assigned" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1464150346523 "|testbench_Histogram"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr2_data testbench_Histogram.v(39) " "Verilog HDL warning at testbench_Histogram.v(39): object wr2_data used but never assigned" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1464150346523 "|testbench_Histogram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist_input testbench_Histogram.v(46) " "Verilog HDL or VHDL warning at testbench_Histogram.v(46): object \"hist_input\" assigned a value but never read" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464150346534 "|testbench_Histogram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 testbench_Histogram.v(143) " "Verilog HDL assignment warning at testbench_Histogram.v(143): truncated value with size 32 to match size of target (5)" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346600 "|testbench_Histogram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 testbench_Histogram.v(144) " "Verilog HDL assignment warning at testbench_Histogram.v(144): truncated value with size 32 to match size of target (5)" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346601 "|testbench_Histogram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "expected_output.data_a 0 testbench_Histogram.v(50) " "Net \"expected_output.data_a\" at testbench_Histogram.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1464150346671 "|testbench_Histogram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "expected_output.waddr_a 0 testbench_Histogram.v(50) " "Net \"expected_output.waddr_a\" at testbench_Histogram.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1464150346671 "|testbench_Histogram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "expected_output.we_a 0 testbench_Histogram.v(50) " "Net \"expected_output.we_a\" at testbench_Histogram.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1464150346672 "|testbench_Histogram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Histo Histo:coolName2 " "Elaborating entity \"Histo\" for hierarchy \"Histo:coolName2\"" {  } { { "Testbench/testbench_Histogram.v" "coolName2" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Histo.v(101) " "Verilog HDL assignment warning at Histo.v(101): truncated value with size 32 to match size of target (8)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346738 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Histo.v(109) " "Verilog HDL assignment warning at Histo.v(109): truncated value with size 32 to match size of target (8)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346739 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Histo.v(117) " "Verilog HDL assignment warning at Histo.v(117): truncated value with size 32 to match size of target (8)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346739 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Histo.v(128) " "Verilog HDL assignment warning at Histo.v(128): truncated value with size 32 to match size of target (8)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346739 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Histo.v(136) " "Verilog HDL assignment warning at Histo.v(136): truncated value with size 32 to match size of target (20)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346740 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Histo.v(172) " "Verilog HDL assignment warning at Histo.v(172): truncated value with size 32 to match size of target (12)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346742 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Histo.v(173) " "Verilog HDL assignment warning at Histo.v(173): truncated value with size 32 to match size of target (20)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346743 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Histo.v(174) " "Verilog HDL assignment warning at Histo.v(174): truncated value with size 32 to match size of target (12)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346743 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Histo.v(175) " "Verilog HDL assignment warning at Histo.v(175): truncated value with size 32 to match size of target (1)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346743 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Histo.v(177) " "Verilog HDL assignment warning at Histo.v(177): truncated value with size 32 to match size of target (12)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346744 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Histo.v(178) " "Verilog HDL assignment warning at Histo.v(178): truncated value with size 32 to match size of target (20)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346744 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Histo.v(179) " "Verilog HDL assignment warning at Histo.v(179): truncated value with size 32 to match size of target (12)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346745 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Histo.v(180) " "Verilog HDL assignment warning at Histo.v(180): truncated value with size 32 to match size of target (1)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346745 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Histo.v(183) " "Verilog HDL assignment warning at Histo.v(183): truncated value with size 32 to match size of target (12)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346745 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Histo.v(184) " "Verilog HDL assignment warning at Histo.v(184): truncated value with size 32 to match size of target (20)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346745 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Histo.v(185) " "Verilog HDL assignment warning at Histo.v(185): truncated value with size 32 to match size of target (12)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346745 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Histo.v(186) " "Verilog HDL assignment warning at Histo.v(186): truncated value with size 32 to match size of target (1)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346746 "|testbench_Histogram|Histo:coolName2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Histo.v(189) " "Verilog HDL assignment warning at Histo.v(189): truncated value with size 3 to match size of target (2)" {  } { { "Histo.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464150346746 "|testbench_Histogram|Histo:coolName2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM Histo:coolName2\|SRAM:HisRam " "Elaborating entity \"SRAM\" for hierarchy \"Histo:coolName2\|SRAM:HisRam\"" {  } { { "Histo.v" "HisRam" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Histo:coolName2\|SRAM:HisRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Histo:coolName2\|SRAM:HisRam\|altsyncram:altsyncram_component\"" {  } { { "SRAM.v" "altsyncram_component" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/SRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Histo:coolName2\|SRAM:HisRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Histo:coolName2\|SRAM:HisRam\|altsyncram:altsyncram_component\"" {  } { { "SRAM.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/SRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464150346830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Histo:coolName2\|SRAM:HisRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"Histo:coolName2\|SRAM:HisRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346831 ""}  } { { "SRAM.v" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/SRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464150346831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uio1 " "Found entity 1: altsyncram_uio1" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/db/altsyncram_uio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464150346915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464150346915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uio1 Histo:coolName2\|SRAM:HisRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated " "Elaborating entity \"altsyncram_uio1\" for hierarchy \"Histo:coolName2\|SRAM:HisRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464150346916 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1464150347146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464150347265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 14:25:47 2016 " "Processing ended: Wed May 25 14:25:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464150347265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464150347265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464150347265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464150347265 ""}
