
stm32f4xx_drives.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022c0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08002470  08002470  00012470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002580  08002580  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  08002580  08002580  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002580  08002580  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002580  08002580  00012580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002584  08002584  00012584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08002588  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020084  2**0
                  CONTENTS
 10 .bss          00000454  20000084  20000084  00020084  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004d8  200004d8  00020084  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   000024ff  00000000  00000000  000200ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000008aa  00000000  00000000  000225ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000288  00000000  00000000  00022e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000230  00000000  00000000  000230e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002fa3  00000000  00000000  00023310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002f6a  00000000  00000000  000262b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000b16e  00000000  00000000  0002921d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0003438b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001290  00000000  00000000  000343dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         0000009c  00000000  00000000  0003566c  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000014d  00000000  00000000  00035708  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000084 	.word	0x20000084
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08002458 	.word	0x08002458

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000088 	.word	0x20000088
 80001ec:	08002458 	.word	0x08002458

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <USART2_Init>:
uint8_t g_data = 0;

extern void initialise_monitor_handles();

void USART2_Init(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
	usart2_handle.pUSARTx = USART2;
 80002a4:	4b0d      	ldr	r3, [pc, #52]	; (80002dc <USART2_Init+0x3c>)
 80002a6:	4a0e      	ldr	r2, [pc, #56]	; (80002e0 <USART2_Init+0x40>)
 80002a8:	601a      	str	r2, [r3, #0]
	usart2_handle.USART_Config.USART_Baud = USART_STD_BAUD_115200;
 80002aa:	4b0c      	ldr	r3, [pc, #48]	; (80002dc <USART2_Init+0x3c>)
 80002ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80002b0:	609a      	str	r2, [r3, #8]
	usart2_handle.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CTRL_NONE;
 80002b2:	4b0a      	ldr	r3, [pc, #40]	; (80002dc <USART2_Init+0x3c>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	73da      	strb	r2, [r3, #15]
	usart2_handle.USART_Config.USART_Mode = USART_MODE_TXRX;
 80002b8:	4b08      	ldr	r3, [pc, #32]	; (80002dc <USART2_Init+0x3c>)
 80002ba:	2202      	movs	r2, #2
 80002bc:	711a      	strb	r2, [r3, #4]
	usart2_handle.USART_Config.USART_NoOfStopBits = USART_STOPBITS_1;
 80002be:	4b07      	ldr	r3, [pc, #28]	; (80002dc <USART2_Init+0x3c>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	731a      	strb	r2, [r3, #12]
	usart2_handle.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 80002c4:	4b05      	ldr	r3, [pc, #20]	; (80002dc <USART2_Init+0x3c>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	735a      	strb	r2, [r3, #13]
	usart2_handle.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 80002ca:	4b04      	ldr	r3, [pc, #16]	; (80002dc <USART2_Init+0x3c>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	739a      	strb	r2, [r3, #14]
	USART_Init(&usart2_handle);
 80002d0:	4802      	ldr	r0, [pc, #8]	; (80002dc <USART2_Init+0x3c>)
 80002d2:	f000 fcc9 	bl	8000c68 <USART_Init>
}
 80002d6:	bf00      	nop
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	200004a0 	.word	0x200004a0
 80002e0:	40004400 	.word	0x40004400

080002e4 <USART2_GPIOInit>:

void 	USART2_GPIOInit(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b084      	sub	sp, #16
 80002e8:	af00      	add	r7, sp, #0
	GPIO_Handle_t usart_gpios;

	usart_gpios.pGPIOx = GPIOA;
 80002ea:	4b0e      	ldr	r3, [pc, #56]	; (8000324 <USART2_GPIOInit+0x40>)
 80002ec:	607b      	str	r3, [r7, #4]
	usart_gpios.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80002ee:	2302      	movs	r3, #2
 80002f0:	727b      	strb	r3, [r7, #9]
	usart_gpios.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80002f2:	2300      	movs	r3, #0
 80002f4:	733b      	strb	r3, [r7, #12]
	usart_gpios.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 80002f6:	2301      	movs	r3, #1
 80002f8:	72fb      	strb	r3, [r7, #11]
	usart_gpios.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002fa:	2302      	movs	r3, #2
 80002fc:	72bb      	strb	r3, [r7, #10]
	usart_gpios.GPIO_PinConfig.GPIO_PinAltFunMode =7;
 80002fe:	2307      	movs	r3, #7
 8000300:	737b      	strb	r3, [r7, #13]

	usart_gpios.GPIO_PinConfig.GPIO_PinNumber  = GPIO_PIN_NO_2;
 8000302:	2302      	movs	r3, #2
 8000304:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 8000306:	1d3b      	adds	r3, r7, #4
 8000308:	4618      	mov	r0, r3
 800030a:	f000 f9d5 	bl	80006b8 <GPIO_Init>

	usart_gpios.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 800030e:	2303      	movs	r3, #3
 8000310:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	4618      	mov	r0, r3
 8000316:	f000 f9cf 	bl	80006b8 <GPIO_Init>

}
 800031a:	bf00      	nop
 800031c:	3710      	adds	r7, #16
 800031e:	46bd      	mov	sp, r7
 8000320:	bd80      	pop	{r7, pc}
 8000322:	bf00      	nop
 8000324:	40020000 	.word	0x40020000

08000328 <delay>:
	GPIO_Init(&GpioLed);

}

void delay(void)
{
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000/2 ; i ++);
 800032e:	2300      	movs	r3, #0
 8000330:	607b      	str	r3, [r7, #4]
 8000332:	e002      	b.n	800033a <delay+0x12>
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	3301      	adds	r3, #1
 8000338:	607b      	str	r3, [r7, #4]
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	4a04      	ldr	r2, [pc, #16]	; (8000350 <delay+0x28>)
 800033e:	4293      	cmp	r3, r2
 8000340:	d9f8      	bls.n	8000334 <delay+0xc>
}
 8000342:	bf00      	nop
 8000344:	bf00      	nop
 8000346:	370c      	adds	r7, #12
 8000348:	46bd      	mov	sp, r7
 800034a:	bc80      	pop	{r7}
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	0003d08f 	.word	0x0003d08f

08000354 <main>:
int main(void)
{
 8000354:	b590      	push	{r4, r7, lr}
 8000356:	b083      	sub	sp, #12
 8000358:	af00      	add	r7, sp, #0
	uint32_t cnt = 0;
 800035a:	2300      	movs	r3, #0
 800035c:	607b      	str	r3, [r7, #4]



	USART2_GPIOInit();
 800035e:	f7ff ffc1 	bl	80002e4 <USART2_GPIOInit>
    USART2_Init();
 8000362:	f7ff ff9d 	bl	80002a0 <USART2_Init>

    USART_IRQInterruptConfig(IRQ_NO_USART2,ENABLE);
 8000366:	2101      	movs	r1, #1
 8000368:	2026      	movs	r0, #38	; 0x26
 800036a:	f000 fde9 	bl	8000f40 <USART_IRQInterruptConfig>

    USART_PeripheralControl(USART2,ENABLE);
 800036e:	2101      	movs	r1, #1
 8000370:	482f      	ldr	r0, [pc, #188]	; (8000430 <main+0xdc>)
 8000372:	f000 fcfc 	bl	8000d6e <USART_PeripheralControl>

    printf("Application is running\n");
 8000376:	482f      	ldr	r0, [pc, #188]	; (8000434 <main+0xe0>)
 8000378:	f001 f8ba 	bl	80014f0 <puts>

    //do forever
    while(1)
    {
		//wait till button is pressed
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 800037c:	bf00      	nop
 800037e:	2100      	movs	r1, #0
 8000380:	482d      	ldr	r0, [pc, #180]	; (8000438 <main+0xe4>)
 8000382:	f000 fb3b 	bl	80009fc <GPIO_ReadFromInputPin>
 8000386:	4603      	mov	r3, r0
 8000388:	2b00      	cmp	r3, #0
 800038a:	d0f8      	beq.n	800037e <main+0x2a>

		//to avoid button de-bouncing related issues 200ms of delay
		delay();
 800038c:	f7ff ffcc 	bl	8000328 <delay>

		// Next message index ; make sure that cnt value doesn't cross 2
		cnt = cnt % 3;
 8000390:	687a      	ldr	r2, [r7, #4]
 8000392:	4b2a      	ldr	r3, [pc, #168]	; (800043c <main+0xe8>)
 8000394:	fba3 1302 	umull	r1, r3, r3, r2
 8000398:	0859      	lsrs	r1, r3, #1
 800039a:	460b      	mov	r3, r1
 800039c:	005b      	lsls	r3, r3, #1
 800039e:	440b      	add	r3, r1
 80003a0:	1ad3      	subs	r3, r2, r3
 80003a2:	607b      	str	r3, [r7, #4]

		//First lets enable the reception in interrupt mode
		//this code enables the receive interrupt
		while ( USART_ReceiveDataIT(&usart2_handle,rx_buf,strlen(msg[cnt])) != USART_READY );
 80003a4:	bf00      	nop
 80003a6:	4a26      	ldr	r2, [pc, #152]	; (8000440 <main+0xec>)
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003ae:	4618      	mov	r0, r3
 80003b0:	f7ff ff1e 	bl	80001f0 <strlen>
 80003b4:	4603      	mov	r3, r0
 80003b6:	461a      	mov	r2, r3
 80003b8:	4922      	ldr	r1, [pc, #136]	; (8000444 <main+0xf0>)
 80003ba:	4823      	ldr	r0, [pc, #140]	; (8000448 <main+0xf4>)
 80003bc:	f000 fd98 	bl	8000ef0 <USART_ReceiveDataIT>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d1ef      	bne.n	80003a6 <main+0x52>

		//Send the msg indexed by cnt in blocking mode
    	USART_SendData(&usart2_handle,(uint8_t*)msg[cnt],strlen(msg[cnt]));
 80003c6:	4a1e      	ldr	r2, [pc, #120]	; (8000440 <main+0xec>)
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80003ce:	4a1c      	ldr	r2, [pc, #112]	; (8000440 <main+0xec>)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003d6:	4618      	mov	r0, r3
 80003d8:	f7ff ff0a 	bl	80001f0 <strlen>
 80003dc:	4603      	mov	r3, r0
 80003de:	461a      	mov	r2, r3
 80003e0:	4621      	mov	r1, r4
 80003e2:	4819      	ldr	r0, [pc, #100]	; (8000448 <main+0xf4>)
 80003e4:	f000 fd36 	bl	8000e54 <USART_SendData>

    	printf("Transmitted : %s\n",msg[cnt]);
 80003e8:	4a15      	ldr	r2, [pc, #84]	; (8000440 <main+0xec>)
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003f0:	4619      	mov	r1, r3
 80003f2:	4816      	ldr	r0, [pc, #88]	; (800044c <main+0xf8>)
 80003f4:	f000 fff6 	bl	80013e4 <iprintf>


    	//Now lets wait until all the bytes are received from the arduino .
    	//When all the bytes are received rxCmplt will be SET in application callback
    	while(rxCmplt != SET);
 80003f8:	bf00      	nop
 80003fa:	4b15      	ldr	r3, [pc, #84]	; (8000450 <main+0xfc>)
 80003fc:	781b      	ldrb	r3, [r3, #0]
 80003fe:	2b01      	cmp	r3, #1
 8000400:	d1fb      	bne.n	80003fa <main+0xa6>

    	//just make sure that last byte should be null otherwise %s fails while printing
    	rx_buf[strlen(msg[cnt])+ 1] = '\0';
 8000402:	4a0f      	ldr	r2, [pc, #60]	; (8000440 <main+0xec>)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800040a:	4618      	mov	r0, r3
 800040c:	f7ff fef0 	bl	80001f0 <strlen>
 8000410:	4603      	mov	r3, r0
 8000412:	3301      	adds	r3, #1
 8000414:	4a0b      	ldr	r2, [pc, #44]	; (8000444 <main+0xf0>)
 8000416:	2100      	movs	r1, #0
 8000418:	54d1      	strb	r1, [r2, r3]

    	//Print what we received from the arduino
    	printf("Received    : %s\n",rx_buf);
 800041a:	490a      	ldr	r1, [pc, #40]	; (8000444 <main+0xf0>)
 800041c:	480d      	ldr	r0, [pc, #52]	; (8000454 <main+0x100>)
 800041e:	f000 ffe1 	bl	80013e4 <iprintf>

    	//invalidate the flag
    	rxCmplt = RESET;
 8000422:	4b0b      	ldr	r3, [pc, #44]	; (8000450 <main+0xfc>)
 8000424:	2200      	movs	r2, #0
 8000426:	701a      	strb	r2, [r3, #0]

    	//move on to next message indexed in msg[]
    	cnt ++;
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	3301      	adds	r3, #1
 800042c:	607b      	str	r3, [r7, #4]
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 800042e:	e7a5      	b.n	800037c <main+0x28>
 8000430:	40004400 	.word	0x40004400
 8000434:	080024a8 	.word	0x080024a8
 8000438:	40020000 	.word	0x40020000
 800043c:	aaaaaaab 	.word	0xaaaaaaab
 8000440:	20000000 	.word	0x20000000
 8000444:	200000a0 	.word	0x200000a0
 8000448:	200004a0 	.word	0x200004a0
 800044c:	080024c0 	.word	0x080024c0
 8000450:	200004c4 	.word	0x200004c4
 8000454:	080024d4 	.word	0x080024d4

08000458 <USART2_IRQHandler>:
	return 0;
}


void USART2_IRQHandler(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
	USART_IRQHandling(&usart2_handle);
 800045c:	4802      	ldr	r0, [pc, #8]	; (8000468 <USART2_IRQHandler+0x10>)
 800045e:	f000 fdf3 	bl	8001048 <USART_IRQHandling>
}
 8000462:	bf00      	nop
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	200004a0 	.word	0x200004a0

0800046c <USART_ApplicationEventCallback>:




void USART_ApplicationEventCallback( USART_Handle_t *pUSARTHandle,uint8_t ApEv)
{
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
 8000474:	460b      	mov	r3, r1
 8000476:	70fb      	strb	r3, [r7, #3]
   if(ApEv == USART_EVENT_RX_CMPLT)
 8000478:	78fb      	ldrb	r3, [r7, #3]
 800047a:	2b01      	cmp	r3, #1
 800047c:	d102      	bne.n	8000484 <USART_ApplicationEventCallback+0x18>
   {
			rxCmplt = SET;
 800047e:	4b04      	ldr	r3, [pc, #16]	; (8000490 <USART_ApplicationEventCallback+0x24>)
 8000480:	2201      	movs	r2, #1
 8000482:	701a      	strb	r2, [r3, #0]

   }else if (ApEv == USART_EVENT_TX_CMPLT)
   {
	   ;
   }
}
 8000484:	bf00      	nop
 8000486:	370c      	adds	r7, #12
 8000488:	46bd      	mov	sp, r7
 800048a:	bc80      	pop	{r7}
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop
 8000490:	200004c4 	.word	0x200004c4

08000494 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000494:	480d      	ldr	r0, [pc, #52]	; (80004cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000496:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000498:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800049c:	480c      	ldr	r0, [pc, #48]	; (80004d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800049e:	490d      	ldr	r1, [pc, #52]	; (80004d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004a0:	4a0d      	ldr	r2, [pc, #52]	; (80004d8 <LoopForever+0xe>)
  movs r3, #0
 80004a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004a4:	e002      	b.n	80004ac <LoopCopyDataInit>

080004a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004aa:	3304      	adds	r3, #4

080004ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004b0:	d3f9      	bcc.n	80004a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004b2:	4a0a      	ldr	r2, [pc, #40]	; (80004dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80004b4:	4c0a      	ldr	r4, [pc, #40]	; (80004e0 <LoopForever+0x16>)
  movs r3, #0
 80004b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004b8:	e001      	b.n	80004be <LoopFillZerobss>

080004ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004bc:	3204      	adds	r2, #4

080004be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004c0:	d3fb      	bcc.n	80004ba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004c2:	f000 ff63 	bl	800138c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004c6:	f7ff ff45 	bl	8000354 <main>

080004ca <LoopForever>:

LoopForever:
    b LoopForever
 80004ca:	e7fe      	b.n	80004ca <LoopForever>
  ldr   r0, =_estack
 80004cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80004d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004d4:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80004d8:	08002588 	.word	0x08002588
  ldr r2, =_sbss
 80004dc:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80004e0:	200004d8 	.word	0x200004d8

080004e4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004e4:	e7fe      	b.n	80004e4 <ADC_IRQHandler>
	...

080004e8 <GPIO_PeriClockControl>:
 * @Note			-  None
 *
 *
 *************************************** */

void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi) {
 80004e8:	b480      	push	{r7}
 80004ea:	b083      	sub	sp, #12
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
 80004f0:	460b      	mov	r3, r1
 80004f2:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE) {
 80004f4:	78fb      	ldrb	r3, [r7, #3]
 80004f6:	2b01      	cmp	r3, #1
 80004f8:	d162      	bne.n	80005c0 <GPIO_PeriClockControl+0xd8>
		if (pGPIOx == GPIOA) {
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	4a64      	ldr	r2, [pc, #400]	; (8000690 <GPIO_PeriClockControl+0x1a8>)
 80004fe:	4293      	cmp	r3, r2
 8000500:	d106      	bne.n	8000510 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 8000502:	4b64      	ldr	r3, [pc, #400]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000506:	4a63      	ldr	r2, [pc, #396]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000508:	f043 0301 	orr.w	r3, r3, #1
 800050c:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOH_PCLK_DI();
		} else if (pGPIOx == GPIOI) {
			GPIOI_PCLK_DI();
		}
	}
}
 800050e:	e0b9      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	4a61      	ldr	r2, [pc, #388]	; (8000698 <GPIO_PeriClockControl+0x1b0>)
 8000514:	4293      	cmp	r3, r2
 8000516:	d106      	bne.n	8000526 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000518:	4b5e      	ldr	r3, [pc, #376]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 800051a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800051c:	4a5d      	ldr	r2, [pc, #372]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 800051e:	f043 0302 	orr.w	r3, r3, #2
 8000522:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000524:	e0ae      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	4a5c      	ldr	r2, [pc, #368]	; (800069c <GPIO_PeriClockControl+0x1b4>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d106      	bne.n	800053c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800052e:	4b59      	ldr	r3, [pc, #356]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000532:	4a58      	ldr	r2, [pc, #352]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000534:	f043 0304 	orr.w	r3, r3, #4
 8000538:	6313      	str	r3, [r2, #48]	; 0x30
}
 800053a:	e0a3      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	4a58      	ldr	r2, [pc, #352]	; (80006a0 <GPIO_PeriClockControl+0x1b8>)
 8000540:	4293      	cmp	r3, r2
 8000542:	d106      	bne.n	8000552 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000544:	4b53      	ldr	r3, [pc, #332]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000548:	4a52      	ldr	r2, [pc, #328]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 800054a:	f043 0308 	orr.w	r3, r3, #8
 800054e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000550:	e098      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	4a53      	ldr	r2, [pc, #332]	; (80006a4 <GPIO_PeriClockControl+0x1bc>)
 8000556:	4293      	cmp	r3, r2
 8000558:	d106      	bne.n	8000568 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800055a:	4b4e      	ldr	r3, [pc, #312]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 800055c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800055e:	4a4d      	ldr	r2, [pc, #308]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000560:	f043 0310 	orr.w	r3, r3, #16
 8000564:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000566:	e08d      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	4a4f      	ldr	r2, [pc, #316]	; (80006a8 <GPIO_PeriClockControl+0x1c0>)
 800056c:	4293      	cmp	r3, r2
 800056e:	d106      	bne.n	800057e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000570:	4b48      	ldr	r3, [pc, #288]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000574:	4a47      	ldr	r2, [pc, #284]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000576:	f043 0320 	orr.w	r3, r3, #32
 800057a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800057c:	e082      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	4a4a      	ldr	r2, [pc, #296]	; (80006ac <GPIO_PeriClockControl+0x1c4>)
 8000582:	4293      	cmp	r3, r2
 8000584:	d106      	bne.n	8000594 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000586:	4b43      	ldr	r3, [pc, #268]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058a:	4a42      	ldr	r2, [pc, #264]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 800058c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000590:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000592:	e077      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	4a46      	ldr	r2, [pc, #280]	; (80006b0 <GPIO_PeriClockControl+0x1c8>)
 8000598:	4293      	cmp	r3, r2
 800059a:	d106      	bne.n	80005aa <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 800059c:	4b3d      	ldr	r3, [pc, #244]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 800059e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a0:	4a3c      	ldr	r2, [pc, #240]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 80005a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005a6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80005a8:	e06c      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	4a41      	ldr	r2, [pc, #260]	; (80006b4 <GPIO_PeriClockControl+0x1cc>)
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d168      	bne.n	8000684 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 80005b2:	4b38      	ldr	r3, [pc, #224]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b6:	4a37      	ldr	r2, [pc, #220]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 80005b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005bc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80005be:	e061      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		if (pGPIOx == GPIOA) {
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	4a33      	ldr	r2, [pc, #204]	; (8000690 <GPIO_PeriClockControl+0x1a8>)
 80005c4:	4293      	cmp	r3, r2
 80005c6:	d106      	bne.n	80005d6 <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 80005c8:	4b32      	ldr	r3, [pc, #200]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 80005ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005cc:	4a31      	ldr	r2, [pc, #196]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 80005ce:	f023 0301 	bic.w	r3, r3, #1
 80005d2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80005d4:	e056      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	4a2f      	ldr	r2, [pc, #188]	; (8000698 <GPIO_PeriClockControl+0x1b0>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d106      	bne.n	80005ec <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 80005de:	4b2d      	ldr	r3, [pc, #180]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	4a2c      	ldr	r2, [pc, #176]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 80005e4:	f023 0302 	bic.w	r3, r3, #2
 80005e8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80005ea:	e04b      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4a2b      	ldr	r2, [pc, #172]	; (800069c <GPIO_PeriClockControl+0x1b4>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d106      	bne.n	8000602 <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 80005f4:	4b27      	ldr	r3, [pc, #156]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 80005f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f8:	4a26      	ldr	r2, [pc, #152]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 80005fa:	f023 0304 	bic.w	r3, r3, #4
 80005fe:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000600:	e040      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	4a26      	ldr	r2, [pc, #152]	; (80006a0 <GPIO_PeriClockControl+0x1b8>)
 8000606:	4293      	cmp	r3, r2
 8000608:	d106      	bne.n	8000618 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 800060a:	4b22      	ldr	r3, [pc, #136]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060e:	4a21      	ldr	r2, [pc, #132]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000610:	f023 0308 	bic.w	r3, r3, #8
 8000614:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000616:	e035      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	4a22      	ldr	r2, [pc, #136]	; (80006a4 <GPIO_PeriClockControl+0x1bc>)
 800061c:	4293      	cmp	r3, r2
 800061e:	d106      	bne.n	800062e <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 8000620:	4b1c      	ldr	r3, [pc, #112]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000624:	4a1b      	ldr	r2, [pc, #108]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000626:	f023 0310 	bic.w	r3, r3, #16
 800062a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800062c:	e02a      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	4a1d      	ldr	r2, [pc, #116]	; (80006a8 <GPIO_PeriClockControl+0x1c0>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d106      	bne.n	8000644 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 8000636:	4b17      	ldr	r3, [pc, #92]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063a:	4a16      	ldr	r2, [pc, #88]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 800063c:	f023 0320 	bic.w	r3, r3, #32
 8000640:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000642:	e01f      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	4a19      	ldr	r2, [pc, #100]	; (80006ac <GPIO_PeriClockControl+0x1c4>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d106      	bne.n	800065a <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 800064c:	4b11      	ldr	r3, [pc, #68]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 800064e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000650:	4a10      	ldr	r2, [pc, #64]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000652:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000656:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000658:	e014      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	4a14      	ldr	r2, [pc, #80]	; (80006b0 <GPIO_PeriClockControl+0x1c8>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d106      	bne.n	8000670 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 8000662:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000666:	4a0b      	ldr	r2, [pc, #44]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 8000668:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800066c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800066e:	e009      	b.n	8000684 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	4a10      	ldr	r2, [pc, #64]	; (80006b4 <GPIO_PeriClockControl+0x1cc>)
 8000674:	4293      	cmp	r3, r2
 8000676:	d105      	bne.n	8000684 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 8000678:	4b06      	ldr	r3, [pc, #24]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 800067a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067c:	4a05      	ldr	r2, [pc, #20]	; (8000694 <GPIO_PeriClockControl+0x1ac>)
 800067e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000682:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000684:	bf00      	nop
 8000686:	370c      	adds	r7, #12
 8000688:	46bd      	mov	sp, r7
 800068a:	bc80      	pop	{r7}
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	40020000 	.word	0x40020000
 8000694:	40023800 	.word	0x40023800
 8000698:	40020400 	.word	0x40020400
 800069c:	40020800 	.word	0x40020800
 80006a0:	40020c00 	.word	0x40020c00
 80006a4:	40021000 	.word	0x40021000
 80006a8:	40021400 	.word	0x40021400
 80006ac:	40021800 	.word	0x40021800
 80006b0:	40021c00 	.word	0x40021c00
 80006b4:	40022000 	.word	0x40022000

080006b8 <GPIO_Init>:

/*
 * 	Init and Deint of the peripheral
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b086      	sub	sp, #24
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]

	uint32_t temp = 0;
 80006c0:	2300      	movs	r3, #0
 80006c2:	617b      	str	r3, [r7, #20]
	// enable the peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2101      	movs	r1, #1
 80006ca:	4618      	mov	r0, r3
 80006cc:	f7ff ff0c 	bl	80004e8 <GPIO_PeriClockControl>

	// Configure the mode of the GPIO pin
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	795b      	ldrb	r3, [r3, #5]
 80006d4:	2b03      	cmp	r3, #3
 80006d6:	d81f      	bhi.n	8000718 <GPIO_Init+0x60>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	795b      	ldrb	r3, [r3, #5]
 80006dc:	461a      	mov	r2, r3
				<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	791b      	ldrb	r3, [r3, #4]
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	fa02 f303 	lsl.w	r3, r2, r3
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 80006e8:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x03
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	681a      	ldr	r2, [r3, #0]
				<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // cleraing off the pin number before using it
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	791b      	ldrb	r3, [r3, #4]
 80006f4:	4619      	mov	r1, r3
 80006f6:	2303      	movs	r3, #3
 80006f8:	408b      	lsls	r3, r1
		pGPIOHandle->pGPIOx->MODER &= ~(0x03
 80006fa:	43db      	mvns	r3, r3
 80006fc:	4619      	mov	r1, r3
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	400a      	ands	r2, r1
 8000704:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;			//setting
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	6819      	ldr	r1, [r3, #0]
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	697a      	ldr	r2, [r7, #20]
 8000712:	430a      	orrs	r2, r1
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	e0ca      	b.n	80008ae <GPIO_Init+0x1f6>

	}
	else
	{
		// this is the interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	795b      	ldrb	r3, [r3, #5]
 800071c:	2b04      	cmp	r3, #4
 800071e:	d117      	bne.n	8000750 <GPIO_Init+0x98>
		{
			//1. Configure the FTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000720:	4b4a      	ldr	r3, [pc, #296]	; (800084c <GPIO_Init+0x194>)
 8000722:	68db      	ldr	r3, [r3, #12]
 8000724:	687a      	ldr	r2, [r7, #4]
 8000726:	7912      	ldrb	r2, [r2, #4]
 8000728:	4611      	mov	r1, r2
 800072a:	2201      	movs	r2, #1
 800072c:	408a      	lsls	r2, r1
 800072e:	4611      	mov	r1, r2
 8000730:	4a46      	ldr	r2, [pc, #280]	; (800084c <GPIO_Init+0x194>)
 8000732:	430b      	orrs	r3, r1
 8000734:	60d3      	str	r3, [r2, #12]
			// clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000736:	4b45      	ldr	r3, [pc, #276]	; (800084c <GPIO_Init+0x194>)
 8000738:	689b      	ldr	r3, [r3, #8]
 800073a:	687a      	ldr	r2, [r7, #4]
 800073c:	7912      	ldrb	r2, [r2, #4]
 800073e:	4611      	mov	r1, r2
 8000740:	2201      	movs	r2, #1
 8000742:	408a      	lsls	r2, r1
 8000744:	43d2      	mvns	r2, r2
 8000746:	4611      	mov	r1, r2
 8000748:	4a40      	ldr	r2, [pc, #256]	; (800084c <GPIO_Init+0x194>)
 800074a:	400b      	ands	r3, r1
 800074c:	6093      	str	r3, [r2, #8]
 800074e:	e035      	b.n	80007bc <GPIO_Init+0x104>
		}

		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_IT_RT)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	795b      	ldrb	r3, [r3, #5]
 8000754:	2b05      	cmp	r3, #5
 8000756:	d117      	bne.n	8000788 <GPIO_Init+0xd0>
		{
			//1. Configure the RTSR
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000758:	4b3c      	ldr	r3, [pc, #240]	; (800084c <GPIO_Init+0x194>)
 800075a:	689b      	ldr	r3, [r3, #8]
 800075c:	687a      	ldr	r2, [r7, #4]
 800075e:	7912      	ldrb	r2, [r2, #4]
 8000760:	4611      	mov	r1, r2
 8000762:	2201      	movs	r2, #1
 8000764:	408a      	lsls	r2, r1
 8000766:	4611      	mov	r1, r2
 8000768:	4a38      	ldr	r2, [pc, #224]	; (800084c <GPIO_Init+0x194>)
 800076a:	430b      	orrs	r3, r1
 800076c:	6093      	str	r3, [r2, #8]
			// clear the corresponding FTSR bit
			EXTI->FTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800076e:	4b37      	ldr	r3, [pc, #220]	; (800084c <GPIO_Init+0x194>)
 8000770:	68db      	ldr	r3, [r3, #12]
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	7912      	ldrb	r2, [r2, #4]
 8000776:	4611      	mov	r1, r2
 8000778:	2201      	movs	r2, #1
 800077a:	408a      	lsls	r2, r1
 800077c:	43d2      	mvns	r2, r2
 800077e:	4611      	mov	r1, r2
 8000780:	4a32      	ldr	r2, [pc, #200]	; (800084c <GPIO_Init+0x194>)
 8000782:	400b      	ands	r3, r1
 8000784:	60d3      	str	r3, [r2, #12]
 8000786:	e019      	b.n	80007bc <GPIO_Init+0x104>
		}

		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_IT_RFT)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	795b      	ldrb	r3, [r3, #5]
 800078c:	2b06      	cmp	r3, #6
 800078e:	d115      	bne.n	80007bc <GPIO_Init+0x104>
		{
			//1. Configure bothh RTSR and FTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000790:	4b2e      	ldr	r3, [pc, #184]	; (800084c <GPIO_Init+0x194>)
 8000792:	68db      	ldr	r3, [r3, #12]
 8000794:	687a      	ldr	r2, [r7, #4]
 8000796:	7912      	ldrb	r2, [r2, #4]
 8000798:	4611      	mov	r1, r2
 800079a:	2201      	movs	r2, #1
 800079c:	408a      	lsls	r2, r1
 800079e:	4611      	mov	r1, r2
 80007a0:	4a2a      	ldr	r2, [pc, #168]	; (800084c <GPIO_Init+0x194>)
 80007a2:	430b      	orrs	r3, r1
 80007a4:	60d3      	str	r3, [r2, #12]
			// clear the corresponding RTSR bit
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007a6:	4b29      	ldr	r3, [pc, #164]	; (800084c <GPIO_Init+0x194>)
 80007a8:	689b      	ldr	r3, [r3, #8]
 80007aa:	687a      	ldr	r2, [r7, #4]
 80007ac:	7912      	ldrb	r2, [r2, #4]
 80007ae:	4611      	mov	r1, r2
 80007b0:	2201      	movs	r2, #1
 80007b2:	408a      	lsls	r2, r1
 80007b4:	4611      	mov	r1, r2
 80007b6:	4a25      	ldr	r2, [pc, #148]	; (800084c <GPIO_Init+0x194>)
 80007b8:	430b      	orrs	r3, r1
 80007ba:	6093      	str	r3, [r2, #8]

		}
		//2. COnfigure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	791b      	ldrb	r3, [r3, #4]
 80007c0:	089b      	lsrs	r3, r3, #2
 80007c2:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	791b      	ldrb	r3, [r3, #4]
 80007c8:	f003 0303 	and.w	r3, r3, #3
 80007cc:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIOA_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4a1f      	ldr	r2, [pc, #124]	; (8000850 <GPIO_Init+0x198>)
 80007d4:	4293      	cmp	r3, r2
 80007d6:	d04d      	beq.n	8000874 <GPIO_Init+0x1bc>
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a1d      	ldr	r2, [pc, #116]	; (8000854 <GPIO_Init+0x19c>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d032      	beq.n	8000848 <GPIO_Init+0x190>
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a1c      	ldr	r2, [pc, #112]	; (8000858 <GPIO_Init+0x1a0>)
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d02b      	beq.n	8000844 <GPIO_Init+0x18c>
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a1a      	ldr	r2, [pc, #104]	; (800085c <GPIO_Init+0x1a4>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d024      	beq.n	8000840 <GPIO_Init+0x188>
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a19      	ldr	r2, [pc, #100]	; (8000860 <GPIO_Init+0x1a8>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d01d      	beq.n	800083c <GPIO_Init+0x184>
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a17      	ldr	r2, [pc, #92]	; (8000864 <GPIO_Init+0x1ac>)
 8000806:	4293      	cmp	r3, r2
 8000808:	d016      	beq.n	8000838 <GPIO_Init+0x180>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	4a16      	ldr	r2, [pc, #88]	; (8000868 <GPIO_Init+0x1b0>)
 8000810:	4293      	cmp	r3, r2
 8000812:	d00f      	beq.n	8000834 <GPIO_Init+0x17c>
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a14      	ldr	r2, [pc, #80]	; (800086c <GPIO_Init+0x1b4>)
 800081a:	4293      	cmp	r3, r2
 800081c:	d008      	beq.n	8000830 <GPIO_Init+0x178>
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4a13      	ldr	r2, [pc, #76]	; (8000870 <GPIO_Init+0x1b8>)
 8000824:	4293      	cmp	r3, r2
 8000826:	d101      	bne.n	800082c <GPIO_Init+0x174>
 8000828:	2308      	movs	r3, #8
 800082a:	e024      	b.n	8000876 <GPIO_Init+0x1be>
 800082c:	2300      	movs	r3, #0
 800082e:	e022      	b.n	8000876 <GPIO_Init+0x1be>
 8000830:	2307      	movs	r3, #7
 8000832:	e020      	b.n	8000876 <GPIO_Init+0x1be>
 8000834:	2306      	movs	r3, #6
 8000836:	e01e      	b.n	8000876 <GPIO_Init+0x1be>
 8000838:	2305      	movs	r3, #5
 800083a:	e01c      	b.n	8000876 <GPIO_Init+0x1be>
 800083c:	2304      	movs	r3, #4
 800083e:	e01a      	b.n	8000876 <GPIO_Init+0x1be>
 8000840:	2303      	movs	r3, #3
 8000842:	e018      	b.n	8000876 <GPIO_Init+0x1be>
 8000844:	2302      	movs	r3, #2
 8000846:	e016      	b.n	8000876 <GPIO_Init+0x1be>
 8000848:	2301      	movs	r3, #1
 800084a:	e014      	b.n	8000876 <GPIO_Init+0x1be>
 800084c:	40013c00 	.word	0x40013c00
 8000850:	40020000 	.word	0x40020000
 8000854:	40020400 	.word	0x40020400
 8000858:	40020800 	.word	0x40020800
 800085c:	40020c00 	.word	0x40020c00
 8000860:	40021000 	.word	0x40021000
 8000864:	40021400 	.word	0x40021400
 8000868:	40021800 	.word	0x40021800
 800086c:	40021c00 	.word	0x40021c00
 8000870:	40022000 	.word	0x40022000
 8000874:	2300      	movs	r3, #0
 8000876:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000878:	4b5d      	ldr	r3, [pc, #372]	; (80009f0 <GPIO_Init+0x338>)
 800087a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800087c:	4a5c      	ldr	r2, [pc, #368]	; (80009f0 <GPIO_Init+0x338>)
 800087e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000882:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1]=portcode << (temp2*4);
 8000884:	7c7a      	ldrb	r2, [r7, #17]
 8000886:	7cbb      	ldrb	r3, [r7, #18]
 8000888:	009b      	lsls	r3, r3, #2
 800088a:	fa02 f103 	lsl.w	r1, r2, r3
 800088e:	4a59      	ldr	r2, [pc, #356]	; (80009f4 <GPIO_Init+0x33c>)
 8000890:	7cfb      	ldrb	r3, [r7, #19]
 8000892:	3302      	adds	r3, #2
 8000894:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. ENable the Exti intrrupt delivery using IMR
		EXTI->IMR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000898:	4b57      	ldr	r3, [pc, #348]	; (80009f8 <GPIO_Init+0x340>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	687a      	ldr	r2, [r7, #4]
 800089e:	7912      	ldrb	r2, [r2, #4]
 80008a0:	4611      	mov	r1, r2
 80008a2:	2201      	movs	r2, #1
 80008a4:	408a      	lsls	r2, r1
 80008a6:	4611      	mov	r1, r2
 80008a8:	4a53      	ldr	r2, [pc, #332]	; (80009f8 <GPIO_Init+0x340>)
 80008aa:	430b      	orrs	r3, r1
 80008ac:	6013      	str	r3, [r2, #0]

	}

	temp = 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	617b      	str	r3, [r7, #20]

	// Configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	799b      	ldrb	r3, [r3, #6]
 80008b6:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	791b      	ldrb	r3, [r3, #4]
 80008bc:	005b      	lsls	r3, r3, #1
 80008be:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 80008c2:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x03
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	689a      	ldr	r2, [r3, #8]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	791b      	ldrb	r3, [r3, #4]
 80008ce:	4619      	mov	r1, r3
 80008d0:	2303      	movs	r3, #3
 80008d2:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x03
 80008d4:	43db      	mvns	r3, r3
 80008d6:	4619      	mov	r1, r3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	400a      	ands	r2, r1
 80008de:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	6899      	ldr	r1, [r3, #8]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	697a      	ldr	r2, [r7, #20]
 80008ec:	430a      	orrs	r2, r1
 80008ee:	609a      	str	r2, [r3, #8]

	temp = 0;
 80008f0:	2300      	movs	r3, #0
 80008f2:	617b      	str	r3, [r7, #20]

	// Configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	79db      	ldrb	r3, [r3, #7]
 80008f8:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	791b      	ldrb	r3, [r3, #4]
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 8000904:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x03
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	68da      	ldr	r2, [r3, #12]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	791b      	ldrb	r3, [r3, #4]
 8000910:	4619      	mov	r1, r3
 8000912:	2303      	movs	r3, #3
 8000914:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x03
 8000916:	43db      	mvns	r3, r3
 8000918:	4619      	mov	r1, r3
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	400a      	ands	r2, r1
 8000920:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	68d9      	ldr	r1, [r3, #12]
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	697a      	ldr	r2, [r7, #20]
 800092e:	430a      	orrs	r2, r1
 8000930:	60da      	str	r2, [r3, #12]

	temp = 0;
 8000932:	2300      	movs	r3, #0
 8000934:	617b      	str	r3, [r7, #20]

	//configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	7a1b      	ldrb	r3, [r3, #8]
 800093a:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	791b      	ldrb	r3, [r3, #4]
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType
 8000946:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	685a      	ldr	r2, [r3, #4]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	791b      	ldrb	r3, [r3, #4]
 8000952:	4619      	mov	r1, r3
 8000954:	2301      	movs	r3, #1
 8000956:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1
 8000958:	43db      	mvns	r3, r3
 800095a:	4619      	mov	r1, r3
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	400a      	ands	r2, r1
 8000962:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	6859      	ldr	r1, [r3, #4]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	697a      	ldr	r2, [r7, #20]
 8000970:	430a      	orrs	r2, r1
 8000972:	605a      	str	r2, [r3, #4]

	temp = 0;
 8000974:	2300      	movs	r3, #0
 8000976:	617b      	str	r3, [r7, #20]

	// configure the alternate functionality
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN) {
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	795b      	ldrb	r3, [r3, #5]
 800097c:	2b02      	cmp	r3, #2
 800097e:	d132      	bne.n	80009e6 <GPIO_Init+0x32e>
		uint32_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	791b      	ldrb	r3, [r3, #4]
 8000984:	08db      	lsrs	r3, r3, #3
 8000986:	b2db      	uxtb	r3, r3
 8000988:	60fb      	str	r3, [r7, #12]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	791b      	ldrb	r3, [r3, #4]
 800098e:	f003 0307 	and.w	r3, r3, #7
 8000992:	60bb      	str	r3, [r7, #8]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	68fa      	ldr	r2, [r7, #12]
 800099a:	3208      	adds	r2, #8
 800099c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	009b      	lsls	r3, r3, #2
 80009a4:	210f      	movs	r1, #15
 80009a6:	fa01 f303 	lsl.w	r3, r1, r3
 80009aa:	43db      	mvns	r3, r3
 80009ac:	4619      	mov	r1, r3
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	4011      	ands	r1, r2
 80009b4:	68fa      	ldr	r2, [r7, #12]
 80009b6:	3208      	adds	r2, #8
 80009b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |=
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	68fa      	ldr	r2, [r7, #12]
 80009c2:	3208      	adds	r2, #8
 80009c4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				(pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	7a5b      	ldrb	r3, [r3, #9]
 80009cc:	4619      	mov	r1, r3
 80009ce:	68bb      	ldr	r3, [r7, #8]
 80009d0:	009b      	lsls	r3, r3, #2
 80009d2:	fa01 f303 	lsl.w	r3, r1, r3
 80009d6:	4619      	mov	r1, r3
		pGPIOHandle->pGPIOx->AFR[temp1] |=
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4311      	orrs	r1, r2
 80009de:	68fa      	ldr	r2, [r7, #12]
 80009e0:	3208      	adds	r2, #8
 80009e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80009e6:	bf00      	nop
 80009e8:	3718      	adds	r7, #24
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	40023800 	.word	0x40023800
 80009f4:	40013800 	.word	0x40013800
 80009f8:	40013c00 	.word	0x40013c00

080009fc <GPIO_ReadFromInputPin>:
 * Data read and write
 *
 * return value will be either 0 or 1
 */

uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber) {
 80009fc:	b480      	push	{r7}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	460b      	mov	r3, r1
 8000a06:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t) ((pGPIOx->IDR >> PinNumber) & 0x0000001);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	691a      	ldr	r2, [r3, #16]
 8000a0c:	78fb      	ldrb	r3, [r7, #3]
 8000a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	f003 0301 	and.w	r3, r3, #1
 8000a18:	73fb      	strb	r3, [r7, #15]
	return value;
 8000a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3714      	adds	r7, #20
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bc80      	pop	{r7}
 8000a24:	4770      	bx	lr

08000a26 <RCC_GetPLLOutputClock>:
		//TODO
	}
}

uint32_t  RCC_GetPLLOutputClock()
{
 8000a26:	b480      	push	{r7}
 8000a28:	af00      	add	r7, sp, #0

	return 0;
 8000a2a:	2300      	movs	r3, #0
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bc80      	pop	{r7}
 8000a32:	4770      	bx	lr

08000a34 <RCC_GetPCLK1Value>:
uint8_t APB1_PreScaler[4] = { 2, 4 , 8, 16};



uint32_t RCC_GetPCLK1Value(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;

	uint8_t clksrc,temp,ahbp,apb1p;

	clksrc = ((RCC->CFGR >> 2) & 0x3);
 8000a3a:	4b25      	ldr	r3, [pc, #148]	; (8000ad0 <RCC_GetPCLK1Value+0x9c>)
 8000a3c:	689b      	ldr	r3, [r3, #8]
 8000a3e:	089b      	lsrs	r3, r3, #2
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	f003 0303 	and.w	r3, r3, #3
 8000a46:	727b      	strb	r3, [r7, #9]

	if(clksrc == 0 )
 8000a48:	7a7b      	ldrb	r3, [r7, #9]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d102      	bne.n	8000a54 <RCC_GetPCLK1Value+0x20>
	{
		SystemClk = 16000000;
 8000a4e:	4b21      	ldr	r3, [pc, #132]	; (8000ad4 <RCC_GetPCLK1Value+0xa0>)
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	e00b      	b.n	8000a6c <RCC_GetPCLK1Value+0x38>
	}else if(clksrc == 1)
 8000a54:	7a7b      	ldrb	r3, [r7, #9]
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d102      	bne.n	8000a60 <RCC_GetPCLK1Value+0x2c>
	{
		SystemClk = 8000000;
 8000a5a:	4b1f      	ldr	r3, [pc, #124]	; (8000ad8 <RCC_GetPCLK1Value+0xa4>)
 8000a5c:	60fb      	str	r3, [r7, #12]
 8000a5e:	e005      	b.n	8000a6c <RCC_GetPCLK1Value+0x38>
	}else if (clksrc == 2)
 8000a60:	7a7b      	ldrb	r3, [r7, #9]
 8000a62:	2b02      	cmp	r3, #2
 8000a64:	d102      	bne.n	8000a6c <RCC_GetPCLK1Value+0x38>
	{
		SystemClk = RCC_GetPLLOutputClock();
 8000a66:	f7ff ffde 	bl	8000a26 <RCC_GetPLLOutputClock>
 8000a6a:	60f8      	str	r0, [r7, #12]
	}

	//for ahb
	temp = ((RCC->CFGR >> 4 ) & 0xF);
 8000a6c:	4b18      	ldr	r3, [pc, #96]	; (8000ad0 <RCC_GetPCLK1Value+0x9c>)
 8000a6e:	689b      	ldr	r3, [r3, #8]
 8000a70:	091b      	lsrs	r3, r3, #4
 8000a72:	b2db      	uxtb	r3, r3
 8000a74:	f003 030f 	and.w	r3, r3, #15
 8000a78:	723b      	strb	r3, [r7, #8]

	if(temp < 8)
 8000a7a:	7a3b      	ldrb	r3, [r7, #8]
 8000a7c:	2b07      	cmp	r3, #7
 8000a7e:	d802      	bhi.n	8000a86 <RCC_GetPCLK1Value+0x52>
	{
		ahbp = 1;
 8000a80:	2301      	movs	r3, #1
 8000a82:	72fb      	strb	r3, [r7, #11]
 8000a84:	e005      	b.n	8000a92 <RCC_GetPCLK1Value+0x5e>
	}else
	{
		ahbp = AHB_PreScaler[temp-8];
 8000a86:	7a3b      	ldrb	r3, [r7, #8]
 8000a88:	3b08      	subs	r3, #8
 8000a8a:	4a14      	ldr	r2, [pc, #80]	; (8000adc <RCC_GetPCLK1Value+0xa8>)
 8000a8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a90:	72fb      	strb	r3, [r7, #11]
	}



	//apb1
	temp = ((RCC->CFGR >> 10 ) & 0x7);
 8000a92:	4b0f      	ldr	r3, [pc, #60]	; (8000ad0 <RCC_GetPCLK1Value+0x9c>)
 8000a94:	689b      	ldr	r3, [r3, #8]
 8000a96:	0a9b      	lsrs	r3, r3, #10
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	f003 0307 	and.w	r3, r3, #7
 8000a9e:	723b      	strb	r3, [r7, #8]

	if(temp < 4)
 8000aa0:	7a3b      	ldrb	r3, [r7, #8]
 8000aa2:	2b03      	cmp	r3, #3
 8000aa4:	d802      	bhi.n	8000aac <RCC_GetPCLK1Value+0x78>
	{
		apb1p = 1;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	72bb      	strb	r3, [r7, #10]
 8000aaa:	e004      	b.n	8000ab6 <RCC_GetPCLK1Value+0x82>
	}else
	{
		apb1p = APB1_PreScaler[temp-4];
 8000aac:	7a3b      	ldrb	r3, [r7, #8]
 8000aae:	3b04      	subs	r3, #4
 8000ab0:	4a0b      	ldr	r2, [pc, #44]	; (8000ae0 <RCC_GetPCLK1Value+0xac>)
 8000ab2:	5cd3      	ldrb	r3, [r2, r3]
 8000ab4:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 =  (SystemClk / ahbp) /apb1p;
 8000ab6:	7afb      	ldrb	r3, [r7, #11]
 8000ab8:	68fa      	ldr	r2, [r7, #12]
 8000aba:	fbb2 f2f3 	udiv	r2, r2, r3
 8000abe:	7abb      	ldrb	r3, [r7, #10]
 8000ac0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ac4:	607b      	str	r3, [r7, #4]

	return pclk1;
 8000ac6:	687b      	ldr	r3, [r7, #4]
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	3710      	adds	r7, #16
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	40023800 	.word	0x40023800
 8000ad4:	00f42400 	.word	0x00f42400
 8000ad8:	007a1200 	.word	0x007a1200
 8000adc:	2000000c 	.word	0x2000000c
 8000ae0:	2000001c 	.word	0x2000001c

08000ae4 <RCC_GetPCLK2Value>:
 * @return            -
 *
 * @Note              -
 */
uint32_t RCC_GetPCLK2Value(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b085      	sub	sp, #20
 8000ae8:	af00      	add	r7, sp, #0
	uint32_t SystemClock=0,tmp,pclk2;
 8000aea:	2300      	movs	r3, #0
 8000aec:	60fb      	str	r3, [r7, #12]
	uint8_t clk_src = ( RCC->CFGR >> 2) & 0X3;
 8000aee:	4b20      	ldr	r3, [pc, #128]	; (8000b70 <RCC_GetPCLK2Value+0x8c>)
 8000af0:	689b      	ldr	r3, [r3, #8]
 8000af2:	089b      	lsrs	r3, r3, #2
 8000af4:	b2db      	uxtb	r3, r3
 8000af6:	f003 0303 	and.w	r3, r3, #3
 8000afa:	727b      	strb	r3, [r7, #9]

	uint8_t ahbp,apb2p;

	if(clk_src == 0)
 8000afc:	7a7b      	ldrb	r3, [r7, #9]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d102      	bne.n	8000b08 <RCC_GetPCLK2Value+0x24>
	{
		SystemClock = 16000000;
 8000b02:	4b1c      	ldr	r3, [pc, #112]	; (8000b74 <RCC_GetPCLK2Value+0x90>)
 8000b04:	60fb      	str	r3, [r7, #12]
 8000b06:	e001      	b.n	8000b0c <RCC_GetPCLK2Value+0x28>
	}else
	{
		SystemClock = 8000000;
 8000b08:	4b1b      	ldr	r3, [pc, #108]	; (8000b78 <RCC_GetPCLK2Value+0x94>)
 8000b0a:	60fb      	str	r3, [r7, #12]
	}
	tmp = (RCC->CFGR >> 4 ) & 0xF;
 8000b0c:	4b18      	ldr	r3, [pc, #96]	; (8000b70 <RCC_GetPCLK2Value+0x8c>)
 8000b0e:	689b      	ldr	r3, [r3, #8]
 8000b10:	091b      	lsrs	r3, r3, #4
 8000b12:	f003 030f 	and.w	r3, r3, #15
 8000b16:	607b      	str	r3, [r7, #4]

	if(tmp < 0x08)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2b07      	cmp	r3, #7
 8000b1c:	d802      	bhi.n	8000b24 <RCC_GetPCLK2Value+0x40>
	{
		ahbp = 1;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	72fb      	strb	r3, [r7, #11]
 8000b22:	e005      	b.n	8000b30 <RCC_GetPCLK2Value+0x4c>
	}else
	{
       ahbp = AHB_PreScaler[tmp-8];
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	3b08      	subs	r3, #8
 8000b28:	4a14      	ldr	r2, [pc, #80]	; (8000b7c <RCC_GetPCLK2Value+0x98>)
 8000b2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b2e:	72fb      	strb	r3, [r7, #11]
	}

	tmp = (RCC->CFGR >> 13 ) & 0x7;
 8000b30:	4b0f      	ldr	r3, [pc, #60]	; (8000b70 <RCC_GetPCLK2Value+0x8c>)
 8000b32:	689b      	ldr	r3, [r3, #8]
 8000b34:	0b5b      	lsrs	r3, r3, #13
 8000b36:	f003 0307 	and.w	r3, r3, #7
 8000b3a:	607b      	str	r3, [r7, #4]
	if(tmp < 0x04)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2b03      	cmp	r3, #3
 8000b40:	d802      	bhi.n	8000b48 <RCC_GetPCLK2Value+0x64>
	{
		apb2p = 1;
 8000b42:	2301      	movs	r3, #1
 8000b44:	72bb      	strb	r3, [r7, #10]
 8000b46:	e004      	b.n	8000b52 <RCC_GetPCLK2Value+0x6e>
	}else
	{
		apb2p = APB1_PreScaler[tmp-4];
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	3b04      	subs	r3, #4
 8000b4c:	4a0c      	ldr	r2, [pc, #48]	; (8000b80 <RCC_GetPCLK2Value+0x9c>)
 8000b4e:	5cd3      	ldrb	r3, [r2, r3]
 8000b50:	72bb      	strb	r3, [r7, #10]
	}

	pclk2 = (SystemClock / ahbp )/ apb2p;
 8000b52:	7afb      	ldrb	r3, [r7, #11]
 8000b54:	68fa      	ldr	r2, [r7, #12]
 8000b56:	fbb2 f2f3 	udiv	r2, r2, r3
 8000b5a:	7abb      	ldrb	r3, [r7, #10]
 8000b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b60:	603b      	str	r3, [r7, #0]

	return pclk2;
 8000b62:	683b      	ldr	r3, [r7, #0]
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3714      	adds	r7, #20
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bc80      	pop	{r7}
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	40023800 	.word	0x40023800
 8000b74:	00f42400 	.word	0x00f42400
 8000b78:	007a1200 	.word	0x007a1200
 8000b7c:	2000000c 	.word	0x2000000c
 8000b80:	2000001c 	.word	0x2000001c

08000b84 <USART_SetBaudRate>:
 * @return            -
 *
 * @Note              -
 */
void USART_SetBaudRate(USART_RegDef_t *pUSARTx, uint32_t BaudRate)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b088      	sub	sp, #32
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	6039      	str	r1, [r7, #0]
	uint32_t usartdiv;

	//variables to hold Mantissa and Fraction values
	uint32_t M_part,F_part;

  uint32_t tempreg=0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	613b      	str	r3, [r7, #16]

  //Get the value of APB bus clock in to the variable PCLKx
  if(pUSARTx == USART1 || pUSARTx == USART6)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4a31      	ldr	r2, [pc, #196]	; (8000c5c <USART_SetBaudRate+0xd8>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d003      	beq.n	8000ba2 <USART_SetBaudRate+0x1e>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4a30      	ldr	r2, [pc, #192]	; (8000c60 <USART_SetBaudRate+0xdc>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d103      	bne.n	8000baa <USART_SetBaudRate+0x26>
  {
	   //USART1 and USART6 are hanging on APB2 bus
	   PCLKx = RCC_GetPCLK2Value();
 8000ba2:	f7ff ff9f 	bl	8000ae4 <RCC_GetPCLK2Value>
 8000ba6:	61f8      	str	r0, [r7, #28]
 8000ba8:	e002      	b.n	8000bb0 <USART_SetBaudRate+0x2c>
  }else
  {
	   PCLKx = RCC_GetPCLK1Value();
 8000baa:	f7ff ff43 	bl	8000a34 <RCC_GetPCLK1Value>
 8000bae:	61f8      	str	r0, [r7, #28]
  }

  //Check for OVER8 configuration bit
  if(pUSARTx->CR1 & (1 << USART_CR1_OVER8))
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d00b      	beq.n	8000bd4 <USART_SetBaudRate+0x50>
  {
	   //OVER8 = 1 , over sampling by 8
	   usartdiv = ((25 * PCLKx) / (2 *BaudRate));
 8000bbc:	69fa      	ldr	r2, [r7, #28]
 8000bbe:	4613      	mov	r3, r2
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	4413      	add	r3, r2
 8000bc4:	009a      	lsls	r2, r3, #2
 8000bc6:	441a      	add	r2, r3
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	005b      	lsls	r3, r3, #1
 8000bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bd0:	61bb      	str	r3, [r7, #24]
 8000bd2:	e00a      	b.n	8000bea <USART_SetBaudRate+0x66>
  }else
  {
	   //over sampling by 16
	   usartdiv = ((25 * PCLKx) / (4 *BaudRate));
 8000bd4:	69fa      	ldr	r2, [r7, #28]
 8000bd6:	4613      	mov	r3, r2
 8000bd8:	009b      	lsls	r3, r3, #2
 8000bda:	4413      	add	r3, r2
 8000bdc:	009a      	lsls	r2, r3, #2
 8000bde:	441a      	add	r2, r3
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	009b      	lsls	r3, r3, #2
 8000be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000be8:	61bb      	str	r3, [r7, #24]
  }

  //Calculate the Mantissa part
  M_part = usartdiv/100;
 8000bea:	69bb      	ldr	r3, [r7, #24]
 8000bec:	4a1d      	ldr	r2, [pc, #116]	; (8000c64 <USART_SetBaudRate+0xe0>)
 8000bee:	fba2 2303 	umull	r2, r3, r2, r3
 8000bf2:	095b      	lsrs	r3, r3, #5
 8000bf4:	60fb      	str	r3, [r7, #12]

  //Place the Mantissa part in appropriate bit position . refer USART_BRR
  tempreg |= M_part << 4;
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	011b      	lsls	r3, r3, #4
 8000bfa:	693a      	ldr	r2, [r7, #16]
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	613b      	str	r3, [r7, #16]

  //Extract the fraction part
  F_part = (usartdiv - (M_part * 100));
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	2264      	movs	r2, #100	; 0x64
 8000c04:	fb02 f303 	mul.w	r3, r2, r3
 8000c08:	69ba      	ldr	r2, [r7, #24]
 8000c0a:	1ad3      	subs	r3, r2, r3
 8000c0c:	617b      	str	r3, [r7, #20]

  //Calculate the final fractional
  if(pUSARTx->CR1 & ( 1 << USART_CR1_OVER8))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	68db      	ldr	r3, [r3, #12]
 8000c12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d00a      	beq.n	8000c30 <USART_SetBaudRate+0xac>
   {
	  //OVER8 = 1 , over sampling by 8
	  F_part = ((( F_part * 8)+ 50) / 100)& ((uint8_t)0x07);
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	00db      	lsls	r3, r3, #3
 8000c1e:	3332      	adds	r3, #50	; 0x32
 8000c20:	4a10      	ldr	r2, [pc, #64]	; (8000c64 <USART_SetBaudRate+0xe0>)
 8000c22:	fba2 2303 	umull	r2, r3, r2, r3
 8000c26:	095b      	lsrs	r3, r3, #5
 8000c28:	f003 0307 	and.w	r3, r3, #7
 8000c2c:	617b      	str	r3, [r7, #20]
 8000c2e:	e009      	b.n	8000c44 <USART_SetBaudRate+0xc0>

   }else
   {
	   //over sampling by 16
	   F_part = ((( F_part * 16)+ 50) / 100) & ((uint8_t)0x0F);
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	011b      	lsls	r3, r3, #4
 8000c34:	3332      	adds	r3, #50	; 0x32
 8000c36:	4a0b      	ldr	r2, [pc, #44]	; (8000c64 <USART_SetBaudRate+0xe0>)
 8000c38:	fba2 2303 	umull	r2, r3, r2, r3
 8000c3c:	095b      	lsrs	r3, r3, #5
 8000c3e:	f003 030f 	and.w	r3, r3, #15
 8000c42:	617b      	str	r3, [r7, #20]

   }

  //Place the fractional part in appropriate bit position . refer USART_BRR
  tempreg |= F_part;
 8000c44:	693a      	ldr	r2, [r7, #16]
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	613b      	str	r3, [r7, #16]

  //copy the value of tempreg in to BRR register
  pUSARTx->BRR = tempreg;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	693a      	ldr	r2, [r7, #16]
 8000c50:	609a      	str	r2, [r3, #8]
}
 8000c52:	bf00      	nop
 8000c54:	3720      	adds	r7, #32
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	40011000 	.word	0x40011000
 8000c60:	40011400 	.word	0x40011400
 8000c64:	51eb851f 	.word	0x51eb851f

08000c68 <USART_Init>:
 * @return            -
 *
 * @Note              -
 */
void USART_Init(USART_Handle_t *pUSARTHandle)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]

	//Temporary variable
	uint32_t tempreg=0;
 8000c70:	2300      	movs	r3, #0
 8000c72:	60fb      	str	r3, [r7, #12]

/******************************** Configuration of CR1******************************************/

	//Implement the code to enable the Clock for given USART peripheral
	 USART_PeriClockControl(pUSARTHandle->pUSARTx,ENABLE);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2101      	movs	r1, #1
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f000 f892 	bl	8000da4 <USART_PeriClockControl>

	//Enable USART Tx and Rx engines according to the USART_Mode configuration item
	if ( pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_RX)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	791b      	ldrb	r3, [r3, #4]
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d104      	bne.n	8000c92 <USART_Init+0x2a>
	{
		//Implement the code to enable the Receiver bit field
		tempreg|= (1 << USART_CR1_RE);
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	f043 0304 	orr.w	r3, r3, #4
 8000c8e:	60fb      	str	r3, [r7, #12]
 8000c90:	e010      	b.n	8000cb4 <USART_Init+0x4c>
	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_TX)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	791b      	ldrb	r3, [r3, #4]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d104      	bne.n	8000ca4 <USART_Init+0x3c>
	{
		//Implement the code to enable the Transmitter bit field
		tempreg |= ( 1 << USART_CR1_TE );
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	f043 0308 	orr.w	r3, r3, #8
 8000ca0:	60fb      	str	r3, [r7, #12]
 8000ca2:	e007      	b.n	8000cb4 <USART_Init+0x4c>

	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_TXRX)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	791b      	ldrb	r3, [r3, #4]
 8000ca8:	2b02      	cmp	r3, #2
 8000caa:	d103      	bne.n	8000cb4 <USART_Init+0x4c>
	{
		//Implement the code to enable the both Transmitter and Receiver bit fields
		tempreg |= ( ( 1 << USART_CR1_RE) | ( 1 << USART_CR1_TE) );
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	f043 030c 	orr.w	r3, r3, #12
 8000cb2:	60fb      	str	r3, [r7, #12]
	}

    //Implement the code to configure the Word length configuration item
	tempreg |= pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M ;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	7b5b      	ldrb	r3, [r3, #13]
 8000cb8:	031b      	lsls	r3, r3, #12
 8000cba:	461a      	mov	r2, r3
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	60fb      	str	r3, [r7, #12]


    //Configuration of parity control bit fields
	if ( pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	7b9b      	ldrb	r3, [r3, #14]
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d104      	bne.n	8000cd4 <USART_Init+0x6c>
	{
		//Implement the code to enable the parity control
		tempreg |= ( 1 << USART_CR1_PCE);
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cd0:	60fb      	str	r3, [r7, #12]
 8000cd2:	e00b      	b.n	8000cec <USART_Init+0x84>

		//Implement the code to enable EVEN parity
		//Not required because by default EVEN parity will be selected once you enable the parity control

	}else if (pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_ODD )
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	7b9b      	ldrb	r3, [r3, #14]
 8000cd8:	2b02      	cmp	r3, #2
 8000cda:	d107      	bne.n	8000cec <USART_Init+0x84>
	{
		//Implement the code to enable the parity control
	    tempreg |= ( 1 << USART_CR1_PCE);
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ce2:	60fb      	str	r3, [r7, #12]

	    //Implement the code to enable ODD parity
	    tempreg |= ( 1 << USART_CR1_PS);
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cea:	60fb      	str	r3, [r7, #12]

	}

   //Program the CR1 register
	pUSARTHandle->pUSARTx->CR1 = tempreg;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	68fa      	ldr	r2, [r7, #12]
 8000cf2:	60da      	str	r2, [r3, #12]

/******************************** Configuration of CR2******************************************/

	tempreg=0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	60fb      	str	r3, [r7, #12]

	//Implement the code to configure the number of stop bits inserted during USART frame transmission
	tempreg |= pUSARTHandle->USART_Config.USART_NoOfStopBits << USART_CR2_STOP;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	7b1b      	ldrb	r3, [r3, #12]
 8000cfc:	031b      	lsls	r3, r3, #12
 8000cfe:	461a      	mov	r2, r3
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	60fb      	str	r3, [r7, #12]

	//Program the CR2 register
	pUSARTHandle->pUSARTx->CR2 = tempreg;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	68fa      	ldr	r2, [r7, #12]
 8000d0c:	611a      	str	r2, [r3, #16]

/******************************** Configuration of CR3******************************************/

	tempreg=0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	60fb      	str	r3, [r7, #12]

	//Configuration of USART hardware flow control
	if ( pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	7bdb      	ldrb	r3, [r3, #15]
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d104      	bne.n	8000d24 <USART_Init+0xbc>
	{
		//Implement the code to enable CTS flow control
		tempreg |= ( 1 << USART_CR3_CTSE);
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	e014      	b.n	8000d4e <USART_Init+0xe6>


	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_RTS)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	7bdb      	ldrb	r3, [r3, #15]
 8000d28:	2b02      	cmp	r3, #2
 8000d2a:	d104      	bne.n	8000d36 <USART_Init+0xce>
	{
		//Implement the code to enable RTS flow control
		tempreg |= ( 1 << USART_CR3_RTSE);
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d32:	60fb      	str	r3, [r7, #12]
 8000d34:	e00b      	b.n	8000d4e <USART_Init+0xe6>

	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS_RTS)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	7bdb      	ldrb	r3, [r3, #15]
 8000d3a:	2b03      	cmp	r3, #3
 8000d3c:	d107      	bne.n	8000d4e <USART_Init+0xe6>
	{
		//Implement the code to enable both CTS and RTS Flow control
		tempreg |= ( 1 << USART_CR3_CTSE);
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d44:	60fb      	str	r3, [r7, #12]
		tempreg |= ( 1 << USART_CR3_RTSE);
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d4c:	60fb      	str	r3, [r7, #12]
	}


	pUSARTHandle->pUSARTx->CR3 = tempreg;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	68fa      	ldr	r2, [r7, #12]
 8000d54:	615a      	str	r2, [r3, #20]

/******************************** Configuration of BRR(Baudrate register)******************************************/

	//Implement the code to configure the baud rate
	//We will cover this in the lecture. No action required here
	USART_SetBaudRate(pUSARTHandle->pUSARTx,pUSARTHandle->USART_Config.USART_Baud);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4610      	mov	r0, r2
 8000d62:	f7ff ff0f 	bl	8000b84 <USART_SetBaudRate>

}
 8000d66:	bf00      	nop
 8000d68:	3710      	adds	r7, #16
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}

08000d6e <USART_PeripheralControl>:
 * @return            -
 *
 * @Note              -
 */
void USART_PeripheralControl(USART_RegDef_t *pUSARTx, uint8_t Cmd)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	b083      	sub	sp, #12
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	6078      	str	r0, [r7, #4]
 8000d76:	460b      	mov	r3, r1
 8000d78:	70fb      	strb	r3, [r7, #3]
	if(Cmd == ENABLE)
 8000d7a:	78fb      	ldrb	r3, [r7, #3]
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d106      	bne.n	8000d8e <USART_PeripheralControl+0x20>
	{
		pUSARTx->CR1 |= (1 << 13);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	60da      	str	r2, [r3, #12]
	}else
	{
		pUSARTx->CR1 &= ~(1 << 13);
	}

}
 8000d8c:	e005      	b.n	8000d9a <USART_PeripheralControl+0x2c>
		pUSARTx->CR1 &= ~(1 << 13);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	68db      	ldr	r3, [r3, #12]
 8000d92:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	60da      	str	r2, [r3, #12]
}
 8000d9a:	bf00      	nop
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr

08000da4 <USART_PeriClockControl>:
 * @return            -
 *
 * @Note              -
 */
void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnorDi)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	460b      	mov	r3, r1
 8000dae:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000db0:	78fb      	ldrb	r3, [r7, #3]
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d12a      	bne.n	8000e0c <USART_PeriClockControl+0x68>
	{
		if(pUSARTx == USART1)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4a17      	ldr	r2, [pc, #92]	; (8000e18 <USART_PeriClockControl+0x74>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d106      	bne.n	8000dcc <USART_PeriClockControl+0x28>
		{
			USART1_PCLK_EN();
 8000dbe:	4b17      	ldr	r3, [pc, #92]	; (8000e1c <USART_PeriClockControl+0x78>)
 8000dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dc2:	4a16      	ldr	r2, [pc, #88]	; (8000e1c <USART_PeriClockControl+0x78>)
 8000dc4:	f043 0310 	orr.w	r3, r3, #16
 8000dc8:	6453      	str	r3, [r2, #68]	; 0x44
	else
	{
		//TODO
	}

}
 8000dca:	e01f      	b.n	8000e0c <USART_PeriClockControl+0x68>
		}else if (pUSARTx == USART2)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	4a14      	ldr	r2, [pc, #80]	; (8000e20 <USART_PeriClockControl+0x7c>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d106      	bne.n	8000de2 <USART_PeriClockControl+0x3e>
			USART2_PCLK_EN();
 8000dd4:	4b11      	ldr	r3, [pc, #68]	; (8000e1c <USART_PeriClockControl+0x78>)
 8000dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd8:	4a10      	ldr	r2, [pc, #64]	; (8000e1c <USART_PeriClockControl+0x78>)
 8000dda:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dde:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000de0:	e014      	b.n	8000e0c <USART_PeriClockControl+0x68>
		}else if (pUSARTx == USART3)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4a0f      	ldr	r2, [pc, #60]	; (8000e24 <USART_PeriClockControl+0x80>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d106      	bne.n	8000df8 <USART_PeriClockControl+0x54>
			USART3_PCLK_EN();
 8000dea:	4b0c      	ldr	r3, [pc, #48]	; (8000e1c <USART_PeriClockControl+0x78>)
 8000dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dee:	4a0b      	ldr	r2, [pc, #44]	; (8000e1c <USART_PeriClockControl+0x78>)
 8000df0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000df4:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000df6:	e009      	b.n	8000e0c <USART_PeriClockControl+0x68>
		else if (pUSARTx == USART6)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	4a0b      	ldr	r2, [pc, #44]	; (8000e28 <USART_PeriClockControl+0x84>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d105      	bne.n	8000e0c <USART_PeriClockControl+0x68>
			USART6_PCLK_EN();
 8000e00:	4b06      	ldr	r3, [pc, #24]	; (8000e1c <USART_PeriClockControl+0x78>)
 8000e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e04:	4a05      	ldr	r2, [pc, #20]	; (8000e1c <USART_PeriClockControl+0x78>)
 8000e06:	f043 0320 	orr.w	r3, r3, #32
 8000e0a:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000e0c:	bf00      	nop
 8000e0e:	370c      	adds	r7, #12
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bc80      	pop	{r7}
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	40011000 	.word	0x40011000
 8000e1c:	40023800 	.word	0x40023800
 8000e20:	40004400 	.word	0x40004400
 8000e24:	40004800 	.word	0x40004800
 8000e28:	40011400 	.word	0x40011400

08000e2c <USART_GetFlagStatus>:
 * @return            -
 *
 * @Note              -
 */
uint8_t USART_GetFlagStatus(USART_RegDef_t *pUSARTx, uint8_t StatusFlagName)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	460b      	mov	r3, r1
 8000e36:	70fb      	strb	r3, [r7, #3]
    if(pUSARTx->SR & StatusFlagName)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	78fb      	ldrb	r3, [r7, #3]
 8000e3e:	4013      	ands	r3, r2
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <USART_GetFlagStatus+0x1c>
    {
    	return SET;
 8000e44:	2301      	movs	r3, #1
 8000e46:	e000      	b.n	8000e4a <USART_GetFlagStatus+0x1e>
    }

   return RESET;
 8000e48:	2300      	movs	r3, #0
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr

08000e54 <USART_SendData>:
 * @return            -
 *
 * @Note              - Resolve all the TODOs
 */
void USART_SendData(USART_Handle_t *pUSARTHandle, uint8_t *pTxBuffer, uint32_t Len)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]

	uint16_t *pdata;

   //Loop over until "Len" number of bytes are transferred
	for(uint32_t i = 0 ; i < Len; i++)
 8000e60:	2300      	movs	r3, #0
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	e031      	b.n	8000eca <USART_SendData+0x76>
	{
		//Implement the code to wait until TXE flag is set in the SR
		while(! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_TXE));
 8000e66:	bf00      	nop
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2180      	movs	r1, #128	; 0x80
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff ffdc 	bl	8000e2c <USART_GetFlagStatus>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d0f6      	beq.n	8000e68 <USART_SendData+0x14>

		//Check the USART_WordLength item for 9BIT or 8BIT in a frame
		if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	7b5b      	ldrb	r3, [r3, #13]
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d118      	bne.n	8000eb4 <USART_SendData+0x60>
		{
			//if 9BIT load the DR with 2bytes masking  the bits other than first 9 bits
			pdata = (uint16_t*) pTxBuffer;
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	613b      	str	r3, [r7, #16]
			pUSARTHandle->pUSARTx->DR = (*pdata & (uint16_t)0x01FF);
 8000e86:	693b      	ldr	r3, [r7, #16]
 8000e88:	881b      	ldrh	r3, [r3, #0]
 8000e8a:	461a      	mov	r2, r3
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000e94:	605a      	str	r2, [r3, #4]

			//check for USART_ParityControl
			if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	7b9b      	ldrb	r3, [r3, #14]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d106      	bne.n	8000eac <USART_SendData+0x58>
			{
				//No parity is used in this transfer , so 9bits of user data will be sent
				//Implement the code to increment pTxBuffer twice
				pTxBuffer++;
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	60bb      	str	r3, [r7, #8]
				pTxBuffer++;
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	60bb      	str	r3, [r7, #8]
 8000eaa:	e00b      	b.n	8000ec4 <USART_SendData+0x70>
			}
			else
			{
				//Parity bit is used in this transfer . so 8bits of user data will be sent
				//The 9th bit will be replaced by parity bit by the hardware
				pTxBuffer++;
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	60bb      	str	r3, [r7, #8]
 8000eb2:	e007      	b.n	8000ec4 <USART_SendData+0x70>
			}
		}
		else
		{
			//This is 8bit data transfer
			pUSARTHandle->pUSARTx->DR = (*pTxBuffer  & (uint8_t)0xFF);
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	781a      	ldrb	r2, [r3, #0]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	605a      	str	r2, [r3, #4]

			//Implement the code to increment the buffer address
			pTxBuffer++;
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	60bb      	str	r3, [r7, #8]
	for(uint32_t i = 0 ; i < Len; i++)
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	617b      	str	r3, [r7, #20]
 8000eca:	697a      	ldr	r2, [r7, #20]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	d3c9      	bcc.n	8000e66 <USART_SendData+0x12>
		}
	}

	//Implement the code to wait till TC flag is set in the SR
	while( ! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_TC));
 8000ed2:	bf00      	nop
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	2140      	movs	r1, #64	; 0x40
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff ffa6 	bl	8000e2c <USART_GetFlagStatus>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d0f6      	beq.n	8000ed4 <USART_SendData+0x80>
}
 8000ee6:	bf00      	nop
 8000ee8:	bf00      	nop
 8000eea:	3718      	adds	r7, #24
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <USART_ReceiveDataIT>:
 * @return            -
 *
 * @Note              -
 */
uint8_t USART_ReceiveDataIT(USART_Handle_t *pUSARTHandle,uint8_t *pRxBuffer, uint32_t Len)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b087      	sub	sp, #28
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	60b9      	str	r1, [r7, #8]
 8000efa:	607a      	str	r2, [r7, #4]
	uint8_t rxstate = pUSARTHandle->RxBusyState;
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000f02:	75fb      	strb	r3, [r7, #23]

	if(rxstate != USART_BUSY_IN_RX)
 8000f04:	7dfb      	ldrb	r3, [r7, #23]
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d014      	beq.n	8000f34 <USART_ReceiveDataIT+0x44>
	{
		pUSARTHandle->RxLen = Len;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	687a      	ldr	r2, [r7, #4]
 8000f0e:	61da      	str	r2, [r3, #28]
		pUSARTHandle->pRxBuffer = pRxBuffer;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	68ba      	ldr	r2, [r7, #8]
 8000f14:	615a      	str	r2, [r3, #20]
		pUSARTHandle->RxBusyState = USART_BUSY_IN_RX;
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	2201      	movs	r2, #1
 8000f1a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

		(void)pUSARTHandle->pUSARTx->DR;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	685b      	ldr	r3, [r3, #4]

		//Implement the code to enable interrupt for RXNE
		pUSARTHandle->pUSARTx->CR1 |= ( 1 << USART_CR1_RXNEIE);
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	68da      	ldr	r2, [r3, #12]
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f042 0220 	orr.w	r2, r2, #32
 8000f32:	60da      	str	r2, [r3, #12]

	}

	return rxstate;
 8000f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	371c      	adds	r7, #28
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr

08000f40 <USART_IRQInterruptConfig>:
 * @return            -
 *
 * @Note              -
 */
void USART_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	460a      	mov	r2, r1
 8000f4a:	71fb      	strb	r3, [r7, #7]
 8000f4c:	4613      	mov	r3, r2
 8000f4e:	71bb      	strb	r3, [r7, #6]

	if(EnorDi == ENABLE)
 8000f50:	79bb      	ldrb	r3, [r7, #6]
 8000f52:	2b01      	cmp	r3, #1
 8000f54:	d133      	bne.n	8000fbe <USART_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	2b1f      	cmp	r3, #31
 8000f5a:	d80a      	bhi.n	8000f72 <USART_IRQInterruptConfig+0x32>
		{
			//program ISER0 register
			*NVIC_ISER0 |= ( 1 << IRQNumber );
 8000f5c:	4b34      	ldr	r3, [pc, #208]	; (8001030 <USART_IRQInterruptConfig+0xf0>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	79fa      	ldrb	r2, [r7, #7]
 8000f62:	2101      	movs	r1, #1
 8000f64:	fa01 f202 	lsl.w	r2, r1, r2
 8000f68:	4611      	mov	r1, r2
 8000f6a:	4a31      	ldr	r2, [pc, #196]	; (8001030 <USART_IRQInterruptConfig+0xf0>)
 8000f6c:	430b      	orrs	r3, r1
 8000f6e:	6013      	str	r3, [r2, #0]
			//program ICER2 register
			*NVIC_ICER3 |= ( 1 << (IRQNumber % 64) );
		}
	}

}
 8000f70:	e059      	b.n	8001026 <USART_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64 ) //32 to 63
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	2b1f      	cmp	r3, #31
 8000f76:	d90f      	bls.n	8000f98 <USART_IRQInterruptConfig+0x58>
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	2b3f      	cmp	r3, #63	; 0x3f
 8000f7c:	d80c      	bhi.n	8000f98 <USART_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= ( 1 << (IRQNumber % 32) );
 8000f7e:	4b2d      	ldr	r3, [pc, #180]	; (8001034 <USART_IRQInterruptConfig+0xf4>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	79fa      	ldrb	r2, [r7, #7]
 8000f84:	f002 021f 	and.w	r2, r2, #31
 8000f88:	2101      	movs	r1, #1
 8000f8a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f8e:	4611      	mov	r1, r2
 8000f90:	4a28      	ldr	r2, [pc, #160]	; (8001034 <USART_IRQInterruptConfig+0xf4>)
 8000f92:	430b      	orrs	r3, r1
 8000f94:	6013      	str	r3, [r2, #0]
 8000f96:	e046      	b.n	8001026 <USART_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96 )
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	2b3f      	cmp	r3, #63	; 0x3f
 8000f9c:	d943      	bls.n	8001026 <USART_IRQInterruptConfig+0xe6>
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	2b5f      	cmp	r3, #95	; 0x5f
 8000fa2:	d840      	bhi.n	8001026 <USART_IRQInterruptConfig+0xe6>
			*NVIC_ISER3 |= ( 1 << (IRQNumber % 64) );
 8000fa4:	4b24      	ldr	r3, [pc, #144]	; (8001038 <USART_IRQInterruptConfig+0xf8>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	79fa      	ldrb	r2, [r7, #7]
 8000faa:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000fae:	2101      	movs	r1, #1
 8000fb0:	fa01 f202 	lsl.w	r2, r1, r2
 8000fb4:	4611      	mov	r1, r2
 8000fb6:	4a20      	ldr	r2, [pc, #128]	; (8001038 <USART_IRQInterruptConfig+0xf8>)
 8000fb8:	430b      	orrs	r3, r1
 8000fba:	6013      	str	r3, [r2, #0]
}
 8000fbc:	e033      	b.n	8001026 <USART_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	2b1f      	cmp	r3, #31
 8000fc2:	d80a      	bhi.n	8000fda <USART_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= ( 1 << IRQNumber );
 8000fc4:	4b1d      	ldr	r3, [pc, #116]	; (800103c <USART_IRQInterruptConfig+0xfc>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	79fa      	ldrb	r2, [r7, #7]
 8000fca:	2101      	movs	r1, #1
 8000fcc:	fa01 f202 	lsl.w	r2, r1, r2
 8000fd0:	4611      	mov	r1, r2
 8000fd2:	4a1a      	ldr	r2, [pc, #104]	; (800103c <USART_IRQInterruptConfig+0xfc>)
 8000fd4:	430b      	orrs	r3, r1
 8000fd6:	6013      	str	r3, [r2, #0]
}
 8000fd8:	e025      	b.n	8001026 <USART_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64 )
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	2b1f      	cmp	r3, #31
 8000fde:	d90f      	bls.n	8001000 <USART_IRQInterruptConfig+0xc0>
 8000fe0:	79fb      	ldrb	r3, [r7, #7]
 8000fe2:	2b3f      	cmp	r3, #63	; 0x3f
 8000fe4:	d80c      	bhi.n	8001000 <USART_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= ( 1 << (IRQNumber % 32) );
 8000fe6:	4b16      	ldr	r3, [pc, #88]	; (8001040 <USART_IRQInterruptConfig+0x100>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	79fa      	ldrb	r2, [r7, #7]
 8000fec:	f002 021f 	and.w	r2, r2, #31
 8000ff0:	2101      	movs	r1, #1
 8000ff2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ff6:	4611      	mov	r1, r2
 8000ff8:	4a11      	ldr	r2, [pc, #68]	; (8001040 <USART_IRQInterruptConfig+0x100>)
 8000ffa:	430b      	orrs	r3, r1
 8000ffc:	6013      	str	r3, [r2, #0]
 8000ffe:	e012      	b.n	8001026 <USART_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 6 && IRQNumber < 96 )
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	2b05      	cmp	r3, #5
 8001004:	d90f      	bls.n	8001026 <USART_IRQInterruptConfig+0xe6>
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	2b5f      	cmp	r3, #95	; 0x5f
 800100a:	d80c      	bhi.n	8001026 <USART_IRQInterruptConfig+0xe6>
			*NVIC_ICER3 |= ( 1 << (IRQNumber % 64) );
 800100c:	4b0d      	ldr	r3, [pc, #52]	; (8001044 <USART_IRQInterruptConfig+0x104>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	79fa      	ldrb	r2, [r7, #7]
 8001012:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001016:	2101      	movs	r1, #1
 8001018:	fa01 f202 	lsl.w	r2, r1, r2
 800101c:	4611      	mov	r1, r2
 800101e:	4a09      	ldr	r2, [pc, #36]	; (8001044 <USART_IRQInterruptConfig+0x104>)
 8001020:	430b      	orrs	r3, r1
 8001022:	6013      	str	r3, [r2, #0]
}
 8001024:	e7ff      	b.n	8001026 <USART_IRQInterruptConfig+0xe6>
 8001026:	bf00      	nop
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	bc80      	pop	{r7}
 800102e:	4770      	bx	lr
 8001030:	e000e100 	.word	0xe000e100
 8001034:	e000e104 	.word	0xe000e104
 8001038:	e000e10c 	.word	0xe000e10c
 800103c:	e000e180 	.word	0xe000e180
 8001040:	e000e184 	.word	0xe000e184
 8001044:	e000e18c 	.word	0xe000e18c

08001048 <USART_IRQHandling>:
 * @return            -
 *
 * @Note              -
 */
void USART_IRQHandling(USART_Handle_t *pUSARTHandle)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
	uint16_t *pdata;

/*************************Check for TC flag ********************************************/

    //Implement the code to check the state of TC bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_TC);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800105a:	617b      	str	r3, [r7, #20]

	 //Implement the code to check the state of TCEIE bit
	temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_TCIE);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	68db      	ldr	r3, [r3, #12]
 8001062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001066:	613b      	str	r3, [r7, #16]

	if(temp1 && temp2 )
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d021      	beq.n	80010b2 <USART_IRQHandling+0x6a>
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d01e      	beq.n	80010b2 <USART_IRQHandling+0x6a>
	{
		//this interrupt is because of TC

		//close transmission and call application callback if TxLen is zero
		if ( pUSARTHandle->TxBusyState == USART_BUSY_IN_TX)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f893 3020 	ldrb.w	r3, [r3, #32]
 800107a:	2b02      	cmp	r3, #2
 800107c:	d119      	bne.n	80010b2 <USART_IRQHandling+0x6a>
		{
			//Check the TxLen . If it is zero then close the data transmission
			if(! pUSARTHandle->TxLen )
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	699b      	ldr	r3, [r3, #24]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d115      	bne.n	80010b2 <USART_IRQHandling+0x6a>
			{
				//Implement the code to clear the TC flag
				pUSARTHandle->pUSARTx->SR &= ~( 1 << USART_SR_TC);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001094:	601a      	str	r2, [r3, #0]

				//Implement the code to clear the TCIE control bit

				//Reset the application state
				pUSARTHandle->TxBusyState = USART_READY;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2200      	movs	r2, #0
 800109a:	f883 2020 	strb.w	r2, [r3, #32]

				//Reset Buffer address to NULL
				pUSARTHandle->pTxBuffer = NULL;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	611a      	str	r2, [r3, #16]

				//Reset the length to zero
				pUSARTHandle->TxLen = 0;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2200      	movs	r2, #0
 80010a8:	619a      	str	r2, [r3, #24]

				//Call the application call back with event USART_EVENT_TX_CMPLT
				USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_TX_CMPLT);
 80010aa:	2100      	movs	r1, #0
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f7ff f9dd 	bl	800046c <USART_ApplicationEventCallback>
	}

/*************************Check for TXE flag ********************************************/

	//Implement the code to check the state of TXE bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_TXE);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010bc:	617b      	str	r3, [r7, #20]

	//Implement the code to check the state of TXEIE bit in CR1
	temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_TXEIE);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010c8:	613b      	str	r3, [r7, #16]


	if(temp1 && temp2 )
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d055      	beq.n	800117c <USART_IRQHandling+0x134>
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d052      	beq.n	800117c <USART_IRQHandling+0x134>
	{
		//this interrupt is because of TXE

		if(pUSARTHandle->TxBusyState == USART_BUSY_IN_TX)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d14d      	bne.n	800117c <USART_IRQHandling+0x134>
		{
			//Keep sending data until Txlen reaches to zero
			if(pUSARTHandle->TxLen > 0)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	699b      	ldr	r3, [r3, #24]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d03d      	beq.n	8001164 <USART_IRQHandling+0x11c>
			{
				//Check the USART_WordLength item for 9BIT or 8BIT in a frame
				if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	7b5b      	ldrb	r3, [r3, #13]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d129      	bne.n	8001144 <USART_IRQHandling+0xfc>
				{
					//if 9BIT load the DR with 2bytes masking  the bits other than first 9 bits
					pdata = (uint16_t*) pUSARTHandle->pTxBuffer;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	691b      	ldr	r3, [r3, #16]
 80010f4:	60fb      	str	r3, [r7, #12]
					pUSARTHandle->pUSARTx->DR = (*pdata & (uint16_t)0x01FF);
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	881b      	ldrh	r3, [r3, #0]
 80010fa:	461a      	mov	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001104:	605a      	str	r2, [r3, #4]

					//check for USART_ParityControl
					if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	7b9b      	ldrb	r3, [r3, #14]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d10f      	bne.n	800112e <USART_IRQHandling+0xe6>
					{
						//No parity is used in this transfer , so 9bits of user data will be sent
						//Implement the code to increment pTxBuffer twice
						pUSARTHandle->pTxBuffer++;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	691b      	ldr	r3, [r3, #16]
 8001112:	1c5a      	adds	r2, r3, #1
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	611a      	str	r2, [r3, #16]
						pUSARTHandle->pTxBuffer++;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	691b      	ldr	r3, [r3, #16]
 800111c:	1c5a      	adds	r2, r3, #1
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	611a      	str	r2, [r3, #16]
						pUSARTHandle->TxLen-=2;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	699b      	ldr	r3, [r3, #24]
 8001126:	1e9a      	subs	r2, r3, #2
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	619a      	str	r2, [r3, #24]
 800112c:	e01a      	b.n	8001164 <USART_IRQHandling+0x11c>
					}
					else
					{
						//Parity bit is used in this transfer . so 8bits of user data will be sent
						//The 9th bit will be replaced by parity bit by the hardware
						pUSARTHandle->pTxBuffer++;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	691b      	ldr	r3, [r3, #16]
 8001132:	1c5a      	adds	r2, r3, #1
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	611a      	str	r2, [r3, #16]
						pUSARTHandle->TxLen-=1;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	1e5a      	subs	r2, r3, #1
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	619a      	str	r2, [r3, #24]
 8001142:	e00f      	b.n	8001164 <USART_IRQHandling+0x11c>
					}
				}
				else
				{
					//This is 8bit data transfer
					pUSARTHandle->pUSARTx->DR = (*pUSARTHandle->pTxBuffer  & (uint8_t)0xFF);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	691b      	ldr	r3, [r3, #16]
 8001148:	781a      	ldrb	r2, [r3, #0]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]

					//Implement the code to increment the buffer address
					pUSARTHandle->pTxBuffer++;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	691b      	ldr	r3, [r3, #16]
 8001154:	1c5a      	adds	r2, r3, #1
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	611a      	str	r2, [r3, #16]
					pUSARTHandle->TxLen-=1;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	699b      	ldr	r3, [r3, #24]
 800115e:	1e5a      	subs	r2, r3, #1
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	619a      	str	r2, [r3, #24]
				}

			}
			if (pUSARTHandle->TxLen == 0 )
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d107      	bne.n	800117c <USART_IRQHandling+0x134>
			{
				//TxLen is zero
				//Implement the code to clear the TXEIE bit (disable interrupt for TXE flag )
				pUSARTHandle->pUSARTx->CR1 &= ~( 1 << USART_CR1_TXEIE);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	68da      	ldr	r2, [r3, #12]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800117a:	60da      	str	r2, [r3, #12]
		}
	}

/*************************Check for RXNE flag ********************************************/

	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_RXNE);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0320 	and.w	r3, r3, #32
 8001186:	617b      	str	r3, [r7, #20]
	temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_RXNEIE);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	68db      	ldr	r3, [r3, #12]
 800118e:	f003 0320 	and.w	r3, r3, #32
 8001192:	613b      	str	r3, [r7, #16]


	if(temp1 && temp2 )
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d073      	beq.n	8001282 <USART_IRQHandling+0x23a>
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d070      	beq.n	8001282 <USART_IRQHandling+0x23a>
	{
		//this interrupt is because of rxne
		if(pUSARTHandle->RxBusyState == USART_BUSY_IN_RX)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d16b      	bne.n	8001282 <USART_IRQHandling+0x23a>
		{
			if(pUSARTHandle->RxLen > 0)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	69db      	ldr	r3, [r3, #28]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d053      	beq.n	800125a <USART_IRQHandling+0x212>
			{
				//Check the USART_WordLength to decide whether we are going to receive 9bit of data in a frame or 8 bit
				if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	7b5b      	ldrb	r3, [r3, #13]
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d12f      	bne.n	800121a <USART_IRQHandling+0x1d2>
				{
					//We are going to receive 9bit data in a frame

					//Now, check are we using USART_ParityControl control or not
					if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	7b9b      	ldrb	r3, [r3, #14]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d119      	bne.n	80011f6 <USART_IRQHandling+0x1ae>
					{
						//No parity is used , so all 9bits will be of user data

						//read only first 9 bits so mask the DR with 0x01FF
						*((uint16_t*) pUSARTHandle->pRxBuffer) = (pUSARTHandle->pUSARTx->DR  & (uint16_t)0x01FF);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	695b      	ldr	r3, [r3, #20]
 80011ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80011d2:	b292      	uxth	r2, r2
 80011d4:	801a      	strh	r2, [r3, #0]

						//Now increment the pRxBuffer two times
						pUSARTHandle->pRxBuffer++;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	695b      	ldr	r3, [r3, #20]
 80011da:	1c5a      	adds	r2, r3, #1
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	615a      	str	r2, [r3, #20]
						pUSARTHandle->pRxBuffer++;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	695b      	ldr	r3, [r3, #20]
 80011e4:	1c5a      	adds	r2, r3, #1
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	615a      	str	r2, [r3, #20]
						pUSARTHandle->RxLen-=2;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	69db      	ldr	r3, [r3, #28]
 80011ee:	1e9a      	subs	r2, r3, #2
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	61da      	str	r2, [r3, #28]
 80011f4:	e031      	b.n	800125a <USART_IRQHandling+0x212>
					}
					else
					{
						//Parity is used, so 8bits will be of user data and 1 bit is parity
						 *pUSARTHandle->pRxBuffer = (pUSARTHandle->pUSARTx->DR  & (uint8_t)0xFF);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	685a      	ldr	r2, [r3, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	695b      	ldr	r3, [r3, #20]
 8001200:	b2d2      	uxtb	r2, r2
 8001202:	701a      	strb	r2, [r3, #0]
						 pUSARTHandle->pRxBuffer++;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	695b      	ldr	r3, [r3, #20]
 8001208:	1c5a      	adds	r2, r3, #1
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	615a      	str	r2, [r3, #20]
						 pUSARTHandle->RxLen-=1;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	69db      	ldr	r3, [r3, #28]
 8001212:	1e5a      	subs	r2, r3, #1
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	61da      	str	r2, [r3, #28]
 8001218:	e01f      	b.n	800125a <USART_IRQHandling+0x212>
				else
				{
					//We are going to receive 8bit data in a frame

					//Now, check are we using USART_ParityControl control or not
					if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	7b9b      	ldrb	r3, [r3, #14]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d107      	bne.n	8001232 <USART_IRQHandling+0x1ea>
					{
						//No parity is used , so all 8bits will be of user data

						//read 8 bits from DR
						 *pUSARTHandle->pRxBuffer = (uint8_t) (pUSARTHandle->pUSARTx->DR  & (uint8_t)0xFF);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	695b      	ldr	r3, [r3, #20]
 800122c:	b2d2      	uxtb	r2, r2
 800122e:	701a      	strb	r2, [r3, #0]
 8001230:	e009      	b.n	8001246 <USART_IRQHandling+0x1fe>
					else
					{
						//Parity is used, so , 7 bits will be of user data and 1 bit is parity

						//read only 7 bits , hence mask the DR with 0X7F
						 *pUSARTHandle->pRxBuffer = (uint8_t) (pUSARTHandle->pUSARTx->DR  & (uint8_t)0x7F);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	b2da      	uxtb	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	695b      	ldr	r3, [r3, #20]
 800123e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001242:	b2d2      	uxtb	r2, r2
 8001244:	701a      	strb	r2, [r3, #0]

					}

					//Now , increment the pRxBuffer
					pUSARTHandle->pRxBuffer++;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	615a      	str	r2, [r3, #20]
					 pUSARTHandle->RxLen-=1;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	69db      	ldr	r3, [r3, #28]
 8001254:	1e5a      	subs	r2, r3, #1
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	61da      	str	r2, [r3, #28]
				}


			}//if of >0

			if(! pUSARTHandle->RxLen)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	69db      	ldr	r3, [r3, #28]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d10f      	bne.n	8001282 <USART_IRQHandling+0x23a>
			{
				//disable the rxne
				pUSARTHandle->pUSARTx->CR1 &= ~( 1 << USART_CR1_RXNEIE );
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	68da      	ldr	r2, [r3, #12]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f022 0220 	bic.w	r2, r2, #32
 8001270:	60da      	str	r2, [r3, #12]
				pUSARTHandle->RxBusyState = USART_READY;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2200      	movs	r2, #0
 8001276:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_RX_CMPLT);
 800127a:	2101      	movs	r1, #1
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff f8f5 	bl	800046c <USART_ApplicationEventCallback>

/*************************Check for CTS flag ********************************************/
//Note : CTS feature is not applicable for UART4 and UART5

	//Implement the code to check the status of CTS bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_CTS);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800128c:	617b      	str	r3, [r7, #20]

	//Implement the code to check the state of CTSE bit in CR1
	temp2 = pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_CTSE);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	695b      	ldr	r3, [r3, #20]
 8001294:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001298:	613b      	str	r3, [r7, #16]

	//Implement the code to check the state of CTSIE bit in CR3 (This bit is not available for UART4 & UART5.)
	temp3 = pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_CTSIE);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	695b      	ldr	r3, [r3, #20]
 80012a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012a4:	60bb      	str	r3, [r7, #8]


	if(temp1  && temp2 )
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d00e      	beq.n	80012ca <USART_IRQHandling+0x282>
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d00b      	beq.n	80012ca <USART_IRQHandling+0x282>
	{
		//Implement the code to clear the CTS flag in SR
		pUSARTHandle->pUSARTx->SR &=  ~( 1 << USART_SR_CTS);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80012c0:	601a      	str	r2, [r3, #0]

		//this interrupt is because of cts
		USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_CTS);
 80012c2:	2103      	movs	r1, #3
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f7ff f8d1 	bl	800046c <USART_ApplicationEventCallback>
	}

/*************************Check for IDLE detection flag ********************************************/

	//Implement the code to check the status of IDLE flag bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_IDLE);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0310 	and.w	r3, r3, #16
 80012d4:	617b      	str	r3, [r7, #20]

	//Implement the code to check the state of IDLEIE bit in CR1
	temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_IDLEIE);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	f003 0310 	and.w	r3, r3, #16
 80012e0:	613b      	str	r3, [r7, #16]


	if(temp1 && temp2)
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d00f      	beq.n	8001308 <USART_IRQHandling+0x2c0>
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d00c      	beq.n	8001308 <USART_IRQHandling+0x2c0>
	{
		//Implement the code to clear the IDLE flag. Refer to the RM to understand the clear sequence
		temp1 = pUSARTHandle->pUSARTx->SR &= ~( 1 << USART_SR_IDLE);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	6812      	ldr	r2, [r2, #0]
 80012f8:	f023 0310 	bic.w	r3, r3, #16
 80012fc:	6013      	str	r3, [r2, #0]
 80012fe:	617b      	str	r3, [r7, #20]

		//this interrupt is because of idle
		USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_IDLE);
 8001300:	2102      	movs	r1, #2
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f7ff f8b2 	bl	800046c <USART_ApplicationEventCallback>
	}

/*************************Check for Overrun detection flag ********************************************/

	//Implement the code to check the status of ORE flag  in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & USART_SR_ORE;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 0303 	and.w	r3, r3, #3
 8001312:	617b      	str	r3, [r7, #20]

	//Implement the code to check the status of RXNEIE  bit in the CR1
	temp2 = pUSARTHandle->pUSARTx->CR1 & USART_CR1_RXNEIE;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	68db      	ldr	r3, [r3, #12]
 800131a:	f003 0305 	and.w	r3, r3, #5
 800131e:	613b      	str	r3, [r7, #16]


	if(temp1  && temp2 )
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d006      	beq.n	8001334 <USART_IRQHandling+0x2ec>
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <USART_IRQHandling+0x2ec>
	{
		//Need not to clear the ORE flag here, instead give an api for the application to clear the ORE flag .

		//this interrupt is because of Overrun error
		USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_ORE);
 800132c:	2107      	movs	r1, #7
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f7ff f89c 	bl	800046c <USART_ApplicationEventCallback>

//Noise Flag, Overrun error and Framing Error in multibuffer communication
//We dont discuss multibuffer communication in this course. please refer to the RM
//The blow code will get executed in only if multibuffer mode is used.

	temp2 =  pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_EIE) ;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	695b      	ldr	r3, [r3, #20]
 800133a:	f003 0301 	and.w	r3, r3, #1
 800133e:	613b      	str	r3, [r7, #16]

	if(temp2 )
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d01e      	beq.n	8001384 <USART_IRQHandling+0x33c>
	{
		temp1 = pUSARTHandle->pUSARTx->SR;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	617b      	str	r3, [r7, #20]
		if(temp1 & ( 1 << USART_SR_FE))
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	f003 0302 	and.w	r3, r3, #2
 8001354:	2b00      	cmp	r3, #0
 8001356:	d003      	beq.n	8001360 <USART_IRQHandling+0x318>
			/*
				This bit is set by hardware when a de-synchronization, excessive noise or a break character
				is detected. It is cleared by a software sequence (an read to the USART_SR register
				followed by a read to the USART_DR register).
			*/
			USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_FE);
 8001358:	2105      	movs	r1, #5
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff f886 	bl	800046c <USART_ApplicationEventCallback>
		}

		if(temp1 & ( 1 << USART_SR_NE) )
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	f003 0304 	and.w	r3, r3, #4
 8001366:	2b00      	cmp	r3, #0
 8001368:	d003      	beq.n	8001372 <USART_IRQHandling+0x32a>
			/*
				This bit is set by hardware when noise is detected on a received frame. It is cleared by a
				software sequence (an read to the USART_SR register followed by a read to the
				USART_DR register).
			*/
			USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_NE);
 800136a:	2106      	movs	r1, #6
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f7ff f87d 	bl	800046c <USART_ApplicationEventCallback>
		}

		if(temp1 & ( 1 << USART_SR_ORE) )
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	f003 0308 	and.w	r3, r3, #8
 8001378:	2b00      	cmp	r3, #0
 800137a:	d003      	beq.n	8001384 <USART_IRQHandling+0x33c>
		{
			USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_ORE);
 800137c:	2107      	movs	r1, #7
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff f874 	bl	800046c <USART_ApplicationEventCallback>
		}
	}


}
 8001384:	bf00      	nop
 8001386:	3718      	adds	r7, #24
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <__libc_init_array>:
 800138c:	b570      	push	{r4, r5, r6, lr}
 800138e:	4d0d      	ldr	r5, [pc, #52]	; (80013c4 <__libc_init_array+0x38>)
 8001390:	4c0d      	ldr	r4, [pc, #52]	; (80013c8 <__libc_init_array+0x3c>)
 8001392:	1b64      	subs	r4, r4, r5
 8001394:	10a4      	asrs	r4, r4, #2
 8001396:	2600      	movs	r6, #0
 8001398:	42a6      	cmp	r6, r4
 800139a:	d109      	bne.n	80013b0 <__libc_init_array+0x24>
 800139c:	4d0b      	ldr	r5, [pc, #44]	; (80013cc <__libc_init_array+0x40>)
 800139e:	4c0c      	ldr	r4, [pc, #48]	; (80013d0 <__libc_init_array+0x44>)
 80013a0:	f001 f85a 	bl	8002458 <_init>
 80013a4:	1b64      	subs	r4, r4, r5
 80013a6:	10a4      	asrs	r4, r4, #2
 80013a8:	2600      	movs	r6, #0
 80013aa:	42a6      	cmp	r6, r4
 80013ac:	d105      	bne.n	80013ba <__libc_init_array+0x2e>
 80013ae:	bd70      	pop	{r4, r5, r6, pc}
 80013b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80013b4:	4798      	blx	r3
 80013b6:	3601      	adds	r6, #1
 80013b8:	e7ee      	b.n	8001398 <__libc_init_array+0xc>
 80013ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80013be:	4798      	blx	r3
 80013c0:	3601      	adds	r6, #1
 80013c2:	e7f2      	b.n	80013aa <__libc_init_array+0x1e>
 80013c4:	08002580 	.word	0x08002580
 80013c8:	08002580 	.word	0x08002580
 80013cc:	08002580 	.word	0x08002580
 80013d0:	08002584 	.word	0x08002584

080013d4 <memset>:
 80013d4:	4402      	add	r2, r0
 80013d6:	4603      	mov	r3, r0
 80013d8:	4293      	cmp	r3, r2
 80013da:	d100      	bne.n	80013de <memset+0xa>
 80013dc:	4770      	bx	lr
 80013de:	f803 1b01 	strb.w	r1, [r3], #1
 80013e2:	e7f9      	b.n	80013d8 <memset+0x4>

080013e4 <iprintf>:
 80013e4:	b40f      	push	{r0, r1, r2, r3}
 80013e6:	4b0a      	ldr	r3, [pc, #40]	; (8001410 <iprintf+0x2c>)
 80013e8:	b513      	push	{r0, r1, r4, lr}
 80013ea:	681c      	ldr	r4, [r3, #0]
 80013ec:	b124      	cbz	r4, 80013f8 <iprintf+0x14>
 80013ee:	69a3      	ldr	r3, [r4, #24]
 80013f0:	b913      	cbnz	r3, 80013f8 <iprintf+0x14>
 80013f2:	4620      	mov	r0, r4
 80013f4:	f000 fa5a 	bl	80018ac <__sinit>
 80013f8:	ab05      	add	r3, sp, #20
 80013fa:	9a04      	ldr	r2, [sp, #16]
 80013fc:	68a1      	ldr	r1, [r4, #8]
 80013fe:	9301      	str	r3, [sp, #4]
 8001400:	4620      	mov	r0, r4
 8001402:	f000 fc5f 	bl	8001cc4 <_vfiprintf_r>
 8001406:	b002      	add	sp, #8
 8001408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800140c:	b004      	add	sp, #16
 800140e:	4770      	bx	lr
 8001410:	20000020 	.word	0x20000020

08001414 <_puts_r>:
 8001414:	b570      	push	{r4, r5, r6, lr}
 8001416:	460e      	mov	r6, r1
 8001418:	4605      	mov	r5, r0
 800141a:	b118      	cbz	r0, 8001424 <_puts_r+0x10>
 800141c:	6983      	ldr	r3, [r0, #24]
 800141e:	b90b      	cbnz	r3, 8001424 <_puts_r+0x10>
 8001420:	f000 fa44 	bl	80018ac <__sinit>
 8001424:	69ab      	ldr	r3, [r5, #24]
 8001426:	68ac      	ldr	r4, [r5, #8]
 8001428:	b913      	cbnz	r3, 8001430 <_puts_r+0x1c>
 800142a:	4628      	mov	r0, r5
 800142c:	f000 fa3e 	bl	80018ac <__sinit>
 8001430:	4b2c      	ldr	r3, [pc, #176]	; (80014e4 <_puts_r+0xd0>)
 8001432:	429c      	cmp	r4, r3
 8001434:	d120      	bne.n	8001478 <_puts_r+0x64>
 8001436:	686c      	ldr	r4, [r5, #4]
 8001438:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800143a:	07db      	lsls	r3, r3, #31
 800143c:	d405      	bmi.n	800144a <_puts_r+0x36>
 800143e:	89a3      	ldrh	r3, [r4, #12]
 8001440:	0598      	lsls	r0, r3, #22
 8001442:	d402      	bmi.n	800144a <_puts_r+0x36>
 8001444:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001446:	f000 facf 	bl	80019e8 <__retarget_lock_acquire_recursive>
 800144a:	89a3      	ldrh	r3, [r4, #12]
 800144c:	0719      	lsls	r1, r3, #28
 800144e:	d51d      	bpl.n	800148c <_puts_r+0x78>
 8001450:	6923      	ldr	r3, [r4, #16]
 8001452:	b1db      	cbz	r3, 800148c <_puts_r+0x78>
 8001454:	3e01      	subs	r6, #1
 8001456:	68a3      	ldr	r3, [r4, #8]
 8001458:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800145c:	3b01      	subs	r3, #1
 800145e:	60a3      	str	r3, [r4, #8]
 8001460:	bb39      	cbnz	r1, 80014b2 <_puts_r+0x9e>
 8001462:	2b00      	cmp	r3, #0
 8001464:	da38      	bge.n	80014d8 <_puts_r+0xc4>
 8001466:	4622      	mov	r2, r4
 8001468:	210a      	movs	r1, #10
 800146a:	4628      	mov	r0, r5
 800146c:	f000 f848 	bl	8001500 <__swbuf_r>
 8001470:	3001      	adds	r0, #1
 8001472:	d011      	beq.n	8001498 <_puts_r+0x84>
 8001474:	250a      	movs	r5, #10
 8001476:	e011      	b.n	800149c <_puts_r+0x88>
 8001478:	4b1b      	ldr	r3, [pc, #108]	; (80014e8 <_puts_r+0xd4>)
 800147a:	429c      	cmp	r4, r3
 800147c:	d101      	bne.n	8001482 <_puts_r+0x6e>
 800147e:	68ac      	ldr	r4, [r5, #8]
 8001480:	e7da      	b.n	8001438 <_puts_r+0x24>
 8001482:	4b1a      	ldr	r3, [pc, #104]	; (80014ec <_puts_r+0xd8>)
 8001484:	429c      	cmp	r4, r3
 8001486:	bf08      	it	eq
 8001488:	68ec      	ldreq	r4, [r5, #12]
 800148a:	e7d5      	b.n	8001438 <_puts_r+0x24>
 800148c:	4621      	mov	r1, r4
 800148e:	4628      	mov	r0, r5
 8001490:	f000 f888 	bl	80015a4 <__swsetup_r>
 8001494:	2800      	cmp	r0, #0
 8001496:	d0dd      	beq.n	8001454 <_puts_r+0x40>
 8001498:	f04f 35ff 	mov.w	r5, #4294967295
 800149c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800149e:	07da      	lsls	r2, r3, #31
 80014a0:	d405      	bmi.n	80014ae <_puts_r+0x9a>
 80014a2:	89a3      	ldrh	r3, [r4, #12]
 80014a4:	059b      	lsls	r3, r3, #22
 80014a6:	d402      	bmi.n	80014ae <_puts_r+0x9a>
 80014a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80014aa:	f000 fa9e 	bl	80019ea <__retarget_lock_release_recursive>
 80014ae:	4628      	mov	r0, r5
 80014b0:	bd70      	pop	{r4, r5, r6, pc}
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	da04      	bge.n	80014c0 <_puts_r+0xac>
 80014b6:	69a2      	ldr	r2, [r4, #24]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	dc06      	bgt.n	80014ca <_puts_r+0xb6>
 80014bc:	290a      	cmp	r1, #10
 80014be:	d004      	beq.n	80014ca <_puts_r+0xb6>
 80014c0:	6823      	ldr	r3, [r4, #0]
 80014c2:	1c5a      	adds	r2, r3, #1
 80014c4:	6022      	str	r2, [r4, #0]
 80014c6:	7019      	strb	r1, [r3, #0]
 80014c8:	e7c5      	b.n	8001456 <_puts_r+0x42>
 80014ca:	4622      	mov	r2, r4
 80014cc:	4628      	mov	r0, r5
 80014ce:	f000 f817 	bl	8001500 <__swbuf_r>
 80014d2:	3001      	adds	r0, #1
 80014d4:	d1bf      	bne.n	8001456 <_puts_r+0x42>
 80014d6:	e7df      	b.n	8001498 <_puts_r+0x84>
 80014d8:	6823      	ldr	r3, [r4, #0]
 80014da:	250a      	movs	r5, #10
 80014dc:	1c5a      	adds	r2, r3, #1
 80014de:	6022      	str	r2, [r4, #0]
 80014e0:	701d      	strb	r5, [r3, #0]
 80014e2:	e7db      	b.n	800149c <_puts_r+0x88>
 80014e4:	0800250c 	.word	0x0800250c
 80014e8:	0800252c 	.word	0x0800252c
 80014ec:	080024ec 	.word	0x080024ec

080014f0 <puts>:
 80014f0:	4b02      	ldr	r3, [pc, #8]	; (80014fc <puts+0xc>)
 80014f2:	4601      	mov	r1, r0
 80014f4:	6818      	ldr	r0, [r3, #0]
 80014f6:	f7ff bf8d 	b.w	8001414 <_puts_r>
 80014fa:	bf00      	nop
 80014fc:	20000020 	.word	0x20000020

08001500 <__swbuf_r>:
 8001500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001502:	460e      	mov	r6, r1
 8001504:	4614      	mov	r4, r2
 8001506:	4605      	mov	r5, r0
 8001508:	b118      	cbz	r0, 8001512 <__swbuf_r+0x12>
 800150a:	6983      	ldr	r3, [r0, #24]
 800150c:	b90b      	cbnz	r3, 8001512 <__swbuf_r+0x12>
 800150e:	f000 f9cd 	bl	80018ac <__sinit>
 8001512:	4b21      	ldr	r3, [pc, #132]	; (8001598 <__swbuf_r+0x98>)
 8001514:	429c      	cmp	r4, r3
 8001516:	d12b      	bne.n	8001570 <__swbuf_r+0x70>
 8001518:	686c      	ldr	r4, [r5, #4]
 800151a:	69a3      	ldr	r3, [r4, #24]
 800151c:	60a3      	str	r3, [r4, #8]
 800151e:	89a3      	ldrh	r3, [r4, #12]
 8001520:	071a      	lsls	r2, r3, #28
 8001522:	d52f      	bpl.n	8001584 <__swbuf_r+0x84>
 8001524:	6923      	ldr	r3, [r4, #16]
 8001526:	b36b      	cbz	r3, 8001584 <__swbuf_r+0x84>
 8001528:	6923      	ldr	r3, [r4, #16]
 800152a:	6820      	ldr	r0, [r4, #0]
 800152c:	1ac0      	subs	r0, r0, r3
 800152e:	6963      	ldr	r3, [r4, #20]
 8001530:	b2f6      	uxtb	r6, r6
 8001532:	4283      	cmp	r3, r0
 8001534:	4637      	mov	r7, r6
 8001536:	dc04      	bgt.n	8001542 <__swbuf_r+0x42>
 8001538:	4621      	mov	r1, r4
 800153a:	4628      	mov	r0, r5
 800153c:	f000 f922 	bl	8001784 <_fflush_r>
 8001540:	bb30      	cbnz	r0, 8001590 <__swbuf_r+0x90>
 8001542:	68a3      	ldr	r3, [r4, #8]
 8001544:	3b01      	subs	r3, #1
 8001546:	60a3      	str	r3, [r4, #8]
 8001548:	6823      	ldr	r3, [r4, #0]
 800154a:	1c5a      	adds	r2, r3, #1
 800154c:	6022      	str	r2, [r4, #0]
 800154e:	701e      	strb	r6, [r3, #0]
 8001550:	6963      	ldr	r3, [r4, #20]
 8001552:	3001      	adds	r0, #1
 8001554:	4283      	cmp	r3, r0
 8001556:	d004      	beq.n	8001562 <__swbuf_r+0x62>
 8001558:	89a3      	ldrh	r3, [r4, #12]
 800155a:	07db      	lsls	r3, r3, #31
 800155c:	d506      	bpl.n	800156c <__swbuf_r+0x6c>
 800155e:	2e0a      	cmp	r6, #10
 8001560:	d104      	bne.n	800156c <__swbuf_r+0x6c>
 8001562:	4621      	mov	r1, r4
 8001564:	4628      	mov	r0, r5
 8001566:	f000 f90d 	bl	8001784 <_fflush_r>
 800156a:	b988      	cbnz	r0, 8001590 <__swbuf_r+0x90>
 800156c:	4638      	mov	r0, r7
 800156e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001570:	4b0a      	ldr	r3, [pc, #40]	; (800159c <__swbuf_r+0x9c>)
 8001572:	429c      	cmp	r4, r3
 8001574:	d101      	bne.n	800157a <__swbuf_r+0x7a>
 8001576:	68ac      	ldr	r4, [r5, #8]
 8001578:	e7cf      	b.n	800151a <__swbuf_r+0x1a>
 800157a:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <__swbuf_r+0xa0>)
 800157c:	429c      	cmp	r4, r3
 800157e:	bf08      	it	eq
 8001580:	68ec      	ldreq	r4, [r5, #12]
 8001582:	e7ca      	b.n	800151a <__swbuf_r+0x1a>
 8001584:	4621      	mov	r1, r4
 8001586:	4628      	mov	r0, r5
 8001588:	f000 f80c 	bl	80015a4 <__swsetup_r>
 800158c:	2800      	cmp	r0, #0
 800158e:	d0cb      	beq.n	8001528 <__swbuf_r+0x28>
 8001590:	f04f 37ff 	mov.w	r7, #4294967295
 8001594:	e7ea      	b.n	800156c <__swbuf_r+0x6c>
 8001596:	bf00      	nop
 8001598:	0800250c 	.word	0x0800250c
 800159c:	0800252c 	.word	0x0800252c
 80015a0:	080024ec 	.word	0x080024ec

080015a4 <__swsetup_r>:
 80015a4:	4b32      	ldr	r3, [pc, #200]	; (8001670 <__swsetup_r+0xcc>)
 80015a6:	b570      	push	{r4, r5, r6, lr}
 80015a8:	681d      	ldr	r5, [r3, #0]
 80015aa:	4606      	mov	r6, r0
 80015ac:	460c      	mov	r4, r1
 80015ae:	b125      	cbz	r5, 80015ba <__swsetup_r+0x16>
 80015b0:	69ab      	ldr	r3, [r5, #24]
 80015b2:	b913      	cbnz	r3, 80015ba <__swsetup_r+0x16>
 80015b4:	4628      	mov	r0, r5
 80015b6:	f000 f979 	bl	80018ac <__sinit>
 80015ba:	4b2e      	ldr	r3, [pc, #184]	; (8001674 <__swsetup_r+0xd0>)
 80015bc:	429c      	cmp	r4, r3
 80015be:	d10f      	bne.n	80015e0 <__swsetup_r+0x3c>
 80015c0:	686c      	ldr	r4, [r5, #4]
 80015c2:	89a3      	ldrh	r3, [r4, #12]
 80015c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80015c8:	0719      	lsls	r1, r3, #28
 80015ca:	d42c      	bmi.n	8001626 <__swsetup_r+0x82>
 80015cc:	06dd      	lsls	r5, r3, #27
 80015ce:	d411      	bmi.n	80015f4 <__swsetup_r+0x50>
 80015d0:	2309      	movs	r3, #9
 80015d2:	6033      	str	r3, [r6, #0]
 80015d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80015d8:	81a3      	strh	r3, [r4, #12]
 80015da:	f04f 30ff 	mov.w	r0, #4294967295
 80015de:	e03e      	b.n	800165e <__swsetup_r+0xba>
 80015e0:	4b25      	ldr	r3, [pc, #148]	; (8001678 <__swsetup_r+0xd4>)
 80015e2:	429c      	cmp	r4, r3
 80015e4:	d101      	bne.n	80015ea <__swsetup_r+0x46>
 80015e6:	68ac      	ldr	r4, [r5, #8]
 80015e8:	e7eb      	b.n	80015c2 <__swsetup_r+0x1e>
 80015ea:	4b24      	ldr	r3, [pc, #144]	; (800167c <__swsetup_r+0xd8>)
 80015ec:	429c      	cmp	r4, r3
 80015ee:	bf08      	it	eq
 80015f0:	68ec      	ldreq	r4, [r5, #12]
 80015f2:	e7e6      	b.n	80015c2 <__swsetup_r+0x1e>
 80015f4:	0758      	lsls	r0, r3, #29
 80015f6:	d512      	bpl.n	800161e <__swsetup_r+0x7a>
 80015f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80015fa:	b141      	cbz	r1, 800160e <__swsetup_r+0x6a>
 80015fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001600:	4299      	cmp	r1, r3
 8001602:	d002      	beq.n	800160a <__swsetup_r+0x66>
 8001604:	4630      	mov	r0, r6
 8001606:	f000 fa57 	bl	8001ab8 <_free_r>
 800160a:	2300      	movs	r3, #0
 800160c:	6363      	str	r3, [r4, #52]	; 0x34
 800160e:	89a3      	ldrh	r3, [r4, #12]
 8001610:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001614:	81a3      	strh	r3, [r4, #12]
 8001616:	2300      	movs	r3, #0
 8001618:	6063      	str	r3, [r4, #4]
 800161a:	6923      	ldr	r3, [r4, #16]
 800161c:	6023      	str	r3, [r4, #0]
 800161e:	89a3      	ldrh	r3, [r4, #12]
 8001620:	f043 0308 	orr.w	r3, r3, #8
 8001624:	81a3      	strh	r3, [r4, #12]
 8001626:	6923      	ldr	r3, [r4, #16]
 8001628:	b94b      	cbnz	r3, 800163e <__swsetup_r+0x9a>
 800162a:	89a3      	ldrh	r3, [r4, #12]
 800162c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001630:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001634:	d003      	beq.n	800163e <__swsetup_r+0x9a>
 8001636:	4621      	mov	r1, r4
 8001638:	4630      	mov	r0, r6
 800163a:	f000 f9fd 	bl	8001a38 <__smakebuf_r>
 800163e:	89a0      	ldrh	r0, [r4, #12]
 8001640:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001644:	f010 0301 	ands.w	r3, r0, #1
 8001648:	d00a      	beq.n	8001660 <__swsetup_r+0xbc>
 800164a:	2300      	movs	r3, #0
 800164c:	60a3      	str	r3, [r4, #8]
 800164e:	6963      	ldr	r3, [r4, #20]
 8001650:	425b      	negs	r3, r3
 8001652:	61a3      	str	r3, [r4, #24]
 8001654:	6923      	ldr	r3, [r4, #16]
 8001656:	b943      	cbnz	r3, 800166a <__swsetup_r+0xc6>
 8001658:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800165c:	d1ba      	bne.n	80015d4 <__swsetup_r+0x30>
 800165e:	bd70      	pop	{r4, r5, r6, pc}
 8001660:	0781      	lsls	r1, r0, #30
 8001662:	bf58      	it	pl
 8001664:	6963      	ldrpl	r3, [r4, #20]
 8001666:	60a3      	str	r3, [r4, #8]
 8001668:	e7f4      	b.n	8001654 <__swsetup_r+0xb0>
 800166a:	2000      	movs	r0, #0
 800166c:	e7f7      	b.n	800165e <__swsetup_r+0xba>
 800166e:	bf00      	nop
 8001670:	20000020 	.word	0x20000020
 8001674:	0800250c 	.word	0x0800250c
 8001678:	0800252c 	.word	0x0800252c
 800167c:	080024ec 	.word	0x080024ec

08001680 <__sflush_r>:
 8001680:	898a      	ldrh	r2, [r1, #12]
 8001682:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001684:	4605      	mov	r5, r0
 8001686:	0710      	lsls	r0, r2, #28
 8001688:	460c      	mov	r4, r1
 800168a:	d457      	bmi.n	800173c <__sflush_r+0xbc>
 800168c:	684b      	ldr	r3, [r1, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	dc04      	bgt.n	800169c <__sflush_r+0x1c>
 8001692:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001694:	2b00      	cmp	r3, #0
 8001696:	dc01      	bgt.n	800169c <__sflush_r+0x1c>
 8001698:	2000      	movs	r0, #0
 800169a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800169c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800169e:	2e00      	cmp	r6, #0
 80016a0:	d0fa      	beq.n	8001698 <__sflush_r+0x18>
 80016a2:	2300      	movs	r3, #0
 80016a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80016a8:	682f      	ldr	r7, [r5, #0]
 80016aa:	602b      	str	r3, [r5, #0]
 80016ac:	d032      	beq.n	8001714 <__sflush_r+0x94>
 80016ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80016b0:	89a3      	ldrh	r3, [r4, #12]
 80016b2:	075a      	lsls	r2, r3, #29
 80016b4:	d505      	bpl.n	80016c2 <__sflush_r+0x42>
 80016b6:	6863      	ldr	r3, [r4, #4]
 80016b8:	1ac0      	subs	r0, r0, r3
 80016ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80016bc:	b10b      	cbz	r3, 80016c2 <__sflush_r+0x42>
 80016be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016c0:	1ac0      	subs	r0, r0, r3
 80016c2:	2300      	movs	r3, #0
 80016c4:	4602      	mov	r2, r0
 80016c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80016c8:	6a21      	ldr	r1, [r4, #32]
 80016ca:	4628      	mov	r0, r5
 80016cc:	47b0      	blx	r6
 80016ce:	1c43      	adds	r3, r0, #1
 80016d0:	89a3      	ldrh	r3, [r4, #12]
 80016d2:	d106      	bne.n	80016e2 <__sflush_r+0x62>
 80016d4:	6829      	ldr	r1, [r5, #0]
 80016d6:	291d      	cmp	r1, #29
 80016d8:	d82c      	bhi.n	8001734 <__sflush_r+0xb4>
 80016da:	4a29      	ldr	r2, [pc, #164]	; (8001780 <__sflush_r+0x100>)
 80016dc:	40ca      	lsrs	r2, r1
 80016de:	07d6      	lsls	r6, r2, #31
 80016e0:	d528      	bpl.n	8001734 <__sflush_r+0xb4>
 80016e2:	2200      	movs	r2, #0
 80016e4:	6062      	str	r2, [r4, #4]
 80016e6:	04d9      	lsls	r1, r3, #19
 80016e8:	6922      	ldr	r2, [r4, #16]
 80016ea:	6022      	str	r2, [r4, #0]
 80016ec:	d504      	bpl.n	80016f8 <__sflush_r+0x78>
 80016ee:	1c42      	adds	r2, r0, #1
 80016f0:	d101      	bne.n	80016f6 <__sflush_r+0x76>
 80016f2:	682b      	ldr	r3, [r5, #0]
 80016f4:	b903      	cbnz	r3, 80016f8 <__sflush_r+0x78>
 80016f6:	6560      	str	r0, [r4, #84]	; 0x54
 80016f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80016fa:	602f      	str	r7, [r5, #0]
 80016fc:	2900      	cmp	r1, #0
 80016fe:	d0cb      	beq.n	8001698 <__sflush_r+0x18>
 8001700:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001704:	4299      	cmp	r1, r3
 8001706:	d002      	beq.n	800170e <__sflush_r+0x8e>
 8001708:	4628      	mov	r0, r5
 800170a:	f000 f9d5 	bl	8001ab8 <_free_r>
 800170e:	2000      	movs	r0, #0
 8001710:	6360      	str	r0, [r4, #52]	; 0x34
 8001712:	e7c2      	b.n	800169a <__sflush_r+0x1a>
 8001714:	6a21      	ldr	r1, [r4, #32]
 8001716:	2301      	movs	r3, #1
 8001718:	4628      	mov	r0, r5
 800171a:	47b0      	blx	r6
 800171c:	1c41      	adds	r1, r0, #1
 800171e:	d1c7      	bne.n	80016b0 <__sflush_r+0x30>
 8001720:	682b      	ldr	r3, [r5, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d0c4      	beq.n	80016b0 <__sflush_r+0x30>
 8001726:	2b1d      	cmp	r3, #29
 8001728:	d001      	beq.n	800172e <__sflush_r+0xae>
 800172a:	2b16      	cmp	r3, #22
 800172c:	d101      	bne.n	8001732 <__sflush_r+0xb2>
 800172e:	602f      	str	r7, [r5, #0]
 8001730:	e7b2      	b.n	8001698 <__sflush_r+0x18>
 8001732:	89a3      	ldrh	r3, [r4, #12]
 8001734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001738:	81a3      	strh	r3, [r4, #12]
 800173a:	e7ae      	b.n	800169a <__sflush_r+0x1a>
 800173c:	690f      	ldr	r7, [r1, #16]
 800173e:	2f00      	cmp	r7, #0
 8001740:	d0aa      	beq.n	8001698 <__sflush_r+0x18>
 8001742:	0793      	lsls	r3, r2, #30
 8001744:	680e      	ldr	r6, [r1, #0]
 8001746:	bf08      	it	eq
 8001748:	694b      	ldreq	r3, [r1, #20]
 800174a:	600f      	str	r7, [r1, #0]
 800174c:	bf18      	it	ne
 800174e:	2300      	movne	r3, #0
 8001750:	1bf6      	subs	r6, r6, r7
 8001752:	608b      	str	r3, [r1, #8]
 8001754:	2e00      	cmp	r6, #0
 8001756:	dd9f      	ble.n	8001698 <__sflush_r+0x18>
 8001758:	6a21      	ldr	r1, [r4, #32]
 800175a:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800175e:	4633      	mov	r3, r6
 8001760:	463a      	mov	r2, r7
 8001762:	4628      	mov	r0, r5
 8001764:	47e0      	blx	ip
 8001766:	2800      	cmp	r0, #0
 8001768:	dc06      	bgt.n	8001778 <__sflush_r+0xf8>
 800176a:	89a3      	ldrh	r3, [r4, #12]
 800176c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001770:	81a3      	strh	r3, [r4, #12]
 8001772:	f04f 30ff 	mov.w	r0, #4294967295
 8001776:	e790      	b.n	800169a <__sflush_r+0x1a>
 8001778:	4407      	add	r7, r0
 800177a:	1a36      	subs	r6, r6, r0
 800177c:	e7ea      	b.n	8001754 <__sflush_r+0xd4>
 800177e:	bf00      	nop
 8001780:	20400001 	.word	0x20400001

08001784 <_fflush_r>:
 8001784:	b538      	push	{r3, r4, r5, lr}
 8001786:	690b      	ldr	r3, [r1, #16]
 8001788:	4605      	mov	r5, r0
 800178a:	460c      	mov	r4, r1
 800178c:	b913      	cbnz	r3, 8001794 <_fflush_r+0x10>
 800178e:	2500      	movs	r5, #0
 8001790:	4628      	mov	r0, r5
 8001792:	bd38      	pop	{r3, r4, r5, pc}
 8001794:	b118      	cbz	r0, 800179e <_fflush_r+0x1a>
 8001796:	6983      	ldr	r3, [r0, #24]
 8001798:	b90b      	cbnz	r3, 800179e <_fflush_r+0x1a>
 800179a:	f000 f887 	bl	80018ac <__sinit>
 800179e:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <_fflush_r+0x6c>)
 80017a0:	429c      	cmp	r4, r3
 80017a2:	d11b      	bne.n	80017dc <_fflush_r+0x58>
 80017a4:	686c      	ldr	r4, [r5, #4]
 80017a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d0ef      	beq.n	800178e <_fflush_r+0xa>
 80017ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80017b0:	07d0      	lsls	r0, r2, #31
 80017b2:	d404      	bmi.n	80017be <_fflush_r+0x3a>
 80017b4:	0599      	lsls	r1, r3, #22
 80017b6:	d402      	bmi.n	80017be <_fflush_r+0x3a>
 80017b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80017ba:	f000 f915 	bl	80019e8 <__retarget_lock_acquire_recursive>
 80017be:	4628      	mov	r0, r5
 80017c0:	4621      	mov	r1, r4
 80017c2:	f7ff ff5d 	bl	8001680 <__sflush_r>
 80017c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80017c8:	07da      	lsls	r2, r3, #31
 80017ca:	4605      	mov	r5, r0
 80017cc:	d4e0      	bmi.n	8001790 <_fflush_r+0xc>
 80017ce:	89a3      	ldrh	r3, [r4, #12]
 80017d0:	059b      	lsls	r3, r3, #22
 80017d2:	d4dd      	bmi.n	8001790 <_fflush_r+0xc>
 80017d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80017d6:	f000 f908 	bl	80019ea <__retarget_lock_release_recursive>
 80017da:	e7d9      	b.n	8001790 <_fflush_r+0xc>
 80017dc:	4b05      	ldr	r3, [pc, #20]	; (80017f4 <_fflush_r+0x70>)
 80017de:	429c      	cmp	r4, r3
 80017e0:	d101      	bne.n	80017e6 <_fflush_r+0x62>
 80017e2:	68ac      	ldr	r4, [r5, #8]
 80017e4:	e7df      	b.n	80017a6 <_fflush_r+0x22>
 80017e6:	4b04      	ldr	r3, [pc, #16]	; (80017f8 <_fflush_r+0x74>)
 80017e8:	429c      	cmp	r4, r3
 80017ea:	bf08      	it	eq
 80017ec:	68ec      	ldreq	r4, [r5, #12]
 80017ee:	e7da      	b.n	80017a6 <_fflush_r+0x22>
 80017f0:	0800250c 	.word	0x0800250c
 80017f4:	0800252c 	.word	0x0800252c
 80017f8:	080024ec 	.word	0x080024ec

080017fc <std>:
 80017fc:	2300      	movs	r3, #0
 80017fe:	b510      	push	{r4, lr}
 8001800:	4604      	mov	r4, r0
 8001802:	e9c0 3300 	strd	r3, r3, [r0]
 8001806:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800180a:	6083      	str	r3, [r0, #8]
 800180c:	8181      	strh	r1, [r0, #12]
 800180e:	6643      	str	r3, [r0, #100]	; 0x64
 8001810:	81c2      	strh	r2, [r0, #14]
 8001812:	6183      	str	r3, [r0, #24]
 8001814:	4619      	mov	r1, r3
 8001816:	2208      	movs	r2, #8
 8001818:	305c      	adds	r0, #92	; 0x5c
 800181a:	f7ff fddb 	bl	80013d4 <memset>
 800181e:	4b05      	ldr	r3, [pc, #20]	; (8001834 <std+0x38>)
 8001820:	6263      	str	r3, [r4, #36]	; 0x24
 8001822:	4b05      	ldr	r3, [pc, #20]	; (8001838 <std+0x3c>)
 8001824:	62a3      	str	r3, [r4, #40]	; 0x28
 8001826:	4b05      	ldr	r3, [pc, #20]	; (800183c <std+0x40>)
 8001828:	62e3      	str	r3, [r4, #44]	; 0x2c
 800182a:	4b05      	ldr	r3, [pc, #20]	; (8001840 <std+0x44>)
 800182c:	6224      	str	r4, [r4, #32]
 800182e:	6323      	str	r3, [r4, #48]	; 0x30
 8001830:	bd10      	pop	{r4, pc}
 8001832:	bf00      	nop
 8001834:	0800226d 	.word	0x0800226d
 8001838:	0800228f 	.word	0x0800228f
 800183c:	080022c7 	.word	0x080022c7
 8001840:	080022eb 	.word	0x080022eb

08001844 <_cleanup_r>:
 8001844:	4901      	ldr	r1, [pc, #4]	; (800184c <_cleanup_r+0x8>)
 8001846:	f000 b8af 	b.w	80019a8 <_fwalk_reent>
 800184a:	bf00      	nop
 800184c:	08001785 	.word	0x08001785

08001850 <__sfmoreglue>:
 8001850:	b570      	push	{r4, r5, r6, lr}
 8001852:	2268      	movs	r2, #104	; 0x68
 8001854:	1e4d      	subs	r5, r1, #1
 8001856:	4355      	muls	r5, r2
 8001858:	460e      	mov	r6, r1
 800185a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800185e:	f000 f995 	bl	8001b8c <_malloc_r>
 8001862:	4604      	mov	r4, r0
 8001864:	b140      	cbz	r0, 8001878 <__sfmoreglue+0x28>
 8001866:	2100      	movs	r1, #0
 8001868:	e9c0 1600 	strd	r1, r6, [r0]
 800186c:	300c      	adds	r0, #12
 800186e:	60a0      	str	r0, [r4, #8]
 8001870:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001874:	f7ff fdae 	bl	80013d4 <memset>
 8001878:	4620      	mov	r0, r4
 800187a:	bd70      	pop	{r4, r5, r6, pc}

0800187c <__sfp_lock_acquire>:
 800187c:	4801      	ldr	r0, [pc, #4]	; (8001884 <__sfp_lock_acquire+0x8>)
 800187e:	f000 b8b3 	b.w	80019e8 <__retarget_lock_acquire_recursive>
 8001882:	bf00      	nop
 8001884:	200004c6 	.word	0x200004c6

08001888 <__sfp_lock_release>:
 8001888:	4801      	ldr	r0, [pc, #4]	; (8001890 <__sfp_lock_release+0x8>)
 800188a:	f000 b8ae 	b.w	80019ea <__retarget_lock_release_recursive>
 800188e:	bf00      	nop
 8001890:	200004c6 	.word	0x200004c6

08001894 <__sinit_lock_acquire>:
 8001894:	4801      	ldr	r0, [pc, #4]	; (800189c <__sinit_lock_acquire+0x8>)
 8001896:	f000 b8a7 	b.w	80019e8 <__retarget_lock_acquire_recursive>
 800189a:	bf00      	nop
 800189c:	200004c7 	.word	0x200004c7

080018a0 <__sinit_lock_release>:
 80018a0:	4801      	ldr	r0, [pc, #4]	; (80018a8 <__sinit_lock_release+0x8>)
 80018a2:	f000 b8a2 	b.w	80019ea <__retarget_lock_release_recursive>
 80018a6:	bf00      	nop
 80018a8:	200004c7 	.word	0x200004c7

080018ac <__sinit>:
 80018ac:	b510      	push	{r4, lr}
 80018ae:	4604      	mov	r4, r0
 80018b0:	f7ff fff0 	bl	8001894 <__sinit_lock_acquire>
 80018b4:	69a3      	ldr	r3, [r4, #24]
 80018b6:	b11b      	cbz	r3, 80018c0 <__sinit+0x14>
 80018b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80018bc:	f7ff bff0 	b.w	80018a0 <__sinit_lock_release>
 80018c0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80018c4:	6523      	str	r3, [r4, #80]	; 0x50
 80018c6:	4b13      	ldr	r3, [pc, #76]	; (8001914 <__sinit+0x68>)
 80018c8:	4a13      	ldr	r2, [pc, #76]	; (8001918 <__sinit+0x6c>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	62a2      	str	r2, [r4, #40]	; 0x28
 80018ce:	42a3      	cmp	r3, r4
 80018d0:	bf04      	itt	eq
 80018d2:	2301      	moveq	r3, #1
 80018d4:	61a3      	streq	r3, [r4, #24]
 80018d6:	4620      	mov	r0, r4
 80018d8:	f000 f820 	bl	800191c <__sfp>
 80018dc:	6060      	str	r0, [r4, #4]
 80018de:	4620      	mov	r0, r4
 80018e0:	f000 f81c 	bl	800191c <__sfp>
 80018e4:	60a0      	str	r0, [r4, #8]
 80018e6:	4620      	mov	r0, r4
 80018e8:	f000 f818 	bl	800191c <__sfp>
 80018ec:	2200      	movs	r2, #0
 80018ee:	60e0      	str	r0, [r4, #12]
 80018f0:	2104      	movs	r1, #4
 80018f2:	6860      	ldr	r0, [r4, #4]
 80018f4:	f7ff ff82 	bl	80017fc <std>
 80018f8:	68a0      	ldr	r0, [r4, #8]
 80018fa:	2201      	movs	r2, #1
 80018fc:	2109      	movs	r1, #9
 80018fe:	f7ff ff7d 	bl	80017fc <std>
 8001902:	68e0      	ldr	r0, [r4, #12]
 8001904:	2202      	movs	r2, #2
 8001906:	2112      	movs	r1, #18
 8001908:	f7ff ff78 	bl	80017fc <std>
 800190c:	2301      	movs	r3, #1
 800190e:	61a3      	str	r3, [r4, #24]
 8001910:	e7d2      	b.n	80018b8 <__sinit+0xc>
 8001912:	bf00      	nop
 8001914:	080024e8 	.word	0x080024e8
 8001918:	08001845 	.word	0x08001845

0800191c <__sfp>:
 800191c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800191e:	4607      	mov	r7, r0
 8001920:	f7ff ffac 	bl	800187c <__sfp_lock_acquire>
 8001924:	4b1e      	ldr	r3, [pc, #120]	; (80019a0 <__sfp+0x84>)
 8001926:	681e      	ldr	r6, [r3, #0]
 8001928:	69b3      	ldr	r3, [r6, #24]
 800192a:	b913      	cbnz	r3, 8001932 <__sfp+0x16>
 800192c:	4630      	mov	r0, r6
 800192e:	f7ff ffbd 	bl	80018ac <__sinit>
 8001932:	3648      	adds	r6, #72	; 0x48
 8001934:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001938:	3b01      	subs	r3, #1
 800193a:	d503      	bpl.n	8001944 <__sfp+0x28>
 800193c:	6833      	ldr	r3, [r6, #0]
 800193e:	b30b      	cbz	r3, 8001984 <__sfp+0x68>
 8001940:	6836      	ldr	r6, [r6, #0]
 8001942:	e7f7      	b.n	8001934 <__sfp+0x18>
 8001944:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001948:	b9d5      	cbnz	r5, 8001980 <__sfp+0x64>
 800194a:	4b16      	ldr	r3, [pc, #88]	; (80019a4 <__sfp+0x88>)
 800194c:	60e3      	str	r3, [r4, #12]
 800194e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001952:	6665      	str	r5, [r4, #100]	; 0x64
 8001954:	f000 f847 	bl	80019e6 <__retarget_lock_init_recursive>
 8001958:	f7ff ff96 	bl	8001888 <__sfp_lock_release>
 800195c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8001960:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8001964:	6025      	str	r5, [r4, #0]
 8001966:	61a5      	str	r5, [r4, #24]
 8001968:	2208      	movs	r2, #8
 800196a:	4629      	mov	r1, r5
 800196c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001970:	f7ff fd30 	bl	80013d4 <memset>
 8001974:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001978:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800197c:	4620      	mov	r0, r4
 800197e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001980:	3468      	adds	r4, #104	; 0x68
 8001982:	e7d9      	b.n	8001938 <__sfp+0x1c>
 8001984:	2104      	movs	r1, #4
 8001986:	4638      	mov	r0, r7
 8001988:	f7ff ff62 	bl	8001850 <__sfmoreglue>
 800198c:	4604      	mov	r4, r0
 800198e:	6030      	str	r0, [r6, #0]
 8001990:	2800      	cmp	r0, #0
 8001992:	d1d5      	bne.n	8001940 <__sfp+0x24>
 8001994:	f7ff ff78 	bl	8001888 <__sfp_lock_release>
 8001998:	230c      	movs	r3, #12
 800199a:	603b      	str	r3, [r7, #0]
 800199c:	e7ee      	b.n	800197c <__sfp+0x60>
 800199e:	bf00      	nop
 80019a0:	080024e8 	.word	0x080024e8
 80019a4:	ffff0001 	.word	0xffff0001

080019a8 <_fwalk_reent>:
 80019a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80019ac:	4606      	mov	r6, r0
 80019ae:	4688      	mov	r8, r1
 80019b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80019b4:	2700      	movs	r7, #0
 80019b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80019ba:	f1b9 0901 	subs.w	r9, r9, #1
 80019be:	d505      	bpl.n	80019cc <_fwalk_reent+0x24>
 80019c0:	6824      	ldr	r4, [r4, #0]
 80019c2:	2c00      	cmp	r4, #0
 80019c4:	d1f7      	bne.n	80019b6 <_fwalk_reent+0xe>
 80019c6:	4638      	mov	r0, r7
 80019c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80019cc:	89ab      	ldrh	r3, [r5, #12]
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d907      	bls.n	80019e2 <_fwalk_reent+0x3a>
 80019d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80019d6:	3301      	adds	r3, #1
 80019d8:	d003      	beq.n	80019e2 <_fwalk_reent+0x3a>
 80019da:	4629      	mov	r1, r5
 80019dc:	4630      	mov	r0, r6
 80019de:	47c0      	blx	r8
 80019e0:	4307      	orrs	r7, r0
 80019e2:	3568      	adds	r5, #104	; 0x68
 80019e4:	e7e9      	b.n	80019ba <_fwalk_reent+0x12>

080019e6 <__retarget_lock_init_recursive>:
 80019e6:	4770      	bx	lr

080019e8 <__retarget_lock_acquire_recursive>:
 80019e8:	4770      	bx	lr

080019ea <__retarget_lock_release_recursive>:
 80019ea:	4770      	bx	lr

080019ec <__swhatbuf_r>:
 80019ec:	b570      	push	{r4, r5, r6, lr}
 80019ee:	460e      	mov	r6, r1
 80019f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019f4:	2900      	cmp	r1, #0
 80019f6:	b096      	sub	sp, #88	; 0x58
 80019f8:	4614      	mov	r4, r2
 80019fa:	461d      	mov	r5, r3
 80019fc:	da08      	bge.n	8001a10 <__swhatbuf_r+0x24>
 80019fe:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8001a02:	2200      	movs	r2, #0
 8001a04:	602a      	str	r2, [r5, #0]
 8001a06:	061a      	lsls	r2, r3, #24
 8001a08:	d410      	bmi.n	8001a2c <__swhatbuf_r+0x40>
 8001a0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a0e:	e00e      	b.n	8001a2e <__swhatbuf_r+0x42>
 8001a10:	466a      	mov	r2, sp
 8001a12:	f000 fc91 	bl	8002338 <_fstat_r>
 8001a16:	2800      	cmp	r0, #0
 8001a18:	dbf1      	blt.n	80019fe <__swhatbuf_r+0x12>
 8001a1a:	9a01      	ldr	r2, [sp, #4]
 8001a1c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8001a20:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8001a24:	425a      	negs	r2, r3
 8001a26:	415a      	adcs	r2, r3
 8001a28:	602a      	str	r2, [r5, #0]
 8001a2a:	e7ee      	b.n	8001a0a <__swhatbuf_r+0x1e>
 8001a2c:	2340      	movs	r3, #64	; 0x40
 8001a2e:	2000      	movs	r0, #0
 8001a30:	6023      	str	r3, [r4, #0]
 8001a32:	b016      	add	sp, #88	; 0x58
 8001a34:	bd70      	pop	{r4, r5, r6, pc}
	...

08001a38 <__smakebuf_r>:
 8001a38:	898b      	ldrh	r3, [r1, #12]
 8001a3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001a3c:	079d      	lsls	r5, r3, #30
 8001a3e:	4606      	mov	r6, r0
 8001a40:	460c      	mov	r4, r1
 8001a42:	d507      	bpl.n	8001a54 <__smakebuf_r+0x1c>
 8001a44:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8001a48:	6023      	str	r3, [r4, #0]
 8001a4a:	6123      	str	r3, [r4, #16]
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	6163      	str	r3, [r4, #20]
 8001a50:	b002      	add	sp, #8
 8001a52:	bd70      	pop	{r4, r5, r6, pc}
 8001a54:	ab01      	add	r3, sp, #4
 8001a56:	466a      	mov	r2, sp
 8001a58:	f7ff ffc8 	bl	80019ec <__swhatbuf_r>
 8001a5c:	9900      	ldr	r1, [sp, #0]
 8001a5e:	4605      	mov	r5, r0
 8001a60:	4630      	mov	r0, r6
 8001a62:	f000 f893 	bl	8001b8c <_malloc_r>
 8001a66:	b948      	cbnz	r0, 8001a7c <__smakebuf_r+0x44>
 8001a68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001a6c:	059a      	lsls	r2, r3, #22
 8001a6e:	d4ef      	bmi.n	8001a50 <__smakebuf_r+0x18>
 8001a70:	f023 0303 	bic.w	r3, r3, #3
 8001a74:	f043 0302 	orr.w	r3, r3, #2
 8001a78:	81a3      	strh	r3, [r4, #12]
 8001a7a:	e7e3      	b.n	8001a44 <__smakebuf_r+0xc>
 8001a7c:	4b0d      	ldr	r3, [pc, #52]	; (8001ab4 <__smakebuf_r+0x7c>)
 8001a7e:	62b3      	str	r3, [r6, #40]	; 0x28
 8001a80:	89a3      	ldrh	r3, [r4, #12]
 8001a82:	6020      	str	r0, [r4, #0]
 8001a84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a88:	81a3      	strh	r3, [r4, #12]
 8001a8a:	9b00      	ldr	r3, [sp, #0]
 8001a8c:	6163      	str	r3, [r4, #20]
 8001a8e:	9b01      	ldr	r3, [sp, #4]
 8001a90:	6120      	str	r0, [r4, #16]
 8001a92:	b15b      	cbz	r3, 8001aac <__smakebuf_r+0x74>
 8001a94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001a98:	4630      	mov	r0, r6
 8001a9a:	f000 fc5f 	bl	800235c <_isatty_r>
 8001a9e:	b128      	cbz	r0, 8001aac <__smakebuf_r+0x74>
 8001aa0:	89a3      	ldrh	r3, [r4, #12]
 8001aa2:	f023 0303 	bic.w	r3, r3, #3
 8001aa6:	f043 0301 	orr.w	r3, r3, #1
 8001aaa:	81a3      	strh	r3, [r4, #12]
 8001aac:	89a0      	ldrh	r0, [r4, #12]
 8001aae:	4305      	orrs	r5, r0
 8001ab0:	81a5      	strh	r5, [r4, #12]
 8001ab2:	e7cd      	b.n	8001a50 <__smakebuf_r+0x18>
 8001ab4:	08001845 	.word	0x08001845

08001ab8 <_free_r>:
 8001ab8:	b538      	push	{r3, r4, r5, lr}
 8001aba:	4605      	mov	r5, r0
 8001abc:	2900      	cmp	r1, #0
 8001abe:	d041      	beq.n	8001b44 <_free_r+0x8c>
 8001ac0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ac4:	1f0c      	subs	r4, r1, #4
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	bfb8      	it	lt
 8001aca:	18e4      	addlt	r4, r4, r3
 8001acc:	f000 fc68 	bl	80023a0 <__malloc_lock>
 8001ad0:	4a1d      	ldr	r2, [pc, #116]	; (8001b48 <_free_r+0x90>)
 8001ad2:	6813      	ldr	r3, [r2, #0]
 8001ad4:	b933      	cbnz	r3, 8001ae4 <_free_r+0x2c>
 8001ad6:	6063      	str	r3, [r4, #4]
 8001ad8:	6014      	str	r4, [r2, #0]
 8001ada:	4628      	mov	r0, r5
 8001adc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001ae0:	f000 bc64 	b.w	80023ac <__malloc_unlock>
 8001ae4:	42a3      	cmp	r3, r4
 8001ae6:	d908      	bls.n	8001afa <_free_r+0x42>
 8001ae8:	6820      	ldr	r0, [r4, #0]
 8001aea:	1821      	adds	r1, r4, r0
 8001aec:	428b      	cmp	r3, r1
 8001aee:	bf01      	itttt	eq
 8001af0:	6819      	ldreq	r1, [r3, #0]
 8001af2:	685b      	ldreq	r3, [r3, #4]
 8001af4:	1809      	addeq	r1, r1, r0
 8001af6:	6021      	streq	r1, [r4, #0]
 8001af8:	e7ed      	b.n	8001ad6 <_free_r+0x1e>
 8001afa:	461a      	mov	r2, r3
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	b10b      	cbz	r3, 8001b04 <_free_r+0x4c>
 8001b00:	42a3      	cmp	r3, r4
 8001b02:	d9fa      	bls.n	8001afa <_free_r+0x42>
 8001b04:	6811      	ldr	r1, [r2, #0]
 8001b06:	1850      	adds	r0, r2, r1
 8001b08:	42a0      	cmp	r0, r4
 8001b0a:	d10b      	bne.n	8001b24 <_free_r+0x6c>
 8001b0c:	6820      	ldr	r0, [r4, #0]
 8001b0e:	4401      	add	r1, r0
 8001b10:	1850      	adds	r0, r2, r1
 8001b12:	4283      	cmp	r3, r0
 8001b14:	6011      	str	r1, [r2, #0]
 8001b16:	d1e0      	bne.n	8001ada <_free_r+0x22>
 8001b18:	6818      	ldr	r0, [r3, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	6053      	str	r3, [r2, #4]
 8001b1e:	4401      	add	r1, r0
 8001b20:	6011      	str	r1, [r2, #0]
 8001b22:	e7da      	b.n	8001ada <_free_r+0x22>
 8001b24:	d902      	bls.n	8001b2c <_free_r+0x74>
 8001b26:	230c      	movs	r3, #12
 8001b28:	602b      	str	r3, [r5, #0]
 8001b2a:	e7d6      	b.n	8001ada <_free_r+0x22>
 8001b2c:	6820      	ldr	r0, [r4, #0]
 8001b2e:	1821      	adds	r1, r4, r0
 8001b30:	428b      	cmp	r3, r1
 8001b32:	bf04      	itt	eq
 8001b34:	6819      	ldreq	r1, [r3, #0]
 8001b36:	685b      	ldreq	r3, [r3, #4]
 8001b38:	6063      	str	r3, [r4, #4]
 8001b3a:	bf04      	itt	eq
 8001b3c:	1809      	addeq	r1, r1, r0
 8001b3e:	6021      	streq	r1, [r4, #0]
 8001b40:	6054      	str	r4, [r2, #4]
 8001b42:	e7ca      	b.n	8001ada <_free_r+0x22>
 8001b44:	bd38      	pop	{r3, r4, r5, pc}
 8001b46:	bf00      	nop
 8001b48:	200004c8 	.word	0x200004c8

08001b4c <sbrk_aligned>:
 8001b4c:	b570      	push	{r4, r5, r6, lr}
 8001b4e:	4e0e      	ldr	r6, [pc, #56]	; (8001b88 <sbrk_aligned+0x3c>)
 8001b50:	460c      	mov	r4, r1
 8001b52:	6831      	ldr	r1, [r6, #0]
 8001b54:	4605      	mov	r5, r0
 8001b56:	b911      	cbnz	r1, 8001b5e <sbrk_aligned+0x12>
 8001b58:	f000 fb78 	bl	800224c <_sbrk_r>
 8001b5c:	6030      	str	r0, [r6, #0]
 8001b5e:	4621      	mov	r1, r4
 8001b60:	4628      	mov	r0, r5
 8001b62:	f000 fb73 	bl	800224c <_sbrk_r>
 8001b66:	1c43      	adds	r3, r0, #1
 8001b68:	d00a      	beq.n	8001b80 <sbrk_aligned+0x34>
 8001b6a:	1cc4      	adds	r4, r0, #3
 8001b6c:	f024 0403 	bic.w	r4, r4, #3
 8001b70:	42a0      	cmp	r0, r4
 8001b72:	d007      	beq.n	8001b84 <sbrk_aligned+0x38>
 8001b74:	1a21      	subs	r1, r4, r0
 8001b76:	4628      	mov	r0, r5
 8001b78:	f000 fb68 	bl	800224c <_sbrk_r>
 8001b7c:	3001      	adds	r0, #1
 8001b7e:	d101      	bne.n	8001b84 <sbrk_aligned+0x38>
 8001b80:	f04f 34ff 	mov.w	r4, #4294967295
 8001b84:	4620      	mov	r0, r4
 8001b86:	bd70      	pop	{r4, r5, r6, pc}
 8001b88:	200004cc 	.word	0x200004cc

08001b8c <_malloc_r>:
 8001b8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b90:	1ccd      	adds	r5, r1, #3
 8001b92:	f025 0503 	bic.w	r5, r5, #3
 8001b96:	3508      	adds	r5, #8
 8001b98:	2d0c      	cmp	r5, #12
 8001b9a:	bf38      	it	cc
 8001b9c:	250c      	movcc	r5, #12
 8001b9e:	2d00      	cmp	r5, #0
 8001ba0:	4607      	mov	r7, r0
 8001ba2:	db01      	blt.n	8001ba8 <_malloc_r+0x1c>
 8001ba4:	42a9      	cmp	r1, r5
 8001ba6:	d905      	bls.n	8001bb4 <_malloc_r+0x28>
 8001ba8:	230c      	movs	r3, #12
 8001baa:	603b      	str	r3, [r7, #0]
 8001bac:	2600      	movs	r6, #0
 8001bae:	4630      	mov	r0, r6
 8001bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001bb4:	4e2e      	ldr	r6, [pc, #184]	; (8001c70 <_malloc_r+0xe4>)
 8001bb6:	f000 fbf3 	bl	80023a0 <__malloc_lock>
 8001bba:	6833      	ldr	r3, [r6, #0]
 8001bbc:	461c      	mov	r4, r3
 8001bbe:	bb34      	cbnz	r4, 8001c0e <_malloc_r+0x82>
 8001bc0:	4629      	mov	r1, r5
 8001bc2:	4638      	mov	r0, r7
 8001bc4:	f7ff ffc2 	bl	8001b4c <sbrk_aligned>
 8001bc8:	1c43      	adds	r3, r0, #1
 8001bca:	4604      	mov	r4, r0
 8001bcc:	d14d      	bne.n	8001c6a <_malloc_r+0xde>
 8001bce:	6834      	ldr	r4, [r6, #0]
 8001bd0:	4626      	mov	r6, r4
 8001bd2:	2e00      	cmp	r6, #0
 8001bd4:	d140      	bne.n	8001c58 <_malloc_r+0xcc>
 8001bd6:	6823      	ldr	r3, [r4, #0]
 8001bd8:	4631      	mov	r1, r6
 8001bda:	4638      	mov	r0, r7
 8001bdc:	eb04 0803 	add.w	r8, r4, r3
 8001be0:	f000 fb34 	bl	800224c <_sbrk_r>
 8001be4:	4580      	cmp	r8, r0
 8001be6:	d13a      	bne.n	8001c5e <_malloc_r+0xd2>
 8001be8:	6821      	ldr	r1, [r4, #0]
 8001bea:	3503      	adds	r5, #3
 8001bec:	1a6d      	subs	r5, r5, r1
 8001bee:	f025 0503 	bic.w	r5, r5, #3
 8001bf2:	3508      	adds	r5, #8
 8001bf4:	2d0c      	cmp	r5, #12
 8001bf6:	bf38      	it	cc
 8001bf8:	250c      	movcc	r5, #12
 8001bfa:	4629      	mov	r1, r5
 8001bfc:	4638      	mov	r0, r7
 8001bfe:	f7ff ffa5 	bl	8001b4c <sbrk_aligned>
 8001c02:	3001      	adds	r0, #1
 8001c04:	d02b      	beq.n	8001c5e <_malloc_r+0xd2>
 8001c06:	6823      	ldr	r3, [r4, #0]
 8001c08:	442b      	add	r3, r5
 8001c0a:	6023      	str	r3, [r4, #0]
 8001c0c:	e00e      	b.n	8001c2c <_malloc_r+0xa0>
 8001c0e:	6822      	ldr	r2, [r4, #0]
 8001c10:	1b52      	subs	r2, r2, r5
 8001c12:	d41e      	bmi.n	8001c52 <_malloc_r+0xc6>
 8001c14:	2a0b      	cmp	r2, #11
 8001c16:	d916      	bls.n	8001c46 <_malloc_r+0xba>
 8001c18:	1961      	adds	r1, r4, r5
 8001c1a:	42a3      	cmp	r3, r4
 8001c1c:	6025      	str	r5, [r4, #0]
 8001c1e:	bf18      	it	ne
 8001c20:	6059      	strne	r1, [r3, #4]
 8001c22:	6863      	ldr	r3, [r4, #4]
 8001c24:	bf08      	it	eq
 8001c26:	6031      	streq	r1, [r6, #0]
 8001c28:	5162      	str	r2, [r4, r5]
 8001c2a:	604b      	str	r3, [r1, #4]
 8001c2c:	4638      	mov	r0, r7
 8001c2e:	f104 060b 	add.w	r6, r4, #11
 8001c32:	f000 fbbb 	bl	80023ac <__malloc_unlock>
 8001c36:	f026 0607 	bic.w	r6, r6, #7
 8001c3a:	1d23      	adds	r3, r4, #4
 8001c3c:	1af2      	subs	r2, r6, r3
 8001c3e:	d0b6      	beq.n	8001bae <_malloc_r+0x22>
 8001c40:	1b9b      	subs	r3, r3, r6
 8001c42:	50a3      	str	r3, [r4, r2]
 8001c44:	e7b3      	b.n	8001bae <_malloc_r+0x22>
 8001c46:	6862      	ldr	r2, [r4, #4]
 8001c48:	42a3      	cmp	r3, r4
 8001c4a:	bf0c      	ite	eq
 8001c4c:	6032      	streq	r2, [r6, #0]
 8001c4e:	605a      	strne	r2, [r3, #4]
 8001c50:	e7ec      	b.n	8001c2c <_malloc_r+0xa0>
 8001c52:	4623      	mov	r3, r4
 8001c54:	6864      	ldr	r4, [r4, #4]
 8001c56:	e7b2      	b.n	8001bbe <_malloc_r+0x32>
 8001c58:	4634      	mov	r4, r6
 8001c5a:	6876      	ldr	r6, [r6, #4]
 8001c5c:	e7b9      	b.n	8001bd2 <_malloc_r+0x46>
 8001c5e:	230c      	movs	r3, #12
 8001c60:	603b      	str	r3, [r7, #0]
 8001c62:	4638      	mov	r0, r7
 8001c64:	f000 fba2 	bl	80023ac <__malloc_unlock>
 8001c68:	e7a1      	b.n	8001bae <_malloc_r+0x22>
 8001c6a:	6025      	str	r5, [r4, #0]
 8001c6c:	e7de      	b.n	8001c2c <_malloc_r+0xa0>
 8001c6e:	bf00      	nop
 8001c70:	200004c8 	.word	0x200004c8

08001c74 <__sfputc_r>:
 8001c74:	6893      	ldr	r3, [r2, #8]
 8001c76:	3b01      	subs	r3, #1
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	b410      	push	{r4}
 8001c7c:	6093      	str	r3, [r2, #8]
 8001c7e:	da07      	bge.n	8001c90 <__sfputc_r+0x1c>
 8001c80:	6994      	ldr	r4, [r2, #24]
 8001c82:	42a3      	cmp	r3, r4
 8001c84:	db01      	blt.n	8001c8a <__sfputc_r+0x16>
 8001c86:	290a      	cmp	r1, #10
 8001c88:	d102      	bne.n	8001c90 <__sfputc_r+0x1c>
 8001c8a:	bc10      	pop	{r4}
 8001c8c:	f7ff bc38 	b.w	8001500 <__swbuf_r>
 8001c90:	6813      	ldr	r3, [r2, #0]
 8001c92:	1c58      	adds	r0, r3, #1
 8001c94:	6010      	str	r0, [r2, #0]
 8001c96:	7019      	strb	r1, [r3, #0]
 8001c98:	4608      	mov	r0, r1
 8001c9a:	bc10      	pop	{r4}
 8001c9c:	4770      	bx	lr

08001c9e <__sfputs_r>:
 8001c9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ca0:	4606      	mov	r6, r0
 8001ca2:	460f      	mov	r7, r1
 8001ca4:	4614      	mov	r4, r2
 8001ca6:	18d5      	adds	r5, r2, r3
 8001ca8:	42ac      	cmp	r4, r5
 8001caa:	d101      	bne.n	8001cb0 <__sfputs_r+0x12>
 8001cac:	2000      	movs	r0, #0
 8001cae:	e007      	b.n	8001cc0 <__sfputs_r+0x22>
 8001cb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001cb4:	463a      	mov	r2, r7
 8001cb6:	4630      	mov	r0, r6
 8001cb8:	f7ff ffdc 	bl	8001c74 <__sfputc_r>
 8001cbc:	1c43      	adds	r3, r0, #1
 8001cbe:	d1f3      	bne.n	8001ca8 <__sfputs_r+0xa>
 8001cc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001cc4 <_vfiprintf_r>:
 8001cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cc8:	460d      	mov	r5, r1
 8001cca:	b09d      	sub	sp, #116	; 0x74
 8001ccc:	4614      	mov	r4, r2
 8001cce:	4698      	mov	r8, r3
 8001cd0:	4606      	mov	r6, r0
 8001cd2:	b118      	cbz	r0, 8001cdc <_vfiprintf_r+0x18>
 8001cd4:	6983      	ldr	r3, [r0, #24]
 8001cd6:	b90b      	cbnz	r3, 8001cdc <_vfiprintf_r+0x18>
 8001cd8:	f7ff fde8 	bl	80018ac <__sinit>
 8001cdc:	4b89      	ldr	r3, [pc, #548]	; (8001f04 <_vfiprintf_r+0x240>)
 8001cde:	429d      	cmp	r5, r3
 8001ce0:	d11b      	bne.n	8001d1a <_vfiprintf_r+0x56>
 8001ce2:	6875      	ldr	r5, [r6, #4]
 8001ce4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001ce6:	07d9      	lsls	r1, r3, #31
 8001ce8:	d405      	bmi.n	8001cf6 <_vfiprintf_r+0x32>
 8001cea:	89ab      	ldrh	r3, [r5, #12]
 8001cec:	059a      	lsls	r2, r3, #22
 8001cee:	d402      	bmi.n	8001cf6 <_vfiprintf_r+0x32>
 8001cf0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001cf2:	f7ff fe79 	bl	80019e8 <__retarget_lock_acquire_recursive>
 8001cf6:	89ab      	ldrh	r3, [r5, #12]
 8001cf8:	071b      	lsls	r3, r3, #28
 8001cfa:	d501      	bpl.n	8001d00 <_vfiprintf_r+0x3c>
 8001cfc:	692b      	ldr	r3, [r5, #16]
 8001cfe:	b9eb      	cbnz	r3, 8001d3c <_vfiprintf_r+0x78>
 8001d00:	4629      	mov	r1, r5
 8001d02:	4630      	mov	r0, r6
 8001d04:	f7ff fc4e 	bl	80015a4 <__swsetup_r>
 8001d08:	b1c0      	cbz	r0, 8001d3c <_vfiprintf_r+0x78>
 8001d0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001d0c:	07dc      	lsls	r4, r3, #31
 8001d0e:	d50e      	bpl.n	8001d2e <_vfiprintf_r+0x6a>
 8001d10:	f04f 30ff 	mov.w	r0, #4294967295
 8001d14:	b01d      	add	sp, #116	; 0x74
 8001d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d1a:	4b7b      	ldr	r3, [pc, #492]	; (8001f08 <_vfiprintf_r+0x244>)
 8001d1c:	429d      	cmp	r5, r3
 8001d1e:	d101      	bne.n	8001d24 <_vfiprintf_r+0x60>
 8001d20:	68b5      	ldr	r5, [r6, #8]
 8001d22:	e7df      	b.n	8001ce4 <_vfiprintf_r+0x20>
 8001d24:	4b79      	ldr	r3, [pc, #484]	; (8001f0c <_vfiprintf_r+0x248>)
 8001d26:	429d      	cmp	r5, r3
 8001d28:	bf08      	it	eq
 8001d2a:	68f5      	ldreq	r5, [r6, #12]
 8001d2c:	e7da      	b.n	8001ce4 <_vfiprintf_r+0x20>
 8001d2e:	89ab      	ldrh	r3, [r5, #12]
 8001d30:	0598      	lsls	r0, r3, #22
 8001d32:	d4ed      	bmi.n	8001d10 <_vfiprintf_r+0x4c>
 8001d34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001d36:	f7ff fe58 	bl	80019ea <__retarget_lock_release_recursive>
 8001d3a:	e7e9      	b.n	8001d10 <_vfiprintf_r+0x4c>
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	9309      	str	r3, [sp, #36]	; 0x24
 8001d40:	2320      	movs	r3, #32
 8001d42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001d46:	f8cd 800c 	str.w	r8, [sp, #12]
 8001d4a:	2330      	movs	r3, #48	; 0x30
 8001d4c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001f10 <_vfiprintf_r+0x24c>
 8001d50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001d54:	f04f 0901 	mov.w	r9, #1
 8001d58:	4623      	mov	r3, r4
 8001d5a:	469a      	mov	sl, r3
 8001d5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001d60:	b10a      	cbz	r2, 8001d66 <_vfiprintf_r+0xa2>
 8001d62:	2a25      	cmp	r2, #37	; 0x25
 8001d64:	d1f9      	bne.n	8001d5a <_vfiprintf_r+0x96>
 8001d66:	ebba 0b04 	subs.w	fp, sl, r4
 8001d6a:	d00b      	beq.n	8001d84 <_vfiprintf_r+0xc0>
 8001d6c:	465b      	mov	r3, fp
 8001d6e:	4622      	mov	r2, r4
 8001d70:	4629      	mov	r1, r5
 8001d72:	4630      	mov	r0, r6
 8001d74:	f7ff ff93 	bl	8001c9e <__sfputs_r>
 8001d78:	3001      	adds	r0, #1
 8001d7a:	f000 80aa 	beq.w	8001ed2 <_vfiprintf_r+0x20e>
 8001d7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001d80:	445a      	add	r2, fp
 8001d82:	9209      	str	r2, [sp, #36]	; 0x24
 8001d84:	f89a 3000 	ldrb.w	r3, [sl]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	f000 80a2 	beq.w	8001ed2 <_vfiprintf_r+0x20e>
 8001d8e:	2300      	movs	r3, #0
 8001d90:	f04f 32ff 	mov.w	r2, #4294967295
 8001d94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001d98:	f10a 0a01 	add.w	sl, sl, #1
 8001d9c:	9304      	str	r3, [sp, #16]
 8001d9e:	9307      	str	r3, [sp, #28]
 8001da0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001da4:	931a      	str	r3, [sp, #104]	; 0x68
 8001da6:	4654      	mov	r4, sl
 8001da8:	2205      	movs	r2, #5
 8001daa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001dae:	4858      	ldr	r0, [pc, #352]	; (8001f10 <_vfiprintf_r+0x24c>)
 8001db0:	f7fe fa26 	bl	8000200 <memchr>
 8001db4:	9a04      	ldr	r2, [sp, #16]
 8001db6:	b9d8      	cbnz	r0, 8001df0 <_vfiprintf_r+0x12c>
 8001db8:	06d1      	lsls	r1, r2, #27
 8001dba:	bf44      	itt	mi
 8001dbc:	2320      	movmi	r3, #32
 8001dbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001dc2:	0713      	lsls	r3, r2, #28
 8001dc4:	bf44      	itt	mi
 8001dc6:	232b      	movmi	r3, #43	; 0x2b
 8001dc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001dcc:	f89a 3000 	ldrb.w	r3, [sl]
 8001dd0:	2b2a      	cmp	r3, #42	; 0x2a
 8001dd2:	d015      	beq.n	8001e00 <_vfiprintf_r+0x13c>
 8001dd4:	9a07      	ldr	r2, [sp, #28]
 8001dd6:	4654      	mov	r4, sl
 8001dd8:	2000      	movs	r0, #0
 8001dda:	f04f 0c0a 	mov.w	ip, #10
 8001dde:	4621      	mov	r1, r4
 8001de0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001de4:	3b30      	subs	r3, #48	; 0x30
 8001de6:	2b09      	cmp	r3, #9
 8001de8:	d94e      	bls.n	8001e88 <_vfiprintf_r+0x1c4>
 8001dea:	b1b0      	cbz	r0, 8001e1a <_vfiprintf_r+0x156>
 8001dec:	9207      	str	r2, [sp, #28]
 8001dee:	e014      	b.n	8001e1a <_vfiprintf_r+0x156>
 8001df0:	eba0 0308 	sub.w	r3, r0, r8
 8001df4:	fa09 f303 	lsl.w	r3, r9, r3
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	9304      	str	r3, [sp, #16]
 8001dfc:	46a2      	mov	sl, r4
 8001dfe:	e7d2      	b.n	8001da6 <_vfiprintf_r+0xe2>
 8001e00:	9b03      	ldr	r3, [sp, #12]
 8001e02:	1d19      	adds	r1, r3, #4
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	9103      	str	r1, [sp, #12]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	bfbb      	ittet	lt
 8001e0c:	425b      	neglt	r3, r3
 8001e0e:	f042 0202 	orrlt.w	r2, r2, #2
 8001e12:	9307      	strge	r3, [sp, #28]
 8001e14:	9307      	strlt	r3, [sp, #28]
 8001e16:	bfb8      	it	lt
 8001e18:	9204      	strlt	r2, [sp, #16]
 8001e1a:	7823      	ldrb	r3, [r4, #0]
 8001e1c:	2b2e      	cmp	r3, #46	; 0x2e
 8001e1e:	d10c      	bne.n	8001e3a <_vfiprintf_r+0x176>
 8001e20:	7863      	ldrb	r3, [r4, #1]
 8001e22:	2b2a      	cmp	r3, #42	; 0x2a
 8001e24:	d135      	bne.n	8001e92 <_vfiprintf_r+0x1ce>
 8001e26:	9b03      	ldr	r3, [sp, #12]
 8001e28:	1d1a      	adds	r2, r3, #4
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	9203      	str	r2, [sp, #12]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	bfb8      	it	lt
 8001e32:	f04f 33ff 	movlt.w	r3, #4294967295
 8001e36:	3402      	adds	r4, #2
 8001e38:	9305      	str	r3, [sp, #20]
 8001e3a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8001f14 <_vfiprintf_r+0x250>
 8001e3e:	7821      	ldrb	r1, [r4, #0]
 8001e40:	2203      	movs	r2, #3
 8001e42:	4650      	mov	r0, sl
 8001e44:	f7fe f9dc 	bl	8000200 <memchr>
 8001e48:	b140      	cbz	r0, 8001e5c <_vfiprintf_r+0x198>
 8001e4a:	2340      	movs	r3, #64	; 0x40
 8001e4c:	eba0 000a 	sub.w	r0, r0, sl
 8001e50:	fa03 f000 	lsl.w	r0, r3, r0
 8001e54:	9b04      	ldr	r3, [sp, #16]
 8001e56:	4303      	orrs	r3, r0
 8001e58:	3401      	adds	r4, #1
 8001e5a:	9304      	str	r3, [sp, #16]
 8001e5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001e60:	482d      	ldr	r0, [pc, #180]	; (8001f18 <_vfiprintf_r+0x254>)
 8001e62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001e66:	2206      	movs	r2, #6
 8001e68:	f7fe f9ca 	bl	8000200 <memchr>
 8001e6c:	2800      	cmp	r0, #0
 8001e6e:	d03f      	beq.n	8001ef0 <_vfiprintf_r+0x22c>
 8001e70:	4b2a      	ldr	r3, [pc, #168]	; (8001f1c <_vfiprintf_r+0x258>)
 8001e72:	bb1b      	cbnz	r3, 8001ebc <_vfiprintf_r+0x1f8>
 8001e74:	9b03      	ldr	r3, [sp, #12]
 8001e76:	3307      	adds	r3, #7
 8001e78:	f023 0307 	bic.w	r3, r3, #7
 8001e7c:	3308      	adds	r3, #8
 8001e7e:	9303      	str	r3, [sp, #12]
 8001e80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e82:	443b      	add	r3, r7
 8001e84:	9309      	str	r3, [sp, #36]	; 0x24
 8001e86:	e767      	b.n	8001d58 <_vfiprintf_r+0x94>
 8001e88:	fb0c 3202 	mla	r2, ip, r2, r3
 8001e8c:	460c      	mov	r4, r1
 8001e8e:	2001      	movs	r0, #1
 8001e90:	e7a5      	b.n	8001dde <_vfiprintf_r+0x11a>
 8001e92:	2300      	movs	r3, #0
 8001e94:	3401      	adds	r4, #1
 8001e96:	9305      	str	r3, [sp, #20]
 8001e98:	4619      	mov	r1, r3
 8001e9a:	f04f 0c0a 	mov.w	ip, #10
 8001e9e:	4620      	mov	r0, r4
 8001ea0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001ea4:	3a30      	subs	r2, #48	; 0x30
 8001ea6:	2a09      	cmp	r2, #9
 8001ea8:	d903      	bls.n	8001eb2 <_vfiprintf_r+0x1ee>
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d0c5      	beq.n	8001e3a <_vfiprintf_r+0x176>
 8001eae:	9105      	str	r1, [sp, #20]
 8001eb0:	e7c3      	b.n	8001e3a <_vfiprintf_r+0x176>
 8001eb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8001eb6:	4604      	mov	r4, r0
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e7f0      	b.n	8001e9e <_vfiprintf_r+0x1da>
 8001ebc:	ab03      	add	r3, sp, #12
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	462a      	mov	r2, r5
 8001ec2:	4b17      	ldr	r3, [pc, #92]	; (8001f20 <_vfiprintf_r+0x25c>)
 8001ec4:	a904      	add	r1, sp, #16
 8001ec6:	4630      	mov	r0, r6
 8001ec8:	f3af 8000 	nop.w
 8001ecc:	4607      	mov	r7, r0
 8001ece:	1c78      	adds	r0, r7, #1
 8001ed0:	d1d6      	bne.n	8001e80 <_vfiprintf_r+0x1bc>
 8001ed2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001ed4:	07d9      	lsls	r1, r3, #31
 8001ed6:	d405      	bmi.n	8001ee4 <_vfiprintf_r+0x220>
 8001ed8:	89ab      	ldrh	r3, [r5, #12]
 8001eda:	059a      	lsls	r2, r3, #22
 8001edc:	d402      	bmi.n	8001ee4 <_vfiprintf_r+0x220>
 8001ede:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001ee0:	f7ff fd83 	bl	80019ea <__retarget_lock_release_recursive>
 8001ee4:	89ab      	ldrh	r3, [r5, #12]
 8001ee6:	065b      	lsls	r3, r3, #25
 8001ee8:	f53f af12 	bmi.w	8001d10 <_vfiprintf_r+0x4c>
 8001eec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001eee:	e711      	b.n	8001d14 <_vfiprintf_r+0x50>
 8001ef0:	ab03      	add	r3, sp, #12
 8001ef2:	9300      	str	r3, [sp, #0]
 8001ef4:	462a      	mov	r2, r5
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	; (8001f20 <_vfiprintf_r+0x25c>)
 8001ef8:	a904      	add	r1, sp, #16
 8001efa:	4630      	mov	r0, r6
 8001efc:	f000 f880 	bl	8002000 <_printf_i>
 8001f00:	e7e4      	b.n	8001ecc <_vfiprintf_r+0x208>
 8001f02:	bf00      	nop
 8001f04:	0800250c 	.word	0x0800250c
 8001f08:	0800252c 	.word	0x0800252c
 8001f0c:	080024ec 	.word	0x080024ec
 8001f10:	0800254c 	.word	0x0800254c
 8001f14:	08002552 	.word	0x08002552
 8001f18:	08002556 	.word	0x08002556
 8001f1c:	00000000 	.word	0x00000000
 8001f20:	08001c9f 	.word	0x08001c9f

08001f24 <_printf_common>:
 8001f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f28:	4616      	mov	r6, r2
 8001f2a:	4699      	mov	r9, r3
 8001f2c:	688a      	ldr	r2, [r1, #8]
 8001f2e:	690b      	ldr	r3, [r1, #16]
 8001f30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001f34:	4293      	cmp	r3, r2
 8001f36:	bfb8      	it	lt
 8001f38:	4613      	movlt	r3, r2
 8001f3a:	6033      	str	r3, [r6, #0]
 8001f3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001f40:	4607      	mov	r7, r0
 8001f42:	460c      	mov	r4, r1
 8001f44:	b10a      	cbz	r2, 8001f4a <_printf_common+0x26>
 8001f46:	3301      	adds	r3, #1
 8001f48:	6033      	str	r3, [r6, #0]
 8001f4a:	6823      	ldr	r3, [r4, #0]
 8001f4c:	0699      	lsls	r1, r3, #26
 8001f4e:	bf42      	ittt	mi
 8001f50:	6833      	ldrmi	r3, [r6, #0]
 8001f52:	3302      	addmi	r3, #2
 8001f54:	6033      	strmi	r3, [r6, #0]
 8001f56:	6825      	ldr	r5, [r4, #0]
 8001f58:	f015 0506 	ands.w	r5, r5, #6
 8001f5c:	d106      	bne.n	8001f6c <_printf_common+0x48>
 8001f5e:	f104 0a19 	add.w	sl, r4, #25
 8001f62:	68e3      	ldr	r3, [r4, #12]
 8001f64:	6832      	ldr	r2, [r6, #0]
 8001f66:	1a9b      	subs	r3, r3, r2
 8001f68:	42ab      	cmp	r3, r5
 8001f6a:	dc26      	bgt.n	8001fba <_printf_common+0x96>
 8001f6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001f70:	1e13      	subs	r3, r2, #0
 8001f72:	6822      	ldr	r2, [r4, #0]
 8001f74:	bf18      	it	ne
 8001f76:	2301      	movne	r3, #1
 8001f78:	0692      	lsls	r2, r2, #26
 8001f7a:	d42b      	bmi.n	8001fd4 <_printf_common+0xb0>
 8001f7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001f80:	4649      	mov	r1, r9
 8001f82:	4638      	mov	r0, r7
 8001f84:	47c0      	blx	r8
 8001f86:	3001      	adds	r0, #1
 8001f88:	d01e      	beq.n	8001fc8 <_printf_common+0xa4>
 8001f8a:	6823      	ldr	r3, [r4, #0]
 8001f8c:	68e5      	ldr	r5, [r4, #12]
 8001f8e:	6832      	ldr	r2, [r6, #0]
 8001f90:	f003 0306 	and.w	r3, r3, #6
 8001f94:	2b04      	cmp	r3, #4
 8001f96:	bf08      	it	eq
 8001f98:	1aad      	subeq	r5, r5, r2
 8001f9a:	68a3      	ldr	r3, [r4, #8]
 8001f9c:	6922      	ldr	r2, [r4, #16]
 8001f9e:	bf0c      	ite	eq
 8001fa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001fa4:	2500      	movne	r5, #0
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	bfc4      	itt	gt
 8001faa:	1a9b      	subgt	r3, r3, r2
 8001fac:	18ed      	addgt	r5, r5, r3
 8001fae:	2600      	movs	r6, #0
 8001fb0:	341a      	adds	r4, #26
 8001fb2:	42b5      	cmp	r5, r6
 8001fb4:	d11a      	bne.n	8001fec <_printf_common+0xc8>
 8001fb6:	2000      	movs	r0, #0
 8001fb8:	e008      	b.n	8001fcc <_printf_common+0xa8>
 8001fba:	2301      	movs	r3, #1
 8001fbc:	4652      	mov	r2, sl
 8001fbe:	4649      	mov	r1, r9
 8001fc0:	4638      	mov	r0, r7
 8001fc2:	47c0      	blx	r8
 8001fc4:	3001      	adds	r0, #1
 8001fc6:	d103      	bne.n	8001fd0 <_printf_common+0xac>
 8001fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fd0:	3501      	adds	r5, #1
 8001fd2:	e7c6      	b.n	8001f62 <_printf_common+0x3e>
 8001fd4:	18e1      	adds	r1, r4, r3
 8001fd6:	1c5a      	adds	r2, r3, #1
 8001fd8:	2030      	movs	r0, #48	; 0x30
 8001fda:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001fde:	4422      	add	r2, r4
 8001fe0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001fe4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001fe8:	3302      	adds	r3, #2
 8001fea:	e7c7      	b.n	8001f7c <_printf_common+0x58>
 8001fec:	2301      	movs	r3, #1
 8001fee:	4622      	mov	r2, r4
 8001ff0:	4649      	mov	r1, r9
 8001ff2:	4638      	mov	r0, r7
 8001ff4:	47c0      	blx	r8
 8001ff6:	3001      	adds	r0, #1
 8001ff8:	d0e6      	beq.n	8001fc8 <_printf_common+0xa4>
 8001ffa:	3601      	adds	r6, #1
 8001ffc:	e7d9      	b.n	8001fb2 <_printf_common+0x8e>
	...

08002000 <_printf_i>:
 8002000:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002004:	7e0f      	ldrb	r7, [r1, #24]
 8002006:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002008:	2f78      	cmp	r7, #120	; 0x78
 800200a:	4691      	mov	r9, r2
 800200c:	4680      	mov	r8, r0
 800200e:	460c      	mov	r4, r1
 8002010:	469a      	mov	sl, r3
 8002012:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002016:	d807      	bhi.n	8002028 <_printf_i+0x28>
 8002018:	2f62      	cmp	r7, #98	; 0x62
 800201a:	d80a      	bhi.n	8002032 <_printf_i+0x32>
 800201c:	2f00      	cmp	r7, #0
 800201e:	f000 80d8 	beq.w	80021d2 <_printf_i+0x1d2>
 8002022:	2f58      	cmp	r7, #88	; 0x58
 8002024:	f000 80a3 	beq.w	800216e <_printf_i+0x16e>
 8002028:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800202c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002030:	e03a      	b.n	80020a8 <_printf_i+0xa8>
 8002032:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002036:	2b15      	cmp	r3, #21
 8002038:	d8f6      	bhi.n	8002028 <_printf_i+0x28>
 800203a:	a101      	add	r1, pc, #4	; (adr r1, 8002040 <_printf_i+0x40>)
 800203c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002040:	08002099 	.word	0x08002099
 8002044:	080020ad 	.word	0x080020ad
 8002048:	08002029 	.word	0x08002029
 800204c:	08002029 	.word	0x08002029
 8002050:	08002029 	.word	0x08002029
 8002054:	08002029 	.word	0x08002029
 8002058:	080020ad 	.word	0x080020ad
 800205c:	08002029 	.word	0x08002029
 8002060:	08002029 	.word	0x08002029
 8002064:	08002029 	.word	0x08002029
 8002068:	08002029 	.word	0x08002029
 800206c:	080021b9 	.word	0x080021b9
 8002070:	080020dd 	.word	0x080020dd
 8002074:	0800219b 	.word	0x0800219b
 8002078:	08002029 	.word	0x08002029
 800207c:	08002029 	.word	0x08002029
 8002080:	080021db 	.word	0x080021db
 8002084:	08002029 	.word	0x08002029
 8002088:	080020dd 	.word	0x080020dd
 800208c:	08002029 	.word	0x08002029
 8002090:	08002029 	.word	0x08002029
 8002094:	080021a3 	.word	0x080021a3
 8002098:	682b      	ldr	r3, [r5, #0]
 800209a:	1d1a      	adds	r2, r3, #4
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	602a      	str	r2, [r5, #0]
 80020a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80020a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80020a8:	2301      	movs	r3, #1
 80020aa:	e0a3      	b.n	80021f4 <_printf_i+0x1f4>
 80020ac:	6820      	ldr	r0, [r4, #0]
 80020ae:	6829      	ldr	r1, [r5, #0]
 80020b0:	0606      	lsls	r6, r0, #24
 80020b2:	f101 0304 	add.w	r3, r1, #4
 80020b6:	d50a      	bpl.n	80020ce <_printf_i+0xce>
 80020b8:	680e      	ldr	r6, [r1, #0]
 80020ba:	602b      	str	r3, [r5, #0]
 80020bc:	2e00      	cmp	r6, #0
 80020be:	da03      	bge.n	80020c8 <_printf_i+0xc8>
 80020c0:	232d      	movs	r3, #45	; 0x2d
 80020c2:	4276      	negs	r6, r6
 80020c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80020c8:	485e      	ldr	r0, [pc, #376]	; (8002244 <_printf_i+0x244>)
 80020ca:	230a      	movs	r3, #10
 80020cc:	e019      	b.n	8002102 <_printf_i+0x102>
 80020ce:	680e      	ldr	r6, [r1, #0]
 80020d0:	602b      	str	r3, [r5, #0]
 80020d2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80020d6:	bf18      	it	ne
 80020d8:	b236      	sxthne	r6, r6
 80020da:	e7ef      	b.n	80020bc <_printf_i+0xbc>
 80020dc:	682b      	ldr	r3, [r5, #0]
 80020de:	6820      	ldr	r0, [r4, #0]
 80020e0:	1d19      	adds	r1, r3, #4
 80020e2:	6029      	str	r1, [r5, #0]
 80020e4:	0601      	lsls	r1, r0, #24
 80020e6:	d501      	bpl.n	80020ec <_printf_i+0xec>
 80020e8:	681e      	ldr	r6, [r3, #0]
 80020ea:	e002      	b.n	80020f2 <_printf_i+0xf2>
 80020ec:	0646      	lsls	r6, r0, #25
 80020ee:	d5fb      	bpl.n	80020e8 <_printf_i+0xe8>
 80020f0:	881e      	ldrh	r6, [r3, #0]
 80020f2:	4854      	ldr	r0, [pc, #336]	; (8002244 <_printf_i+0x244>)
 80020f4:	2f6f      	cmp	r7, #111	; 0x6f
 80020f6:	bf0c      	ite	eq
 80020f8:	2308      	moveq	r3, #8
 80020fa:	230a      	movne	r3, #10
 80020fc:	2100      	movs	r1, #0
 80020fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002102:	6865      	ldr	r5, [r4, #4]
 8002104:	60a5      	str	r5, [r4, #8]
 8002106:	2d00      	cmp	r5, #0
 8002108:	bfa2      	ittt	ge
 800210a:	6821      	ldrge	r1, [r4, #0]
 800210c:	f021 0104 	bicge.w	r1, r1, #4
 8002110:	6021      	strge	r1, [r4, #0]
 8002112:	b90e      	cbnz	r6, 8002118 <_printf_i+0x118>
 8002114:	2d00      	cmp	r5, #0
 8002116:	d04d      	beq.n	80021b4 <_printf_i+0x1b4>
 8002118:	4615      	mov	r5, r2
 800211a:	fbb6 f1f3 	udiv	r1, r6, r3
 800211e:	fb03 6711 	mls	r7, r3, r1, r6
 8002122:	5dc7      	ldrb	r7, [r0, r7]
 8002124:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002128:	4637      	mov	r7, r6
 800212a:	42bb      	cmp	r3, r7
 800212c:	460e      	mov	r6, r1
 800212e:	d9f4      	bls.n	800211a <_printf_i+0x11a>
 8002130:	2b08      	cmp	r3, #8
 8002132:	d10b      	bne.n	800214c <_printf_i+0x14c>
 8002134:	6823      	ldr	r3, [r4, #0]
 8002136:	07de      	lsls	r6, r3, #31
 8002138:	d508      	bpl.n	800214c <_printf_i+0x14c>
 800213a:	6923      	ldr	r3, [r4, #16]
 800213c:	6861      	ldr	r1, [r4, #4]
 800213e:	4299      	cmp	r1, r3
 8002140:	bfde      	ittt	le
 8002142:	2330      	movle	r3, #48	; 0x30
 8002144:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002148:	f105 35ff 	addle.w	r5, r5, #4294967295
 800214c:	1b52      	subs	r2, r2, r5
 800214e:	6122      	str	r2, [r4, #16]
 8002150:	f8cd a000 	str.w	sl, [sp]
 8002154:	464b      	mov	r3, r9
 8002156:	aa03      	add	r2, sp, #12
 8002158:	4621      	mov	r1, r4
 800215a:	4640      	mov	r0, r8
 800215c:	f7ff fee2 	bl	8001f24 <_printf_common>
 8002160:	3001      	adds	r0, #1
 8002162:	d14c      	bne.n	80021fe <_printf_i+0x1fe>
 8002164:	f04f 30ff 	mov.w	r0, #4294967295
 8002168:	b004      	add	sp, #16
 800216a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800216e:	4835      	ldr	r0, [pc, #212]	; (8002244 <_printf_i+0x244>)
 8002170:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002174:	6829      	ldr	r1, [r5, #0]
 8002176:	6823      	ldr	r3, [r4, #0]
 8002178:	f851 6b04 	ldr.w	r6, [r1], #4
 800217c:	6029      	str	r1, [r5, #0]
 800217e:	061d      	lsls	r5, r3, #24
 8002180:	d514      	bpl.n	80021ac <_printf_i+0x1ac>
 8002182:	07df      	lsls	r7, r3, #31
 8002184:	bf44      	itt	mi
 8002186:	f043 0320 	orrmi.w	r3, r3, #32
 800218a:	6023      	strmi	r3, [r4, #0]
 800218c:	b91e      	cbnz	r6, 8002196 <_printf_i+0x196>
 800218e:	6823      	ldr	r3, [r4, #0]
 8002190:	f023 0320 	bic.w	r3, r3, #32
 8002194:	6023      	str	r3, [r4, #0]
 8002196:	2310      	movs	r3, #16
 8002198:	e7b0      	b.n	80020fc <_printf_i+0xfc>
 800219a:	6823      	ldr	r3, [r4, #0]
 800219c:	f043 0320 	orr.w	r3, r3, #32
 80021a0:	6023      	str	r3, [r4, #0]
 80021a2:	2378      	movs	r3, #120	; 0x78
 80021a4:	4828      	ldr	r0, [pc, #160]	; (8002248 <_printf_i+0x248>)
 80021a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80021aa:	e7e3      	b.n	8002174 <_printf_i+0x174>
 80021ac:	0659      	lsls	r1, r3, #25
 80021ae:	bf48      	it	mi
 80021b0:	b2b6      	uxthmi	r6, r6
 80021b2:	e7e6      	b.n	8002182 <_printf_i+0x182>
 80021b4:	4615      	mov	r5, r2
 80021b6:	e7bb      	b.n	8002130 <_printf_i+0x130>
 80021b8:	682b      	ldr	r3, [r5, #0]
 80021ba:	6826      	ldr	r6, [r4, #0]
 80021bc:	6961      	ldr	r1, [r4, #20]
 80021be:	1d18      	adds	r0, r3, #4
 80021c0:	6028      	str	r0, [r5, #0]
 80021c2:	0635      	lsls	r5, r6, #24
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	d501      	bpl.n	80021cc <_printf_i+0x1cc>
 80021c8:	6019      	str	r1, [r3, #0]
 80021ca:	e002      	b.n	80021d2 <_printf_i+0x1d2>
 80021cc:	0670      	lsls	r0, r6, #25
 80021ce:	d5fb      	bpl.n	80021c8 <_printf_i+0x1c8>
 80021d0:	8019      	strh	r1, [r3, #0]
 80021d2:	2300      	movs	r3, #0
 80021d4:	6123      	str	r3, [r4, #16]
 80021d6:	4615      	mov	r5, r2
 80021d8:	e7ba      	b.n	8002150 <_printf_i+0x150>
 80021da:	682b      	ldr	r3, [r5, #0]
 80021dc:	1d1a      	adds	r2, r3, #4
 80021de:	602a      	str	r2, [r5, #0]
 80021e0:	681d      	ldr	r5, [r3, #0]
 80021e2:	6862      	ldr	r2, [r4, #4]
 80021e4:	2100      	movs	r1, #0
 80021e6:	4628      	mov	r0, r5
 80021e8:	f7fe f80a 	bl	8000200 <memchr>
 80021ec:	b108      	cbz	r0, 80021f2 <_printf_i+0x1f2>
 80021ee:	1b40      	subs	r0, r0, r5
 80021f0:	6060      	str	r0, [r4, #4]
 80021f2:	6863      	ldr	r3, [r4, #4]
 80021f4:	6123      	str	r3, [r4, #16]
 80021f6:	2300      	movs	r3, #0
 80021f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80021fc:	e7a8      	b.n	8002150 <_printf_i+0x150>
 80021fe:	6923      	ldr	r3, [r4, #16]
 8002200:	462a      	mov	r2, r5
 8002202:	4649      	mov	r1, r9
 8002204:	4640      	mov	r0, r8
 8002206:	47d0      	blx	sl
 8002208:	3001      	adds	r0, #1
 800220a:	d0ab      	beq.n	8002164 <_printf_i+0x164>
 800220c:	6823      	ldr	r3, [r4, #0]
 800220e:	079b      	lsls	r3, r3, #30
 8002210:	d413      	bmi.n	800223a <_printf_i+0x23a>
 8002212:	68e0      	ldr	r0, [r4, #12]
 8002214:	9b03      	ldr	r3, [sp, #12]
 8002216:	4298      	cmp	r0, r3
 8002218:	bfb8      	it	lt
 800221a:	4618      	movlt	r0, r3
 800221c:	e7a4      	b.n	8002168 <_printf_i+0x168>
 800221e:	2301      	movs	r3, #1
 8002220:	4632      	mov	r2, r6
 8002222:	4649      	mov	r1, r9
 8002224:	4640      	mov	r0, r8
 8002226:	47d0      	blx	sl
 8002228:	3001      	adds	r0, #1
 800222a:	d09b      	beq.n	8002164 <_printf_i+0x164>
 800222c:	3501      	adds	r5, #1
 800222e:	68e3      	ldr	r3, [r4, #12]
 8002230:	9903      	ldr	r1, [sp, #12]
 8002232:	1a5b      	subs	r3, r3, r1
 8002234:	42ab      	cmp	r3, r5
 8002236:	dcf2      	bgt.n	800221e <_printf_i+0x21e>
 8002238:	e7eb      	b.n	8002212 <_printf_i+0x212>
 800223a:	2500      	movs	r5, #0
 800223c:	f104 0619 	add.w	r6, r4, #25
 8002240:	e7f5      	b.n	800222e <_printf_i+0x22e>
 8002242:	bf00      	nop
 8002244:	0800255d 	.word	0x0800255d
 8002248:	0800256e 	.word	0x0800256e

0800224c <_sbrk_r>:
 800224c:	b538      	push	{r3, r4, r5, lr}
 800224e:	4d06      	ldr	r5, [pc, #24]	; (8002268 <_sbrk_r+0x1c>)
 8002250:	2300      	movs	r3, #0
 8002252:	4604      	mov	r4, r0
 8002254:	4608      	mov	r0, r1
 8002256:	602b      	str	r3, [r5, #0]
 8002258:	f000 f8e8 	bl	800242c <_sbrk>
 800225c:	1c43      	adds	r3, r0, #1
 800225e:	d102      	bne.n	8002266 <_sbrk_r+0x1a>
 8002260:	682b      	ldr	r3, [r5, #0]
 8002262:	b103      	cbz	r3, 8002266 <_sbrk_r+0x1a>
 8002264:	6023      	str	r3, [r4, #0]
 8002266:	bd38      	pop	{r3, r4, r5, pc}
 8002268:	200004d0 	.word	0x200004d0

0800226c <__sread>:
 800226c:	b510      	push	{r4, lr}
 800226e:	460c      	mov	r4, r1
 8002270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002274:	f000 f8a0 	bl	80023b8 <_read_r>
 8002278:	2800      	cmp	r0, #0
 800227a:	bfab      	itete	ge
 800227c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800227e:	89a3      	ldrhlt	r3, [r4, #12]
 8002280:	181b      	addge	r3, r3, r0
 8002282:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002286:	bfac      	ite	ge
 8002288:	6563      	strge	r3, [r4, #84]	; 0x54
 800228a:	81a3      	strhlt	r3, [r4, #12]
 800228c:	bd10      	pop	{r4, pc}

0800228e <__swrite>:
 800228e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002292:	461f      	mov	r7, r3
 8002294:	898b      	ldrh	r3, [r1, #12]
 8002296:	05db      	lsls	r3, r3, #23
 8002298:	4605      	mov	r5, r0
 800229a:	460c      	mov	r4, r1
 800229c:	4616      	mov	r6, r2
 800229e:	d505      	bpl.n	80022ac <__swrite+0x1e>
 80022a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022a4:	2302      	movs	r3, #2
 80022a6:	2200      	movs	r2, #0
 80022a8:	f000 f868 	bl	800237c <_lseek_r>
 80022ac:	89a3      	ldrh	r3, [r4, #12]
 80022ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80022b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80022b6:	81a3      	strh	r3, [r4, #12]
 80022b8:	4632      	mov	r2, r6
 80022ba:	463b      	mov	r3, r7
 80022bc:	4628      	mov	r0, r5
 80022be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80022c2:	f000 b817 	b.w	80022f4 <_write_r>

080022c6 <__sseek>:
 80022c6:	b510      	push	{r4, lr}
 80022c8:	460c      	mov	r4, r1
 80022ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022ce:	f000 f855 	bl	800237c <_lseek_r>
 80022d2:	1c43      	adds	r3, r0, #1
 80022d4:	89a3      	ldrh	r3, [r4, #12]
 80022d6:	bf15      	itete	ne
 80022d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80022da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80022de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80022e2:	81a3      	strheq	r3, [r4, #12]
 80022e4:	bf18      	it	ne
 80022e6:	81a3      	strhne	r3, [r4, #12]
 80022e8:	bd10      	pop	{r4, pc}

080022ea <__sclose>:
 80022ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022ee:	f000 b813 	b.w	8002318 <_close_r>
	...

080022f4 <_write_r>:
 80022f4:	b538      	push	{r3, r4, r5, lr}
 80022f6:	4d07      	ldr	r5, [pc, #28]	; (8002314 <_write_r+0x20>)
 80022f8:	4604      	mov	r4, r0
 80022fa:	4608      	mov	r0, r1
 80022fc:	4611      	mov	r1, r2
 80022fe:	2200      	movs	r2, #0
 8002300:	602a      	str	r2, [r5, #0]
 8002302:	461a      	mov	r2, r3
 8002304:	f000 f8a0 	bl	8002448 <_write>
 8002308:	1c43      	adds	r3, r0, #1
 800230a:	d102      	bne.n	8002312 <_write_r+0x1e>
 800230c:	682b      	ldr	r3, [r5, #0]
 800230e:	b103      	cbz	r3, 8002312 <_write_r+0x1e>
 8002310:	6023      	str	r3, [r4, #0]
 8002312:	bd38      	pop	{r3, r4, r5, pc}
 8002314:	200004d0 	.word	0x200004d0

08002318 <_close_r>:
 8002318:	b538      	push	{r3, r4, r5, lr}
 800231a:	4d06      	ldr	r5, [pc, #24]	; (8002334 <_close_r+0x1c>)
 800231c:	2300      	movs	r3, #0
 800231e:	4604      	mov	r4, r0
 8002320:	4608      	mov	r0, r1
 8002322:	602b      	str	r3, [r5, #0]
 8002324:	f000 f85a 	bl	80023dc <_close>
 8002328:	1c43      	adds	r3, r0, #1
 800232a:	d102      	bne.n	8002332 <_close_r+0x1a>
 800232c:	682b      	ldr	r3, [r5, #0]
 800232e:	b103      	cbz	r3, 8002332 <_close_r+0x1a>
 8002330:	6023      	str	r3, [r4, #0]
 8002332:	bd38      	pop	{r3, r4, r5, pc}
 8002334:	200004d0 	.word	0x200004d0

08002338 <_fstat_r>:
 8002338:	b538      	push	{r3, r4, r5, lr}
 800233a:	4d07      	ldr	r5, [pc, #28]	; (8002358 <_fstat_r+0x20>)
 800233c:	2300      	movs	r3, #0
 800233e:	4604      	mov	r4, r0
 8002340:	4608      	mov	r0, r1
 8002342:	4611      	mov	r1, r2
 8002344:	602b      	str	r3, [r5, #0]
 8002346:	f000 f851 	bl	80023ec <_fstat>
 800234a:	1c43      	adds	r3, r0, #1
 800234c:	d102      	bne.n	8002354 <_fstat_r+0x1c>
 800234e:	682b      	ldr	r3, [r5, #0]
 8002350:	b103      	cbz	r3, 8002354 <_fstat_r+0x1c>
 8002352:	6023      	str	r3, [r4, #0]
 8002354:	bd38      	pop	{r3, r4, r5, pc}
 8002356:	bf00      	nop
 8002358:	200004d0 	.word	0x200004d0

0800235c <_isatty_r>:
 800235c:	b538      	push	{r3, r4, r5, lr}
 800235e:	4d06      	ldr	r5, [pc, #24]	; (8002378 <_isatty_r+0x1c>)
 8002360:	2300      	movs	r3, #0
 8002362:	4604      	mov	r4, r0
 8002364:	4608      	mov	r0, r1
 8002366:	602b      	str	r3, [r5, #0]
 8002368:	f000 f848 	bl	80023fc <_isatty>
 800236c:	1c43      	adds	r3, r0, #1
 800236e:	d102      	bne.n	8002376 <_isatty_r+0x1a>
 8002370:	682b      	ldr	r3, [r5, #0]
 8002372:	b103      	cbz	r3, 8002376 <_isatty_r+0x1a>
 8002374:	6023      	str	r3, [r4, #0]
 8002376:	bd38      	pop	{r3, r4, r5, pc}
 8002378:	200004d0 	.word	0x200004d0

0800237c <_lseek_r>:
 800237c:	b538      	push	{r3, r4, r5, lr}
 800237e:	4d07      	ldr	r5, [pc, #28]	; (800239c <_lseek_r+0x20>)
 8002380:	4604      	mov	r4, r0
 8002382:	4608      	mov	r0, r1
 8002384:	4611      	mov	r1, r2
 8002386:	2200      	movs	r2, #0
 8002388:	602a      	str	r2, [r5, #0]
 800238a:	461a      	mov	r2, r3
 800238c:	f000 f83e 	bl	800240c <_lseek>
 8002390:	1c43      	adds	r3, r0, #1
 8002392:	d102      	bne.n	800239a <_lseek_r+0x1e>
 8002394:	682b      	ldr	r3, [r5, #0]
 8002396:	b103      	cbz	r3, 800239a <_lseek_r+0x1e>
 8002398:	6023      	str	r3, [r4, #0]
 800239a:	bd38      	pop	{r3, r4, r5, pc}
 800239c:	200004d0 	.word	0x200004d0

080023a0 <__malloc_lock>:
 80023a0:	4801      	ldr	r0, [pc, #4]	; (80023a8 <__malloc_lock+0x8>)
 80023a2:	f7ff bb21 	b.w	80019e8 <__retarget_lock_acquire_recursive>
 80023a6:	bf00      	nop
 80023a8:	200004c5 	.word	0x200004c5

080023ac <__malloc_unlock>:
 80023ac:	4801      	ldr	r0, [pc, #4]	; (80023b4 <__malloc_unlock+0x8>)
 80023ae:	f7ff bb1c 	b.w	80019ea <__retarget_lock_release_recursive>
 80023b2:	bf00      	nop
 80023b4:	200004c5 	.word	0x200004c5

080023b8 <_read_r>:
 80023b8:	b538      	push	{r3, r4, r5, lr}
 80023ba:	4d07      	ldr	r5, [pc, #28]	; (80023d8 <_read_r+0x20>)
 80023bc:	4604      	mov	r4, r0
 80023be:	4608      	mov	r0, r1
 80023c0:	4611      	mov	r1, r2
 80023c2:	2200      	movs	r2, #0
 80023c4:	602a      	str	r2, [r5, #0]
 80023c6:	461a      	mov	r2, r3
 80023c8:	f000 f828 	bl	800241c <_read>
 80023cc:	1c43      	adds	r3, r0, #1
 80023ce:	d102      	bne.n	80023d6 <_read_r+0x1e>
 80023d0:	682b      	ldr	r3, [r5, #0]
 80023d2:	b103      	cbz	r3, 80023d6 <_read_r+0x1e>
 80023d4:	6023      	str	r3, [r4, #0]
 80023d6:	bd38      	pop	{r3, r4, r5, pc}
 80023d8:	200004d0 	.word	0x200004d0

080023dc <_close>:
 80023dc:	4b02      	ldr	r3, [pc, #8]	; (80023e8 <_close+0xc>)
 80023de:	2258      	movs	r2, #88	; 0x58
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	f04f 30ff 	mov.w	r0, #4294967295
 80023e6:	4770      	bx	lr
 80023e8:	200004d0 	.word	0x200004d0

080023ec <_fstat>:
 80023ec:	4b02      	ldr	r3, [pc, #8]	; (80023f8 <_fstat+0xc>)
 80023ee:	2258      	movs	r2, #88	; 0x58
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	f04f 30ff 	mov.w	r0, #4294967295
 80023f6:	4770      	bx	lr
 80023f8:	200004d0 	.word	0x200004d0

080023fc <_isatty>:
 80023fc:	4b02      	ldr	r3, [pc, #8]	; (8002408 <_isatty+0xc>)
 80023fe:	2258      	movs	r2, #88	; 0x58
 8002400:	601a      	str	r2, [r3, #0]
 8002402:	2000      	movs	r0, #0
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	200004d0 	.word	0x200004d0

0800240c <_lseek>:
 800240c:	4b02      	ldr	r3, [pc, #8]	; (8002418 <_lseek+0xc>)
 800240e:	2258      	movs	r2, #88	; 0x58
 8002410:	601a      	str	r2, [r3, #0]
 8002412:	f04f 30ff 	mov.w	r0, #4294967295
 8002416:	4770      	bx	lr
 8002418:	200004d0 	.word	0x200004d0

0800241c <_read>:
 800241c:	4b02      	ldr	r3, [pc, #8]	; (8002428 <_read+0xc>)
 800241e:	2258      	movs	r2, #88	; 0x58
 8002420:	601a      	str	r2, [r3, #0]
 8002422:	f04f 30ff 	mov.w	r0, #4294967295
 8002426:	4770      	bx	lr
 8002428:	200004d0 	.word	0x200004d0

0800242c <_sbrk>:
 800242c:	4a04      	ldr	r2, [pc, #16]	; (8002440 <_sbrk+0x14>)
 800242e:	6811      	ldr	r1, [r2, #0]
 8002430:	4603      	mov	r3, r0
 8002432:	b909      	cbnz	r1, 8002438 <_sbrk+0xc>
 8002434:	4903      	ldr	r1, [pc, #12]	; (8002444 <_sbrk+0x18>)
 8002436:	6011      	str	r1, [r2, #0]
 8002438:	6810      	ldr	r0, [r2, #0]
 800243a:	4403      	add	r3, r0
 800243c:	6013      	str	r3, [r2, #0]
 800243e:	4770      	bx	lr
 8002440:	200004d4 	.word	0x200004d4
 8002444:	200004d8 	.word	0x200004d8

08002448 <_write>:
 8002448:	4b02      	ldr	r3, [pc, #8]	; (8002454 <_write+0xc>)
 800244a:	2258      	movs	r2, #88	; 0x58
 800244c:	601a      	str	r2, [r3, #0]
 800244e:	f04f 30ff 	mov.w	r0, #4294967295
 8002452:	4770      	bx	lr
 8002454:	200004d0 	.word	0x200004d0

08002458 <_init>:
 8002458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800245a:	bf00      	nop
 800245c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800245e:	bc08      	pop	{r3}
 8002460:	469e      	mov	lr, r3
 8002462:	4770      	bx	lr

08002464 <_fini>:
 8002464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002466:	bf00      	nop
 8002468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800246a:	bc08      	pop	{r3}
 800246c:	469e      	mov	lr, r3
 800246e:	4770      	bx	lr
