FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"TTL_TO_ECL_OUT";
2"LVDS_TO_ECL_OUT";
3"GND\G";
4"UN$1$MC10E116$I22$Q0";
5"UN$1$MC10E116$I22$Q0$1";
6"UN$1$MC10E116$I22$Q1";
7"UN$1$MC10E116$I22$Q1$1";
8"UN$1$MC10E116$I22$Q2";
9"NIM_TO_ECL_OUT";
10"UN$1$MC10E116$I22$D3";
11"VEE\G";
12"VTT\G";
13"VEE\G";
14"UN$1$DS90LV019$I14$ROUT";
15"UN$1$DS90LV019$I14$DIN";
16"LVDS_TO_ECL_IN_N";
17"UN$1$CSMD0805$I11$B";
18"ECL_TO_TTL_OUT";
19"ECL_TO_NIM_OUT";
20"ECL_TO_LVDS_OUT_P";
21"ECL_TO_LVDS_OUT_N";
22"UN$1$CSMD0805$I7$B";
23"UN$1$CSMD0805$I7$A";
24"UN$1$CSMD0805$I8$A";
25"TTL_TO_ECL_IN";
26"UN$1$CSMD0805$I13$A";
27"UN$1$CSMD0805$I13$B";
28"VCC\G";
29"GND\G";
30"VCC\G";
31"UN$1$MPSH81$I17$C";
32"VCC\G";
33"GND\G";
34"LVDS_TO_ECL_IN_P";
35"GND\G";
36"VEE\G";
37"NIM_TO_ECL_IN";
38"ECL_TO_LVDS_IN";
39"UN$1$MC10E116$I22$D0";
40"GND\G";
41"ECL_TO_NIM_IN";
42"ECL_TO_TTL_IN";
%"OUTPORT"
"1","(2475,3100)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"18;
%"MC10H124"
"1","(1700,1925)","0","ecl","I10";
;
ROOM"TRANSLATORS"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200";
"COMMON"30;
"GND"27;
"VCC"26;
"VEE"17;
"D_OUT* \B"0;
"C_OUT* \B"0;
"B_OUT* \B"0;
"A_OUT* \B"0;
"D_OUT"0;
"C_OUT"0;
"B_OUT"2;
"A_OUT"1;
"D_IN"0;
"C_IN"0;
"B_IN"14;
"A_IN"25;
%"CSMD0805"
"1","(1925,1500)","0","capacitors","I11";
;
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"0.1UF"
PART_NAME"CSMD0805"
ROOM"TRANSLATORS"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
POSTOL"10%";
"B<0>"17;
"A<0>"27;
%"CSMD0805"
"1","(1675,1250)","0","capacitors","I12";
;
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
ROOM"TRANSLATORS"
VALUE"0.1UF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
IC"UNDEF"
NEGTOL"10%"
CDS_LIB"capacitors"
POSTOL"10%";
"B<0>"28;
"A<0>"29;
%"CSMD0805"
"1","(1400,1500)","0","capacitors","I13";
;
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"0.1UF"
PART_NAME"CSMD0805"
ROOM"TRANSLATORS"
NEGTOL"10%"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
IC"UNDEF"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
POSTOL"10%";
"B<0>"27;
"A<0>"26;
%"DS90LV019"
"1","(1725,925)","0","misc","I14";
;
ROOM"TRANSLATORS"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-175"
CDS_LIB"misc";
"VCC"28;
"GND"29;
"ROUT"14;
"RE"33;
"RI* \B"16;
"RI"34;
"DOUT* \B"21;
"DOUT"20;
"DE"32;
"DIN"15;
%"INPORT"
"1","(850,2175)","0","standard","I15";
;
ROOM"TRANSLATORS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"25;
%"RSMD0805"
"1","(1750,-50)","1","resistors","I16";
;
$LOCATION"?"
VALUE"1000"
ROOM"TRANSLATORS"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
CDS_LIB"resistors"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
IC"UNDEF"
NEGTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"36;
"B<0>"31;
%"MPSH81"
"1","(1750,175)","0","transistors","I17";
;
ROOM"TRANSLATORS"
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-125,50,0,-50";
"C"31;
"B"8;
"E"19;
%"RSMD0805"
"1","(1725,-975)","1","resistors","I18";
;
$LOCATION"?"
ROOM"TRANSLATORS"
VALUE"1000"
PACKTYPE"0805"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
TOL"1%"
POWER"0.1"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%";
"A<0>"11;
"B<0>"10;
%"MMBTH10"
"1","(1725,-575)","0","transistors","I19";
;
ROOM"TRANSLATORS"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"transistors";
"E"10;
"B"37;
"C"35;
%"OUTPORT"
"1","(2550,2225)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"RSMD0805"
"1","(825,-1175)","1","resistors","I20";
;
VALUE"50"
$LOCATION"?"
ROOM"TRANSLATORS"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"12;
"B<0>"8;
%"CSMD0603"
"1","(-700,1775)","0","capacitors","I21";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
ROOM"TRANSLATORS"
POSTOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"3;
"A<0>"13;
%"MC10E116"
"1","(-725,1225)","0","ecl","I22";
;
ROOM"TRANSLATORS"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275";
"VEE"13;
"GND0"3;
"VBB"39;
"D0"42;
"D1"38;
"D2"41;
"D3"10;
"D4"0;
"D0* \B"39;
"D1* \B"39;
"D2* \B"39;
"D3* \B"39;
"D4* \B"39;
"Q0"4;
"Q1"6;
"Q2"8;
"Q3"9;
"Q4"0;
"Q0* \B"5;
"Q1* \B"7;
"Q2* \B"0;
"Q3* \B"0;
"Q4* \B"0;
"GND1"3;
"GND2"3;
"GND3"3;
"GND4"3;
"GND5"3;
%"INPORT"
"1","(-1625,1475)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"42;
%"INPORT"
"1","(-1650,1375)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"38;
%"INPORT"
"1","(-1675,1275)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"41;
%"RSMD0805"
"1","(-300,-1125)","1","resistors","I26";
;
VALUE"50"
$LOCATION"?"
ROOM"TRANSLATORS"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"12;
"B<0>"7;
%"RSMD0805"
"1","(-375,-1150)","1","resistors","I27";
;
VALUE"50"
$LOCATION"?"
ROOM"TRANSLATORS"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
CDS_LIB"resistors"
POSTOL"5%";
"A<0>"12;
"B<0>"5;
%"RSMD0805"
"1","(-475,-1150)","1","resistors","I28";
;
VALUE"50"
$LOCATION"?"
ROOM"TRANSLATORS"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%";
"A<0>"12;
"B<0>"4;
%"RSMD0805"
"1","(-450,-1150)","1","resistors","I29";
;
VALUE"50"
$LOCATION"?"
ROOM"TRANSLATORS"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"12;
"B<0>"6;
%"RSMD0805"
"1","(-1125,-1100)","1","resistors","I30";
;
$LOCATION"?"
ROOM"TRANSLATORS"
VALUE"50"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
CDS_LIB"resistors"
POSTOL"5%";
"A<0>"12;
"B<0>"38;
%"RSMD0805"
"1","(-1075,-1100)","1","resistors","I31";
;
$LOCATION"?"
ROOM"TRANSLATORS"
VALUE"50"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"12;
"B<0>"41;
%"RSMD0805"
"1","(-1225,-1100)","1","resistors","I32";
;
$LOCATION"?"
ROOM"TRANSLATORS"
VALUE"50"
PACKTYPE"0805"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%";
"A<0>"12;
"B<0>"42;
%"OUTPORT"
"1","(475,1150)","0","standard","I33";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"9;
%"OUTPORT"
"1","(2650,1050)","0","standard","I34";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"20;
%"OUTPORT"
"1","(2650,950)","0","standard","I35";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"21;
%"INPORT"
"1","(450,900)","0","standard","I36";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"INPORT"
"1","(450,825)","0","standard","I37";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"16;
%"INPORT"
"1","(1000,-525)","0","standard","I38";
;
ROOM"TRANSLATORS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"37;
%"CSMD0805"
"1","(-1050,825)","1","capacitors","I39";
;
VALUE"0.1UF"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VOLTAGE"50V"
ROOM"TRANSLATORS"
POSTOL"10%"
TOL"5%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"39;
"A<0>"40;
%"OUTPORT"
"1","(2550,2100)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"OUTPORT"
"1","(2275,375)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"19;
%"CSMD0805"
"1","(1700,3425)","0","capacitors","I7";
;
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"0.1UF"
PART_NAME"CSMD0805"
ROOM"TRANSLATORS"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
POSTOL"10%";
"B<0>"22;
"A<0>"23;
%"CSMD0805"
"1","(1350,3425)","0","capacitors","I8";
;
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"0.1UF"
PART_NAME"CSMD0805"
ROOM"TRANSLATORS"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL"5%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
POSTOL"10%";
"B<0>"23;
"A<0>"24;
%"MC10H125"
"1","(1575,2950)","0","ecl","I9";
;
ROOM"TRANSLATORS"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl";
"VCC"22;
"GND"23;
"VEE"24;
"Q4"0;
"Q3"0;
"Q2"15;
"Q1"18;
"D4* \B"0;
"D3* \B"0;
"D2* \B"7;
"D1* \B"5;
"D4"0;
"D3"0;
"D2"6;
"D1"4;
"VBB"0;
END.
