// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module TLXbar_9(
  input          clock,
  input          reset,
  output         auto_in_3_a_ready,
  input          auto_in_3_a_valid,
  input  [3:0]   auto_in_3_a_bits_opcode,
  input  [2:0]   auto_in_3_a_bits_param,
  input  [2:0]   auto_in_3_a_bits_size,
  input  [7:0]   auto_in_3_a_bits_source,
  input  [47:0]  auto_in_3_a_bits_address,
  input  [3:0]   auto_in_3_a_bits_user_reqSource,
  input          auto_in_3_a_bits_echo_blockisdirty,
  input  [31:0]  auto_in_3_a_bits_mask,
  input  [255:0] auto_in_3_a_bits_data,
  input          auto_in_3_a_bits_corrupt,
  input          auto_in_3_b_ready,
  output         auto_in_3_b_valid,
  output [2:0]   auto_in_3_b_bits_opcode,
  output [1:0]   auto_in_3_b_bits_param,
  output [2:0]   auto_in_3_b_bits_size,
  output [7:0]   auto_in_3_b_bits_source,
  output [47:0]  auto_in_3_b_bits_address,
  output [31:0]  auto_in_3_b_bits_mask,
  output [255:0] auto_in_3_b_bits_data,
  output         auto_in_3_b_bits_corrupt,
  output         auto_in_3_c_ready,
  input          auto_in_3_c_valid,
  input  [2:0]   auto_in_3_c_bits_opcode,
  input  [2:0]   auto_in_3_c_bits_param,
  input  [2:0]   auto_in_3_c_bits_size,
  input  [7:0]   auto_in_3_c_bits_source,
  input  [47:0]  auto_in_3_c_bits_address,
  input  [3:0]   auto_in_3_c_bits_user_reqSource,
  input          auto_in_3_c_bits_echo_blockisdirty,
  input  [255:0] auto_in_3_c_bits_data,
  input          auto_in_3_c_bits_corrupt,
  input          auto_in_3_d_ready,
  output         auto_in_3_d_valid,
  output [3:0]   auto_in_3_d_bits_opcode,
  output [1:0]   auto_in_3_d_bits_param,
  output [2:0]   auto_in_3_d_bits_size,
  output [7:0]   auto_in_3_d_bits_source,
  output [3:0]   auto_in_3_d_bits_sink,
  output         auto_in_3_d_bits_denied,
  output         auto_in_3_d_bits_echo_blockisdirty,
  output [255:0] auto_in_3_d_bits_data,
  output         auto_in_3_d_bits_corrupt,
  output         auto_in_3_e_ready,
  input          auto_in_3_e_valid,
  input  [3:0]   auto_in_3_e_bits_sink,
  output         auto_in_2_a_ready,
  input          auto_in_2_a_valid,
  input  [3:0]   auto_in_2_a_bits_opcode,
  input  [2:0]   auto_in_2_a_bits_param,
  input  [2:0]   auto_in_2_a_bits_size,
  input  [7:0]   auto_in_2_a_bits_source,
  input  [47:0]  auto_in_2_a_bits_address,
  input  [3:0]   auto_in_2_a_bits_user_reqSource,
  input          auto_in_2_a_bits_echo_blockisdirty,
  input  [31:0]  auto_in_2_a_bits_mask,
  input  [255:0] auto_in_2_a_bits_data,
  input          auto_in_2_a_bits_corrupt,
  input          auto_in_2_b_ready,
  output         auto_in_2_b_valid,
  output [2:0]   auto_in_2_b_bits_opcode,
  output [1:0]   auto_in_2_b_bits_param,
  output [2:0]   auto_in_2_b_bits_size,
  output [7:0]   auto_in_2_b_bits_source,
  output [47:0]  auto_in_2_b_bits_address,
  output [31:0]  auto_in_2_b_bits_mask,
  output [255:0] auto_in_2_b_bits_data,
  output         auto_in_2_b_bits_corrupt,
  output         auto_in_2_c_ready,
  input          auto_in_2_c_valid,
  input  [2:0]   auto_in_2_c_bits_opcode,
  input  [2:0]   auto_in_2_c_bits_param,
  input  [2:0]   auto_in_2_c_bits_size,
  input  [7:0]   auto_in_2_c_bits_source,
  input  [47:0]  auto_in_2_c_bits_address,
  input  [3:0]   auto_in_2_c_bits_user_reqSource,
  input          auto_in_2_c_bits_echo_blockisdirty,
  input  [255:0] auto_in_2_c_bits_data,
  input          auto_in_2_c_bits_corrupt,
  input          auto_in_2_d_ready,
  output         auto_in_2_d_valid,
  output [3:0]   auto_in_2_d_bits_opcode,
  output [1:0]   auto_in_2_d_bits_param,
  output [2:0]   auto_in_2_d_bits_size,
  output [7:0]   auto_in_2_d_bits_source,
  output [3:0]   auto_in_2_d_bits_sink,
  output         auto_in_2_d_bits_denied,
  output         auto_in_2_d_bits_echo_blockisdirty,
  output [255:0] auto_in_2_d_bits_data,
  output         auto_in_2_d_bits_corrupt,
  output         auto_in_2_e_ready,
  input          auto_in_2_e_valid,
  input  [3:0]   auto_in_2_e_bits_sink,
  output         auto_in_1_a_ready,
  input          auto_in_1_a_valid,
  input  [3:0]   auto_in_1_a_bits_opcode,
  input  [2:0]   auto_in_1_a_bits_param,
  input  [2:0]   auto_in_1_a_bits_size,
  input  [7:0]   auto_in_1_a_bits_source,
  input  [47:0]  auto_in_1_a_bits_address,
  input  [3:0]   auto_in_1_a_bits_user_reqSource,
  input          auto_in_1_a_bits_echo_blockisdirty,
  input  [31:0]  auto_in_1_a_bits_mask,
  input  [255:0] auto_in_1_a_bits_data,
  input          auto_in_1_a_bits_corrupt,
  input          auto_in_1_b_ready,
  output         auto_in_1_b_valid,
  output [2:0]   auto_in_1_b_bits_opcode,
  output [1:0]   auto_in_1_b_bits_param,
  output [2:0]   auto_in_1_b_bits_size,
  output [7:0]   auto_in_1_b_bits_source,
  output [47:0]  auto_in_1_b_bits_address,
  output [31:0]  auto_in_1_b_bits_mask,
  output [255:0] auto_in_1_b_bits_data,
  output         auto_in_1_b_bits_corrupt,
  output         auto_in_1_c_ready,
  input          auto_in_1_c_valid,
  input  [2:0]   auto_in_1_c_bits_opcode,
  input  [2:0]   auto_in_1_c_bits_param,
  input  [2:0]   auto_in_1_c_bits_size,
  input  [7:0]   auto_in_1_c_bits_source,
  input  [47:0]  auto_in_1_c_bits_address,
  input  [3:0]   auto_in_1_c_bits_user_reqSource,
  input          auto_in_1_c_bits_echo_blockisdirty,
  input  [255:0] auto_in_1_c_bits_data,
  input          auto_in_1_c_bits_corrupt,
  input          auto_in_1_d_ready,
  output         auto_in_1_d_valid,
  output [3:0]   auto_in_1_d_bits_opcode,
  output [1:0]   auto_in_1_d_bits_param,
  output [2:0]   auto_in_1_d_bits_size,
  output [7:0]   auto_in_1_d_bits_source,
  output [3:0]   auto_in_1_d_bits_sink,
  output         auto_in_1_d_bits_denied,
  output         auto_in_1_d_bits_echo_blockisdirty,
  output [255:0] auto_in_1_d_bits_data,
  output         auto_in_1_d_bits_corrupt,
  output         auto_in_1_e_ready,
  input          auto_in_1_e_valid,
  input  [3:0]   auto_in_1_e_bits_sink,
  output         auto_in_0_a_ready,
  input          auto_in_0_a_valid,
  input  [3:0]   auto_in_0_a_bits_opcode,
  input  [2:0]   auto_in_0_a_bits_param,
  input  [2:0]   auto_in_0_a_bits_size,
  input  [7:0]   auto_in_0_a_bits_source,
  input  [47:0]  auto_in_0_a_bits_address,
  input  [3:0]   auto_in_0_a_bits_user_reqSource,
  input          auto_in_0_a_bits_echo_blockisdirty,
  input  [31:0]  auto_in_0_a_bits_mask,
  input  [255:0] auto_in_0_a_bits_data,
  input          auto_in_0_a_bits_corrupt,
  input          auto_in_0_b_ready,
  output         auto_in_0_b_valid,
  output [2:0]   auto_in_0_b_bits_opcode,
  output [1:0]   auto_in_0_b_bits_param,
  output [2:0]   auto_in_0_b_bits_size,
  output [7:0]   auto_in_0_b_bits_source,
  output [47:0]  auto_in_0_b_bits_address,
  output [31:0]  auto_in_0_b_bits_mask,
  output [255:0] auto_in_0_b_bits_data,
  output         auto_in_0_b_bits_corrupt,
  output         auto_in_0_c_ready,
  input          auto_in_0_c_valid,
  input  [2:0]   auto_in_0_c_bits_opcode,
  input  [2:0]   auto_in_0_c_bits_param,
  input  [2:0]   auto_in_0_c_bits_size,
  input  [7:0]   auto_in_0_c_bits_source,
  input  [47:0]  auto_in_0_c_bits_address,
  input  [3:0]   auto_in_0_c_bits_user_reqSource,
  input          auto_in_0_c_bits_echo_blockisdirty,
  input  [255:0] auto_in_0_c_bits_data,
  input          auto_in_0_c_bits_corrupt,
  input          auto_in_0_d_ready,
  output         auto_in_0_d_valid,
  output [3:0]   auto_in_0_d_bits_opcode,
  output [1:0]   auto_in_0_d_bits_param,
  output [2:0]   auto_in_0_d_bits_size,
  output [7:0]   auto_in_0_d_bits_source,
  output [3:0]   auto_in_0_d_bits_sink,
  output         auto_in_0_d_bits_denied,
  output         auto_in_0_d_bits_echo_blockisdirty,
  output [255:0] auto_in_0_d_bits_data,
  output         auto_in_0_d_bits_corrupt,
  output         auto_in_0_e_ready,
  input          auto_in_0_e_valid,
  input  [3:0]   auto_in_0_e_bits_sink,
  input          auto_out_a_ready,
  output         auto_out_a_valid,
  output [3:0]   auto_out_a_bits_opcode,
  output [2:0]   auto_out_a_bits_param,
  output [2:0]   auto_out_a_bits_size,
  output [9:0]   auto_out_a_bits_source,
  output [47:0]  auto_out_a_bits_address,
  output [3:0]   auto_out_a_bits_user_reqSource,
  output         auto_out_a_bits_echo_blockisdirty,
  output [31:0]  auto_out_a_bits_mask,
  output [255:0] auto_out_a_bits_data,
  output         auto_out_a_bits_corrupt,
  output         auto_out_b_ready,
  input          auto_out_b_valid,
  input  [2:0]   auto_out_b_bits_opcode,
  input  [1:0]   auto_out_b_bits_param,
  input  [2:0]   auto_out_b_bits_size,
  input  [9:0]   auto_out_b_bits_source,
  input  [47:0]  auto_out_b_bits_address,
  input  [31:0]  auto_out_b_bits_mask,
  input  [255:0] auto_out_b_bits_data,
  input          auto_out_b_bits_corrupt,
  input          auto_out_c_ready,
  output         auto_out_c_valid,
  output [2:0]   auto_out_c_bits_opcode,
  output [2:0]   auto_out_c_bits_param,
  output [2:0]   auto_out_c_bits_size,
  output [9:0]   auto_out_c_bits_source,
  output [47:0]  auto_out_c_bits_address,
  output [3:0]   auto_out_c_bits_user_reqSource,
  output         auto_out_c_bits_echo_blockisdirty,
  output [255:0] auto_out_c_bits_data,
  output         auto_out_c_bits_corrupt,
  output         auto_out_d_ready,
  input          auto_out_d_valid,
  input  [3:0]   auto_out_d_bits_opcode,
  input  [1:0]   auto_out_d_bits_param,
  input  [2:0]   auto_out_d_bits_size,
  input  [9:0]   auto_out_d_bits_source,
  input  [3:0]   auto_out_d_bits_sink,
  input          auto_out_d_bits_denied,
  input          auto_out_d_bits_echo_blockisdirty,
  input  [255:0] auto_out_d_bits_data,
  input          auto_out_d_bits_corrupt,
  input          auto_out_e_ready,
  output         auto_out_e_valid,
  output [3:0]   auto_out_e_bits_sink
);

  wire        requestBOI_0_1 = auto_out_b_bits_source[9:8] == 2'h2;
  wire        requestBOI_0_2 = auto_out_b_bits_source[9:8] == 2'h1;
  wire        requestBOI_0_3 = auto_out_b_bits_source[9:8] == 2'h0;
  wire        requestDOI_0_1 = auto_out_d_bits_source[9:8] == 2'h2;
  wire        requestDOI_0_2 = auto_out_d_bits_source[9:8] == 2'h1;
  wire        requestDOI_0_3 = auto_out_d_bits_source[9:8] == 2'h0;
  reg         beatsLeft;
  wire [3:0]  readys_valid =
    {auto_in_3_a_valid, auto_in_2_a_valid, auto_in_1_a_valid, auto_in_0_a_valid};
  reg  [3:0]  readys_mask;
  wire [3:0]  _readys_filter_T_1 = readys_valid & ~readys_mask;
  wire [5:0]  _GEN =
    {_readys_filter_T_1[2:0], auto_in_3_a_valid, auto_in_2_a_valid, auto_in_1_a_valid}
    | {_readys_filter_T_1, auto_in_3_a_valid, auto_in_2_a_valid};
  wire [4:0]  _GEN_0 = _GEN[4:0] | {_readys_filter_T_1[3], _GEN[5:2]};
  wire [3:0]  readys_readys =
    ~({readys_mask[3],
       _readys_filter_T_1[3] | readys_mask[2],
       _GEN[5] | readys_mask[1],
       _GEN_0[4] | readys_mask[0]} & _GEN_0[3:0]);
  wire        winner_0 = readys_readys[0] & auto_in_0_a_valid;
  wire        winner_1 = readys_readys[1] & auto_in_1_a_valid;
  wire        winner_2 = readys_readys[2] & auto_in_2_a_valid;
  wire        winner_3 = readys_readys[3] & auto_in_3_a_valid;
  reg         state_0;
  reg         state_1;
  reg         state_2;
  reg         state_3;
  wire        muxState_0 = beatsLeft ? state_0 : winner_0;
  wire        muxState_1 = beatsLeft ? state_1 : winner_1;
  wire        muxState_2 = beatsLeft ? state_2 : winner_2;
  wire        muxState_3 = beatsLeft ? state_3 : winner_3;
  wire        out_0_a_valid =
    beatsLeft
      ? state_0 & auto_in_0_a_valid | state_1 & auto_in_1_a_valid | state_2
        & auto_in_2_a_valid | state_3 & auto_in_3_a_valid
      : auto_in_0_a_valid | auto_in_1_a_valid | auto_in_2_a_valid | auto_in_3_a_valid;
  reg         beatsLeft_1;
  wire [3:0]  readys_valid_1 =
    {auto_in_3_c_valid, auto_in_2_c_valid, auto_in_1_c_valid, auto_in_0_c_valid};
  reg  [3:0]  readys_mask_1;
  wire [3:0]  _readys_filter_T_3 = readys_valid_1 & ~readys_mask_1;
  wire [5:0]  _GEN_1 =
    {_readys_filter_T_3[2:0], auto_in_3_c_valid, auto_in_2_c_valid, auto_in_1_c_valid}
    | {_readys_filter_T_3, auto_in_3_c_valid, auto_in_2_c_valid};
  wire [4:0]  _GEN_2 = _GEN_1[4:0] | {_readys_filter_T_3[3], _GEN_1[5:2]};
  wire [3:0]  readys_readys_1 =
    ~({readys_mask_1[3],
       _readys_filter_T_3[3] | readys_mask_1[2],
       _GEN_1[5] | readys_mask_1[1],
       _GEN_2[4] | readys_mask_1[0]} & _GEN_2[3:0]);
  wire        winner_1_0 = readys_readys_1[0] & auto_in_0_c_valid;
  wire        winner_1_1 = readys_readys_1[1] & auto_in_1_c_valid;
  wire        winner_1_2 = readys_readys_1[2] & auto_in_2_c_valid;
  wire        winner_1_3 = readys_readys_1[3] & auto_in_3_c_valid;
  reg         state_1_0;
  reg         state_1_1;
  reg         state_1_2;
  reg         state_1_3;
  wire        muxState_1_0 = beatsLeft_1 ? state_1_0 : winner_1_0;
  wire        muxState_1_1 = beatsLeft_1 ? state_1_1 : winner_1_1;
  wire        muxState_1_2 = beatsLeft_1 ? state_1_2 : winner_1_2;
  wire        muxState_1_3 = beatsLeft_1 ? state_1_3 : winner_1_3;
  wire        out_0_c_valid =
    beatsLeft_1
      ? state_1_0 & auto_in_0_c_valid | state_1_1 & auto_in_1_c_valid | state_1_2
        & auto_in_2_c_valid | state_1_3 & auto_in_3_c_valid
      : auto_in_0_c_valid | auto_in_1_c_valid | auto_in_2_c_valid | auto_in_3_c_valid;
  reg         beatsLeft_2;
  wire [3:0]  readys_valid_2 =
    {auto_in_3_e_valid, auto_in_2_e_valid, auto_in_1_e_valid, auto_in_0_e_valid};
  reg  [3:0]  readys_mask_2;
  wire [3:0]  _readys_filter_T_5 = readys_valid_2 & ~readys_mask_2;
  wire [5:0]  _GEN_3 =
    {_readys_filter_T_5[2:0], auto_in_3_e_valid, auto_in_2_e_valid, auto_in_1_e_valid}
    | {_readys_filter_T_5, auto_in_3_e_valid, auto_in_2_e_valid};
  wire [4:0]  _GEN_4 = _GEN_3[4:0] | {_readys_filter_T_5[3], _GEN_3[5:2]};
  wire [3:0]  readys_readys_2 =
    ~({readys_mask_2[3],
       _readys_filter_T_5[3] | readys_mask_2[2],
       _GEN_3[5] | readys_mask_2[1],
       _GEN_4[4] | readys_mask_2[0]} & _GEN_4[3:0]);
  wire        winner_2_0 = readys_readys_2[0] & auto_in_0_e_valid;
  wire        winner_2_1 = readys_readys_2[1] & auto_in_1_e_valid;
  wire        winner_2_2 = readys_readys_2[2] & auto_in_2_e_valid;
  wire        winner_2_3 = readys_readys_2[3] & auto_in_3_e_valid;
  reg         state_2_0;
  reg         state_2_1;
  reg         state_2_2;
  reg         state_2_3;
  wire        out_0_e_valid =
    beatsLeft_2
      ? state_2_0 & auto_in_0_e_valid | state_2_1 & auto_in_1_e_valid | state_2_2
        & auto_in_2_e_valid | state_2_3 & auto_in_3_e_valid
      : auto_in_0_e_valid | auto_in_1_e_valid | auto_in_2_e_valid | auto_in_3_e_valid;
  wire [12:0] _beatsAI_decode_T_9 = 13'h3F << auto_in_3_a_bits_size;
  wire [12:0] _beatsAI_decode_T_6 = 13'h3F << auto_in_2_a_bits_size;
  wire [12:0] _beatsAI_decode_T_3 = 13'h3F << auto_in_1_a_bits_size;
  wire [12:0] _beatsAI_decode_T = 13'h3F << auto_in_0_a_bits_size;
  wire [3:0]  _readys_mask_T = readys_readys & readys_valid;
  wire [3:0]  _readys_mask_T_3 = _readys_mask_T | {_readys_mask_T[2:0], 1'h0};
  wire [12:0] _beatsCI_decode_T_9 = 13'h3F << auto_in_3_c_bits_size;
  wire [12:0] _beatsCI_decode_T_6 = 13'h3F << auto_in_2_c_bits_size;
  wire [12:0] _beatsCI_decode_T_3 = 13'h3F << auto_in_1_c_bits_size;
  wire [12:0] _beatsCI_decode_T = 13'h3F << auto_in_0_c_bits_size;
  wire [3:0]  _readys_mask_T_8 = readys_readys_1 & readys_valid_1;
  wire [3:0]  _readys_mask_T_11 = _readys_mask_T_8 | {_readys_mask_T_8[2:0], 1'h0};
  wire [3:0]  _readys_mask_T_16 = readys_readys_2 & readys_valid_2;
  wire [3:0]  _readys_mask_T_19 = _readys_mask_T_16 | {_readys_mask_T_16[2:0], 1'h0};
  wire        latch = ~beatsLeft & auto_out_a_ready;
  wire        latch_1 = ~beatsLeft_1 & auto_out_c_ready;
  wire        latch_2 = ~beatsLeft_2 & auto_out_e_ready;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      beatsLeft <= 1'h0;
      readys_mask <= 4'hF;
      state_0 <= 1'h0;
      state_1 <= 1'h0;
      state_2 <= 1'h0;
      state_3 <= 1'h0;
      beatsLeft_1 <= 1'h0;
      readys_mask_1 <= 4'hF;
      state_1_0 <= 1'h0;
      state_1_1 <= 1'h0;
      state_1_2 <= 1'h0;
      state_1_3 <= 1'h0;
      beatsLeft_2 <= 1'h0;
      readys_mask_2 <= 4'hF;
      state_2_0 <= 1'h0;
      state_2_1 <= 1'h0;
      state_2_2 <= 1'h0;
      state_2_3 <= 1'h0;
    end
    else begin
      if (latch)
        beatsLeft <=
          winner_0 & ~(auto_in_0_a_bits_opcode[2]) & ~(_beatsAI_decode_T[5]) | winner_1
          & ~(auto_in_1_a_bits_opcode[2]) & ~(_beatsAI_decode_T_3[5]) | winner_2
          & ~(auto_in_2_a_bits_opcode[2]) & ~(_beatsAI_decode_T_6[5]) | winner_3
          & ~(auto_in_3_a_bits_opcode[2]) & ~(_beatsAI_decode_T_9[5]);
      else
        beatsLeft <= 1'(beatsLeft - (auto_out_a_ready & out_0_a_valid));
      if (latch & (|readys_valid))
        readys_mask <= _readys_mask_T_3 | {_readys_mask_T_3[1:0], 2'h0};
      if (beatsLeft) begin
      end
      else begin
        state_0 <= winner_0;
        state_1 <= winner_1;
        state_2 <= winner_2;
        state_3 <= winner_3;
      end
      if (latch_1)
        beatsLeft_1 <=
          winner_1_0 & auto_in_0_c_bits_opcode[0] & ~(_beatsCI_decode_T[5]) | winner_1_1
          & auto_in_1_c_bits_opcode[0] & ~(_beatsCI_decode_T_3[5]) | winner_1_2
          & auto_in_2_c_bits_opcode[0] & ~(_beatsCI_decode_T_6[5]) | winner_1_3
          & auto_in_3_c_bits_opcode[0] & ~(_beatsCI_decode_T_9[5]);
      else
        beatsLeft_1 <= 1'(beatsLeft_1 - (auto_out_c_ready & out_0_c_valid));
      if (latch_1 & (|readys_valid_1))
        readys_mask_1 <= _readys_mask_T_11 | {_readys_mask_T_11[1:0], 2'h0};
      if (beatsLeft_1) begin
      end
      else begin
        state_1_0 <= winner_1_0;
        state_1_1 <= winner_1_1;
        state_1_2 <= winner_1_2;
        state_1_3 <= winner_1_3;
      end
      beatsLeft_2 <= ~latch_2 & 1'(beatsLeft_2 - (auto_out_e_ready & out_0_e_valid));
      if (latch_2 & (|readys_valid_2))
        readys_mask_2 <= _readys_mask_T_19 | {_readys_mask_T_19[1:0], 2'h0};
      if (beatsLeft_2) begin
      end
      else begin
        state_2_0 <= winner_2_0;
        state_2_1 <= winner_2_1;
        state_2_2 <= winner_2_2;
        state_2_3 <= winner_2_3;
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        beatsLeft = _RANDOM[/*Zero width*/ 1'b0][0];
        readys_mask = _RANDOM[/*Zero width*/ 1'b0][4:1];
        state_0 = _RANDOM[/*Zero width*/ 1'b0][5];
        state_1 = _RANDOM[/*Zero width*/ 1'b0][6];
        state_2 = _RANDOM[/*Zero width*/ 1'b0][7];
        state_3 = _RANDOM[/*Zero width*/ 1'b0][8];
        beatsLeft_1 = _RANDOM[/*Zero width*/ 1'b0][9];
        readys_mask_1 = _RANDOM[/*Zero width*/ 1'b0][13:10];
        state_1_0 = _RANDOM[/*Zero width*/ 1'b0][14];
        state_1_1 = _RANDOM[/*Zero width*/ 1'b0][15];
        state_1_2 = _RANDOM[/*Zero width*/ 1'b0][16];
        state_1_3 = _RANDOM[/*Zero width*/ 1'b0][17];
        beatsLeft_2 = _RANDOM[/*Zero width*/ 1'b0][18];
        readys_mask_2 = _RANDOM[/*Zero width*/ 1'b0][22:19];
        state_2_0 = _RANDOM[/*Zero width*/ 1'b0][23];
        state_2_1 = _RANDOM[/*Zero width*/ 1'b0][24];
        state_2_2 = _RANDOM[/*Zero width*/ 1'b0][25];
        state_2_3 = _RANDOM[/*Zero width*/ 1'b0][26];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        beatsLeft = 1'h0;
        readys_mask = 4'hF;
        state_0 = 1'h0;
        state_1 = 1'h0;
        state_2 = 1'h0;
        state_3 = 1'h0;
        beatsLeft_1 = 1'h0;
        readys_mask_1 = 4'hF;
        state_1_0 = 1'h0;
        state_1_1 = 1'h0;
        state_1_2 = 1'h0;
        state_1_3 = 1'h0;
        beatsLeft_2 = 1'h0;
        readys_mask_2 = 4'hF;
        state_2_0 = 1'h0;
        state_2_1 = 1'h0;
        state_2_2 = 1'h0;
        state_2_3 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign auto_in_3_a_ready = auto_out_a_ready & (beatsLeft ? state_3 : readys_readys[3]);
  assign auto_in_3_b_valid = auto_out_b_valid & requestBOI_0_3;
  assign auto_in_3_b_bits_opcode = auto_out_b_bits_opcode;
  assign auto_in_3_b_bits_param = auto_out_b_bits_param;
  assign auto_in_3_b_bits_size = auto_out_b_bits_size;
  assign auto_in_3_b_bits_source = auto_out_b_bits_source[7:0];
  assign auto_in_3_b_bits_address = auto_out_b_bits_address;
  assign auto_in_3_b_bits_mask = auto_out_b_bits_mask;
  assign auto_in_3_b_bits_data = auto_out_b_bits_data;
  assign auto_in_3_b_bits_corrupt = auto_out_b_bits_corrupt;
  assign auto_in_3_c_ready =
    auto_out_c_ready & (beatsLeft_1 ? state_1_3 : readys_readys_1[3]);
  assign auto_in_3_d_valid = auto_out_d_valid & requestDOI_0_3;
  assign auto_in_3_d_bits_opcode = auto_out_d_bits_opcode;
  assign auto_in_3_d_bits_param = auto_out_d_bits_param;
  assign auto_in_3_d_bits_size = auto_out_d_bits_size;
  assign auto_in_3_d_bits_source = auto_out_d_bits_source[7:0];
  assign auto_in_3_d_bits_sink = auto_out_d_bits_sink;
  assign auto_in_3_d_bits_denied = auto_out_d_bits_denied;
  assign auto_in_3_d_bits_echo_blockisdirty = auto_out_d_bits_echo_blockisdirty;
  assign auto_in_3_d_bits_data = auto_out_d_bits_data;
  assign auto_in_3_d_bits_corrupt = auto_out_d_bits_corrupt;
  assign auto_in_3_e_ready =
    auto_out_e_ready & (beatsLeft_2 ? state_2_3 : readys_readys_2[3]);
  assign auto_in_2_a_ready = auto_out_a_ready & (beatsLeft ? state_2 : readys_readys[2]);
  assign auto_in_2_b_valid = auto_out_b_valid & requestBOI_0_2;
  assign auto_in_2_b_bits_opcode = auto_out_b_bits_opcode;
  assign auto_in_2_b_bits_param = auto_out_b_bits_param;
  assign auto_in_2_b_bits_size = auto_out_b_bits_size;
  assign auto_in_2_b_bits_source = auto_out_b_bits_source[7:0];
  assign auto_in_2_b_bits_address = auto_out_b_bits_address;
  assign auto_in_2_b_bits_mask = auto_out_b_bits_mask;
  assign auto_in_2_b_bits_data = auto_out_b_bits_data;
  assign auto_in_2_b_bits_corrupt = auto_out_b_bits_corrupt;
  assign auto_in_2_c_ready =
    auto_out_c_ready & (beatsLeft_1 ? state_1_2 : readys_readys_1[2]);
  assign auto_in_2_d_valid = auto_out_d_valid & requestDOI_0_2;
  assign auto_in_2_d_bits_opcode = auto_out_d_bits_opcode;
  assign auto_in_2_d_bits_param = auto_out_d_bits_param;
  assign auto_in_2_d_bits_size = auto_out_d_bits_size;
  assign auto_in_2_d_bits_source = auto_out_d_bits_source[7:0];
  assign auto_in_2_d_bits_sink = auto_out_d_bits_sink;
  assign auto_in_2_d_bits_denied = auto_out_d_bits_denied;
  assign auto_in_2_d_bits_echo_blockisdirty = auto_out_d_bits_echo_blockisdirty;
  assign auto_in_2_d_bits_data = auto_out_d_bits_data;
  assign auto_in_2_d_bits_corrupt = auto_out_d_bits_corrupt;
  assign auto_in_2_e_ready =
    auto_out_e_ready & (beatsLeft_2 ? state_2_2 : readys_readys_2[2]);
  assign auto_in_1_a_ready = auto_out_a_ready & (beatsLeft ? state_1 : readys_readys[1]);
  assign auto_in_1_b_valid = auto_out_b_valid & requestBOI_0_1;
  assign auto_in_1_b_bits_opcode = auto_out_b_bits_opcode;
  assign auto_in_1_b_bits_param = auto_out_b_bits_param;
  assign auto_in_1_b_bits_size = auto_out_b_bits_size;
  assign auto_in_1_b_bits_source = auto_out_b_bits_source[7:0];
  assign auto_in_1_b_bits_address = auto_out_b_bits_address;
  assign auto_in_1_b_bits_mask = auto_out_b_bits_mask;
  assign auto_in_1_b_bits_data = auto_out_b_bits_data;
  assign auto_in_1_b_bits_corrupt = auto_out_b_bits_corrupt;
  assign auto_in_1_c_ready =
    auto_out_c_ready & (beatsLeft_1 ? state_1_1 : readys_readys_1[1]);
  assign auto_in_1_d_valid = auto_out_d_valid & requestDOI_0_1;
  assign auto_in_1_d_bits_opcode = auto_out_d_bits_opcode;
  assign auto_in_1_d_bits_param = auto_out_d_bits_param;
  assign auto_in_1_d_bits_size = auto_out_d_bits_size;
  assign auto_in_1_d_bits_source = auto_out_d_bits_source[7:0];
  assign auto_in_1_d_bits_sink = auto_out_d_bits_sink;
  assign auto_in_1_d_bits_denied = auto_out_d_bits_denied;
  assign auto_in_1_d_bits_echo_blockisdirty = auto_out_d_bits_echo_blockisdirty;
  assign auto_in_1_d_bits_data = auto_out_d_bits_data;
  assign auto_in_1_d_bits_corrupt = auto_out_d_bits_corrupt;
  assign auto_in_1_e_ready =
    auto_out_e_ready & (beatsLeft_2 ? state_2_1 : readys_readys_2[1]);
  assign auto_in_0_a_ready = auto_out_a_ready & (beatsLeft ? state_0 : readys_readys[0]);
  assign auto_in_0_b_valid = auto_out_b_valid & (&(auto_out_b_bits_source[9:8]));
  assign auto_in_0_b_bits_opcode = auto_out_b_bits_opcode;
  assign auto_in_0_b_bits_param = auto_out_b_bits_param;
  assign auto_in_0_b_bits_size = auto_out_b_bits_size;
  assign auto_in_0_b_bits_source = auto_out_b_bits_source[7:0];
  assign auto_in_0_b_bits_address = auto_out_b_bits_address;
  assign auto_in_0_b_bits_mask = auto_out_b_bits_mask;
  assign auto_in_0_b_bits_data = auto_out_b_bits_data;
  assign auto_in_0_b_bits_corrupt = auto_out_b_bits_corrupt;
  assign auto_in_0_c_ready =
    auto_out_c_ready & (beatsLeft_1 ? state_1_0 : readys_readys_1[0]);
  assign auto_in_0_d_valid = auto_out_d_valid & (&(auto_out_d_bits_source[9:8]));
  assign auto_in_0_d_bits_opcode = auto_out_d_bits_opcode;
  assign auto_in_0_d_bits_param = auto_out_d_bits_param;
  assign auto_in_0_d_bits_size = auto_out_d_bits_size;
  assign auto_in_0_d_bits_source = auto_out_d_bits_source[7:0];
  assign auto_in_0_d_bits_sink = auto_out_d_bits_sink;
  assign auto_in_0_d_bits_denied = auto_out_d_bits_denied;
  assign auto_in_0_d_bits_echo_blockisdirty = auto_out_d_bits_echo_blockisdirty;
  assign auto_in_0_d_bits_data = auto_out_d_bits_data;
  assign auto_in_0_d_bits_corrupt = auto_out_d_bits_corrupt;
  assign auto_in_0_e_ready =
    auto_out_e_ready & (beatsLeft_2 ? state_2_0 : readys_readys_2[0]);
  assign auto_out_a_valid = out_0_a_valid;
  assign auto_out_a_bits_opcode =
    (muxState_0 ? auto_in_0_a_bits_opcode : 4'h0)
    | (muxState_1 ? auto_in_1_a_bits_opcode : 4'h0)
    | (muxState_2 ? auto_in_2_a_bits_opcode : 4'h0)
    | (muxState_3 ? auto_in_3_a_bits_opcode : 4'h0);
  assign auto_out_a_bits_param =
    (muxState_0 ? auto_in_0_a_bits_param : 3'h0)
    | (muxState_1 ? auto_in_1_a_bits_param : 3'h0)
    | (muxState_2 ? auto_in_2_a_bits_param : 3'h0)
    | (muxState_3 ? auto_in_3_a_bits_param : 3'h0);
  assign auto_out_a_bits_size =
    (muxState_0 ? auto_in_0_a_bits_size : 3'h0)
    | (muxState_1 ? auto_in_1_a_bits_size : 3'h0)
    | (muxState_2 ? auto_in_2_a_bits_size : 3'h0)
    | (muxState_3 ? auto_in_3_a_bits_size : 3'h0);
  assign auto_out_a_bits_source =
    (muxState_0 ? {2'h3, auto_in_0_a_bits_source} : 10'h0)
    | (muxState_1 ? {2'h2, auto_in_1_a_bits_source} : 10'h0)
    | (muxState_2 ? {2'h1, auto_in_2_a_bits_source} : 10'h0)
    | (muxState_3 ? {2'h0, auto_in_3_a_bits_source} : 10'h0);
  assign auto_out_a_bits_address =
    (muxState_0 ? auto_in_0_a_bits_address : 48'h0)
    | (muxState_1 ? auto_in_1_a_bits_address : 48'h0)
    | (muxState_2 ? auto_in_2_a_bits_address : 48'h0)
    | (muxState_3 ? auto_in_3_a_bits_address : 48'h0);
  assign auto_out_a_bits_user_reqSource =
    (muxState_0 ? auto_in_0_a_bits_user_reqSource : 4'h0)
    | (muxState_1 ? auto_in_1_a_bits_user_reqSource : 4'h0)
    | (muxState_2 ? auto_in_2_a_bits_user_reqSource : 4'h0)
    | (muxState_3 ? auto_in_3_a_bits_user_reqSource : 4'h0);
  assign auto_out_a_bits_echo_blockisdirty =
    muxState_0 & auto_in_0_a_bits_echo_blockisdirty | muxState_1
    & auto_in_1_a_bits_echo_blockisdirty | muxState_2 & auto_in_2_a_bits_echo_blockisdirty
    | muxState_3 & auto_in_3_a_bits_echo_blockisdirty;
  assign auto_out_a_bits_mask =
    (muxState_0 ? auto_in_0_a_bits_mask : 32'h0)
    | (muxState_1 ? auto_in_1_a_bits_mask : 32'h0)
    | (muxState_2 ? auto_in_2_a_bits_mask : 32'h0)
    | (muxState_3 ? auto_in_3_a_bits_mask : 32'h0);
  assign auto_out_a_bits_data =
    (muxState_0 ? auto_in_0_a_bits_data : 256'h0)
    | (muxState_1 ? auto_in_1_a_bits_data : 256'h0)
    | (muxState_2 ? auto_in_2_a_bits_data : 256'h0)
    | (muxState_3 ? auto_in_3_a_bits_data : 256'h0);
  assign auto_out_a_bits_corrupt =
    muxState_0 & auto_in_0_a_bits_corrupt | muxState_1 & auto_in_1_a_bits_corrupt
    | muxState_2 & auto_in_2_a_bits_corrupt | muxState_3 & auto_in_3_a_bits_corrupt;
  assign auto_out_b_ready =
    (&(auto_out_b_bits_source[9:8])) & auto_in_0_b_ready | requestBOI_0_1
    & auto_in_1_b_ready | requestBOI_0_2 & auto_in_2_b_ready | requestBOI_0_3
    & auto_in_3_b_ready;
  assign auto_out_c_valid = out_0_c_valid;
  assign auto_out_c_bits_opcode =
    (muxState_1_0 ? auto_in_0_c_bits_opcode : 3'h0)
    | (muxState_1_1 ? auto_in_1_c_bits_opcode : 3'h0)
    | (muxState_1_2 ? auto_in_2_c_bits_opcode : 3'h0)
    | (muxState_1_3 ? auto_in_3_c_bits_opcode : 3'h0);
  assign auto_out_c_bits_param =
    (muxState_1_0 ? auto_in_0_c_bits_param : 3'h0)
    | (muxState_1_1 ? auto_in_1_c_bits_param : 3'h0)
    | (muxState_1_2 ? auto_in_2_c_bits_param : 3'h0)
    | (muxState_1_3 ? auto_in_3_c_bits_param : 3'h0);
  assign auto_out_c_bits_size =
    (muxState_1_0 ? auto_in_0_c_bits_size : 3'h0)
    | (muxState_1_1 ? auto_in_1_c_bits_size : 3'h0)
    | (muxState_1_2 ? auto_in_2_c_bits_size : 3'h0)
    | (muxState_1_3 ? auto_in_3_c_bits_size : 3'h0);
  assign auto_out_c_bits_source =
    (muxState_1_0 ? {2'h3, auto_in_0_c_bits_source} : 10'h0)
    | (muxState_1_1 ? {2'h2, auto_in_1_c_bits_source} : 10'h0)
    | (muxState_1_2 ? {2'h1, auto_in_2_c_bits_source} : 10'h0)
    | (muxState_1_3 ? {2'h0, auto_in_3_c_bits_source} : 10'h0);
  assign auto_out_c_bits_address =
    (muxState_1_0 ? auto_in_0_c_bits_address : 48'h0)
    | (muxState_1_1 ? auto_in_1_c_bits_address : 48'h0)
    | (muxState_1_2 ? auto_in_2_c_bits_address : 48'h0)
    | (muxState_1_3 ? auto_in_3_c_bits_address : 48'h0);
  assign auto_out_c_bits_user_reqSource =
    (muxState_1_0 ? auto_in_0_c_bits_user_reqSource : 4'h0)
    | (muxState_1_1 ? auto_in_1_c_bits_user_reqSource : 4'h0)
    | (muxState_1_2 ? auto_in_2_c_bits_user_reqSource : 4'h0)
    | (muxState_1_3 ? auto_in_3_c_bits_user_reqSource : 4'h0);
  assign auto_out_c_bits_echo_blockisdirty =
    muxState_1_0 & auto_in_0_c_bits_echo_blockisdirty | muxState_1_1
    & auto_in_1_c_bits_echo_blockisdirty | muxState_1_2
    & auto_in_2_c_bits_echo_blockisdirty | muxState_1_3
    & auto_in_3_c_bits_echo_blockisdirty;
  assign auto_out_c_bits_data =
    (muxState_1_0 ? auto_in_0_c_bits_data : 256'h0)
    | (muxState_1_1 ? auto_in_1_c_bits_data : 256'h0)
    | (muxState_1_2 ? auto_in_2_c_bits_data : 256'h0)
    | (muxState_1_3 ? auto_in_3_c_bits_data : 256'h0);
  assign auto_out_c_bits_corrupt =
    muxState_1_0 & auto_in_0_c_bits_corrupt | muxState_1_1 & auto_in_1_c_bits_corrupt
    | muxState_1_2 & auto_in_2_c_bits_corrupt | muxState_1_3 & auto_in_3_c_bits_corrupt;
  assign auto_out_d_ready =
    (&(auto_out_d_bits_source[9:8])) & auto_in_0_d_ready | requestDOI_0_1
    & auto_in_1_d_ready | requestDOI_0_2 & auto_in_2_d_ready | requestDOI_0_3
    & auto_in_3_d_ready;
  assign auto_out_e_valid = out_0_e_valid;
  assign auto_out_e_bits_sink =
    ((beatsLeft_2 ? state_2_0 : winner_2_0) ? auto_in_0_e_bits_sink : 4'h0)
    | ((beatsLeft_2 ? state_2_1 : winner_2_1) ? auto_in_1_e_bits_sink : 4'h0)
    | ((beatsLeft_2 ? state_2_2 : winner_2_2) ? auto_in_2_e_bits_sink : 4'h0)
    | ((beatsLeft_2 ? state_2_3 : winner_2_3) ? auto_in_3_e_bits_sink : 4'h0);
endmodule

