#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sat Aug 15 18:23:24 2020
# Process ID: 5177
# Current directory: /home/wei/casper/tutorials_devel/zcu111
# Command line: vivado -jou /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/vivado.jou -log /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/vivado.log -mode batch -source /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/gogogo.tcl
# Log file: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/vivado.log
# Journal file: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/vivado.jou
#-----------------------------------------------------------
source /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/gogogo.tcl
# puts "Starting tcl script"
Starting tcl script
# create_project -f myproj /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj -part xczu28dr-ffvg1517-2-e
# set_property target_language VHDL [current_project]
# import_files -force /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/top.v
# import_files -force /home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
# import_files -force /home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
# import_files -force /home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_2/RFDC_MODE1.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
import_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.684 ; gain = 87.746 ; free physical = 7533 ; free virtual = 30425
# import_files -force /home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_2/RFDC_MODE2.xci
import_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1489.684 ; gain = 5.000 ; free physical = 7528 ; free virtual = 30420
# import_files -force /home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_2/RFDC_MODE3.xci
import_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1494.684 ; gain = 5.000 ; free physical = 7521 ; free virtual = 30414
# import_files -force /home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_2/RFDC_MODE4.xci
import_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1500.684 ; gain = 6.000 ; free physical = 7517 ; free virtual = 30410
# import_files -force /home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
# import_files -force /home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
# import_files -force /home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
# import_files -force /home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/sys_block
# import_files -force /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/sysgen/hdl_netlist/rfdc_multi_cores_mode4.srcs/sources_1/imports/sysgen
# import_files -force /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/sysgen/hdl_netlist/rfdc_multi_cores_mode4.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2.xci
# import_files -force /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/sysgen/hdl_netlist/rfdc_multi_cores_mode4.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0.xci
# import_files -force /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/sysgen/hdl_netlist/rfdc_multi_cores_mode4.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1.xci
# import_files -force -fileset constrs_1 /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/user_const.xdc
# set_property top top [current_fileset]
# update_compile_order -fileset sources_1
# if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
# file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
# }
# upgrade_ip -quiet [get_ips *]
# set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
# source /home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2018.3
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xczu28dr-ffvg1517-2-e
## }
## variable design_name
## set design_name zcu111
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <zcu111> in project, so creating one...
Wrote  : </home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
INFO: [BD_TCL-4] Making design <zcu111> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "zcu111".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_protocol_converter:2.1\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:zynq_ultra_ps_e:3.2\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_protocol_converter:2.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:zynq_ultra_ps_e:3.2  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set M_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI
##   set M_AXI_RFDC [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_RFDC ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.FREQ_HZ {99999001} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI_RFDC
## 
##   # Create ports
##   set axil_clk [ create_bd_port -dir O -type clk axil_clk ]
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {M_AXI} \
##  ] $axil_clk
##   set axil_rst [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst ]
##   set axil_rst_n [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst_n ]
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
## 
##   # Create instance: axi_protocol_convert_1, and set properties
##   set axi_protocol_convert_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_1 ]
## 
##   # Create instance: axi_protocol_convert_2, and set properties
##   set axi_protocol_convert_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_2 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {40} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.MI_PROTOCOL {AXI4LITE} \
##    CONFIG.SI_PROTOCOL {AXI4} \
##    CONFIG.TRANSLATION_MODE {2} \
##  ] $axi_protocol_convert_2
## 
##   # Create instance: proc_sys_reset_0, and set properties
##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
## 
##   # Create instance: zynq_ultra_ps_e_0, and set properties
##   set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0 ]
##   set_property -dict [ list \
##    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
##    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
##    CONFIG.PSU_MIO_0_DIRECTION {out} \
##    CONFIG.PSU_MIO_0_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_10_DIRECTION {inout} \
##    CONFIG.PSU_MIO_11_DIRECTION {inout} \
##    CONFIG.PSU_MIO_12_DIRECTION {out} \
##    CONFIG.PSU_MIO_12_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_13_DIRECTION {inout} \
##    CONFIG.PSU_MIO_14_DIRECTION {inout} \
##    CONFIG.PSU_MIO_15_DIRECTION {inout} \
##    CONFIG.PSU_MIO_16_DIRECTION {inout} \
##    CONFIG.PSU_MIO_17_DIRECTION {inout} \
##    CONFIG.PSU_MIO_18_DIRECTION {in} \
##    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_18_SLEW {slow} \
##    CONFIG.PSU_MIO_19_DIRECTION {out} \
##    CONFIG.PSU_MIO_19_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_1_DIRECTION {inout} \
##    CONFIG.PSU_MIO_20_DIRECTION {inout} \
##    CONFIG.PSU_MIO_21_DIRECTION {inout} \
##    CONFIG.PSU_MIO_22_DIRECTION {inout} \
##    CONFIG.PSU_MIO_23_DIRECTION {inout} \
##    CONFIG.PSU_MIO_24_DIRECTION {inout} \
##    CONFIG.PSU_MIO_25_DIRECTION {inout} \
##    CONFIG.PSU_MIO_26_DIRECTION {inout} \
##    CONFIG.PSU_MIO_27_DIRECTION {out} \
##    CONFIG.PSU_MIO_27_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_28_DIRECTION {in} \
##    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_28_SLEW {slow} \
##    CONFIG.PSU_MIO_29_DIRECTION {out} \
##    CONFIG.PSU_MIO_29_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_2_DIRECTION {inout} \
##    CONFIG.PSU_MIO_30_DIRECTION {in} \
##    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_30_SLEW {slow} \
##    CONFIG.PSU_MIO_31_DIRECTION {inout} \
##    CONFIG.PSU_MIO_32_DIRECTION {out} \
##    CONFIG.PSU_MIO_32_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_33_DIRECTION {out} \
##    CONFIG.PSU_MIO_33_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_34_DIRECTION {out} \
##    CONFIG.PSU_MIO_34_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_35_DIRECTION {out} \
##    CONFIG.PSU_MIO_35_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_36_DIRECTION {out} \
##    CONFIG.PSU_MIO_36_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_37_DIRECTION {out} \
##    CONFIG.PSU_MIO_37_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_38_DIRECTION {inout} \
##    CONFIG.PSU_MIO_39_DIRECTION {inout} \
##    CONFIG.PSU_MIO_3_DIRECTION {inout} \
##    CONFIG.PSU_MIO_40_DIRECTION {inout} \
##    CONFIG.PSU_MIO_41_DIRECTION {inout} \
##    CONFIG.PSU_MIO_42_DIRECTION {inout} \
##    CONFIG.PSU_MIO_43_DIRECTION {inout} \
##    CONFIG.PSU_MIO_44_DIRECTION {inout} \
##    CONFIG.PSU_MIO_45_DIRECTION {in} \
##    CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_45_SLEW {slow} \
##    CONFIG.PSU_MIO_46_DIRECTION {inout} \
##    CONFIG.PSU_MIO_47_DIRECTION {inout} \
##    CONFIG.PSU_MIO_48_DIRECTION {inout} \
##    CONFIG.PSU_MIO_49_DIRECTION {inout} \
##    CONFIG.PSU_MIO_4_DIRECTION {inout} \
##    CONFIG.PSU_MIO_50_DIRECTION {inout} \
##    CONFIG.PSU_MIO_51_DIRECTION {out} \
##    CONFIG.PSU_MIO_51_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_52_DIRECTION {in} \
##    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_52_SLEW {slow} \
##    CONFIG.PSU_MIO_53_DIRECTION {in} \
##    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_53_SLEW {slow} \
##    CONFIG.PSU_MIO_54_DIRECTION {inout} \
##    CONFIG.PSU_MIO_55_DIRECTION {in} \
##    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_55_SLEW {slow} \
##    CONFIG.PSU_MIO_56_DIRECTION {inout} \
##    CONFIG.PSU_MIO_57_DIRECTION {inout} \
##    CONFIG.PSU_MIO_58_DIRECTION {out} \
##    CONFIG.PSU_MIO_58_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_59_DIRECTION {inout} \
##    CONFIG.PSU_MIO_5_DIRECTION {out} \
##    CONFIG.PSU_MIO_5_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_60_DIRECTION {inout} \
##    CONFIG.PSU_MIO_61_DIRECTION {inout} \
##    CONFIG.PSU_MIO_62_DIRECTION {inout} \
##    CONFIG.PSU_MIO_63_DIRECTION {inout} \
##    CONFIG.PSU_MIO_64_DIRECTION {out} \
##    CONFIG.PSU_MIO_64_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_65_DIRECTION {out} \
##    CONFIG.PSU_MIO_65_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_66_DIRECTION {out} \
##    CONFIG.PSU_MIO_66_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_67_DIRECTION {out} \
##    CONFIG.PSU_MIO_67_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_68_DIRECTION {out} \
##    CONFIG.PSU_MIO_68_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_69_DIRECTION {out} \
##    CONFIG.PSU_MIO_69_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_6_DIRECTION {out} \
##    CONFIG.PSU_MIO_6_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_70_DIRECTION {in} \
##    CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_70_SLEW {slow} \
##    CONFIG.PSU_MIO_71_DIRECTION {in} \
##    CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_71_SLEW {slow} \
##    CONFIG.PSU_MIO_72_DIRECTION {in} \
##    CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_72_SLEW {slow} \
##    CONFIG.PSU_MIO_73_DIRECTION {in} \
##    CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_73_SLEW {slow} \
##    CONFIG.PSU_MIO_74_DIRECTION {in} \
##    CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_74_SLEW {slow} \
##    CONFIG.PSU_MIO_75_DIRECTION {in} \
##    CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_75_SLEW {slow} \
##    CONFIG.PSU_MIO_76_DIRECTION {out} \
##    CONFIG.PSU_MIO_76_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_77_DIRECTION {inout} \
##    CONFIG.PSU_MIO_7_DIRECTION {out} \
##    CONFIG.PSU_MIO_7_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_8_DIRECTION {inout} \
##    CONFIG.PSU_MIO_9_DIRECTION {inout} \
##    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \
##    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out} \
##    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
##    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006} \
##    CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
##    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.999750} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.785446} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
##    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
##    CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} \
##    CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
##    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
##    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
##    CONFIG.PSU__DDRC__CL {15} \
##    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
##    CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
##    CONFIG.PSU__DDRC__COMPONENTS {UDIMM} \
##    CONFIG.PSU__DDRC__CWL {14} \
##    CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
##    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
##    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
##    CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
##    CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \
##    CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
##    CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
##    CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
##    CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
##    CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
##    CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
##    CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
##    CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
##    CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
##    CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
##    CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
##    CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
##    CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
##    CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
##    CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
##    CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
##    CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
##    CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
##    CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
##    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
##    CONFIG.PSU__DDRC__ECC {Disabled} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
##    CONFIG.PSU__DDRC__FGRM {1X} \
##    CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LP_ASR {manual normal} \
##    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
##    CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
##    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
##    CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
##    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
##    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
##    CONFIG.PSU__DDRC__SB_TARGET {15-15-15} \
##    CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
##    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} \
##    CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
##    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
##    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
##    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
##    CONFIG.PSU__DDRC__T_FAW {30.0} \
##    CONFIG.PSU__DDRC__T_RAS_MIN {33} \
##    CONFIG.PSU__DDRC__T_RC {47.06} \
##    CONFIG.PSU__DDRC__T_RCD {15} \
##    CONFIG.PSU__DDRC__T_RP {15} \
##    CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
##    CONFIG.PSU__DDRC__VREF {1} \
##    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
##    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} \
##    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DLL__ISUSED {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
##    CONFIG.PSU__DP__LANE_SEL {Dual Lower} \
##    CONFIG.PSU__DP__REF_CLK_FREQ {27} \
##    CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1} \
##    CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
##    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
##    CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} \
##    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \
##    CONFIG.PSU__ENET3__PTP__ENABLE {0} \
##    CONFIG.PSU__ENET3__TSU__ENABLE {0} \
##    CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
##    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__FPGA_PL0_ENABLE {1} \
##    CONFIG.PSU__GEM3_COHERENCY {0} \
##    CONFIG.PSU__GEM__TSU__ENABLE {0} \
##    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
##    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
##    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GT__LINK_SPEED {HBR} \
##    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
##    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
##    CONFIG.PSU__HIGH_ADDRESS__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} \
##    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
##    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
##    CONFIG.PSU__MAXIGP1__DATA_WIDTH {32} \
##    CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
##    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
##    CONFIG.PSU__PL_CLK0_BUF {TRUE} \
##    CONFIG.PSU__PMU_COHERENCY {0} \
##    CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI0__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI1__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI2__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI3__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI4__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI5__ENABLE {0} \
##    CONFIG.PSU__PMU__GPO0__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
##    CONFIG.PSU__PMU__GPO1__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
##    CONFIG.PSU__PMU__GPO2__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
##    CONFIG.PSU__PMU__GPO2__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO3__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO3__IO {MIO 35} \
##    CONFIG.PSU__PMU__GPO3__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO4__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO4__IO {MIO 36} \
##    CONFIG.PSU__PMU__GPO4__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO5__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO5__IO {MIO 37} \
##    CONFIG.PSU__PMU__GPO5__POLARITY {low} \
##    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
##    CONFIG.PSU__PRESET_APPLIED {1} \
##    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
##    CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} \
##    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} \
##    CONFIG.PSU__QSPI_COHERENCY {0} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \
##    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
##    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \
##    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \
##    CONFIG.PSU__SATA__LANE0__ENABLE {0} \
##    CONFIG.PSU__SATA__LANE1__ENABLE {1} \
##    CONFIG.PSU__SATA__LANE1__IO {GT Lane3} \
##    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SATA__REF_CLK_FREQ {125} \
##    CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk3} \
##    CONFIG.PSU__SD1_COHERENCY {0} \
##    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
##    CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
##    CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
##    CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
##    CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
##    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
##    CONFIG.PSU__SD1__RESET__ENABLE {0} \
##    CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
##    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
##    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
##    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
##    CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__UART0__BAUD_RATE {115200} \
##    CONFIG.PSU__UART0__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} \
##    CONFIG.PSU__UART1__BAUD_RATE {115200} \
##    CONFIG.PSU__UART1__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART1__PERIPHERAL__IO {EMIO} \
##    CONFIG.PSU__USB0_COHERENCY {0} \
##    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
##    CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
##    CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} \
##    CONFIG.PSU__USB0__RESET__ENABLE {0} \
##    CONFIG.PSU__USB1__RESET__ENABLE {0} \
##    CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
##    CONFIG.PSU__USB__RESET__MODE {Boot Pin} \
##    CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
##    CONFIG.PSU__USE__IRQ0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP1 {0} \
##    CONFIG.PSU__USE__M_AXI_GP2 {0} \
##    CONFIG.SUBPRESET1 {Custom} \
##  ] $zynq_ultra_ps_e_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_protocol_convert_1/S_AXI]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_protocol_convert_2/S_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_convert_1_M_AXI [get_bd_intf_ports M_AXI_RFDC] [get_bd_intf_pins axi_protocol_convert_1/M_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_convert_2_M_AXI [get_bd_intf_ports M_AXI] [get_bd_intf_pins axi_protocol_convert_2/M_AXI]
##   connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
## 
##   # Create port connections
##   connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins axi_protocol_convert_1/aresetn] [get_bd_pins axi_protocol_convert_2/aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_ports axil_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_ports axil_rst] [get_bd_pins proc_sys_reset_0/peripheral_reset]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_ports axil_clk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_protocol_convert_1/aclk] [get_bd_pins axi_protocol_convert_2/aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00040000 -offset 0xA0800000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs M_AXI_RFDC/Reg] SEG_M_AXI_RFDC_Reg
##   create_bd_addr_seg -range 0x00800000 -offset 0xA0000000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs M_AXI/Reg] SEG_M_AXI_Reg
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
Wrote  : </home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
## common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <zcu111> may result in errors during validation.
# generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
Wrote  : </home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
VHDL Output written to : /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd
VHDL Output written to : /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/sim/zcu111.vhd
VHDL Output written to : /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zcu111_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
Exporting to file /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/hw_handoff/zcu111.hwh
Generated Block Design Tcl file /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/hw_handoff/zcu111_bd.tcl
Generated Hardware Definition File /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1866.883 ; gain = 126.160 ; free physical = 7248 ; free virtual = 30186
# make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
# add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
# update_compile_order -fileset sources_1
# add_files {/home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
# update_compile_order -fileset sources_1
# import_files -force /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl
# add_files /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RFDC_MODE4'...
[Sat Aug 15 18:24:39 2020] Launched RFDC_MODE4_synth_1, rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_synth_1, rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0_synth_1, rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_synth_1, zcu111_xbar_0_synth_1, zcu111_axi_protocol_convert_2_0_synth_1, zcu111_axi_protocol_convert_1_0_synth_1, zcu111_auto_ds_0_synth_1, zcu111_proc_sys_reset_0_0_synth_1, zcu111_zynq_ultra_ps_e_0_0_synth_1, zcu111_auto_ds_1_synth_1...
Run output will be captured here:
RFDC_MODE4_synth_1: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/RFDC_MODE4_synth_1/runme.log
rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_synth_1: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_synth_1/runme.log
rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0_synth_1: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0_synth_1/runme.log
rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_synth_1: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_synth_1/runme.log
zcu111_xbar_0_synth_1: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/zcu111_xbar_0_synth_1/runme.log
zcu111_axi_protocol_convert_2_0_synth_1: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/zcu111_axi_protocol_convert_2_0_synth_1/runme.log
zcu111_axi_protocol_convert_1_0_synth_1: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/zcu111_axi_protocol_convert_1_0_synth_1/runme.log
zcu111_auto_ds_0_synth_1: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/zcu111_auto_ds_0_synth_1/runme.log
zcu111_proc_sys_reset_0_0_synth_1: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/zcu111_proc_sys_reset_0_0_synth_1/runme.log
zcu111_zynq_ultra_ps_e_0_0_synth_1: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/zcu111_zynq_ultra_ps_e_0_0_synth_1/runme.log
zcu111_auto_ds_1_synth_1: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/zcu111_auto_ds_1_synth_1/runme.log
[Sat Aug 15 18:24:39 2020] Launched synth_1...
Run output will be captured here: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2066.977 ; gain = 56.027 ; free physical = 7188 ; free virtual = 30134
# wait_on_run synth_1
[Sat Aug 15 18:24:39 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xczu28dr-ffvg1517-2-e -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 21 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8315 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1526.816 ; gain = 96.000 ; free physical = 6636 ; free virtual = 29633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:7]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter PORT_BYPASS bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (1#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser' (2#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_led_cntrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:646]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_reg_cntrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:657]
INFO: [Synth 8-638] synthesizing module 'RFDC_MODE4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/RFDC_MODE4_stub.vhdl:143]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot0_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:804]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot0_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:815]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot0_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:826]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot0_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:837]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot0_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:848]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot0_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:859]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot0_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:870]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot0_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:881]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot1_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:892]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot1_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:903]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot1_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:914]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot1_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:925]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot1_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:936]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot1_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:947]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot1_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:958]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot1_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:969]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot2_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:980]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot2_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:991]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot2_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1002]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot2_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1013]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot2_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1024]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot2_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1035]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot2_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1046]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot2_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1057]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot2_6_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1068]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot2_6_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1079]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot3_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1090]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot3_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1101]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot3_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1112]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot3_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1123]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot3_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1134]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot3_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1145]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot3_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1156]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot3_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1167]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot4_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1178]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot4_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1189]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot4_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1200]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot4_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1211]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot4_56_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1222]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot4_56_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1233]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot4_78_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1244]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot4_78_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1255]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot5_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1266]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot5_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1277]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot5_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1288]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot5_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1299]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot5_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1310]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot5_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1321]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot5_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1332]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot5_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1343]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot6_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1354]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot6_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1365]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot6_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1376]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot6_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1387]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot6_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1398]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot6_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1409]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot7_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1420]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot7_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1431]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot7_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1442]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot7_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1453]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot7_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1464]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot7_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1475]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot7_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1486]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_snapshot7_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1497]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_sync_state0' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1508]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_sync_state1' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1519]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_sync_state2' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1530]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_sync_state3' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1541]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_sync_state4' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1552]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_sync_state5' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1563]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_sync_state6' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1574]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode4_sync_state7' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1585]
INFO: [Synth 8-6157] synthesizing module 'zcu111_infrastructure' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
	Parameter MULTIPLY bound to: 8.000000 - type: float 
	Parameter DIVIDE bound to: 4.000000 - type: float 
	Parameter DIVCLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (3#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (4#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'zcu111_infrastructure' (6#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
INFO: [Synth 8-638] synthesizing module 'zcu111' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_interconnect_0_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CG92RI' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_0' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:331]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CG92RI' (7#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_9O4VJ' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_1' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:732]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_9O4VJ' (8#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_16GXSXB' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_16GXSXB' (9#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-3491] module 'zcu111_xbar_0' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zcu111_xbar_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1825]
INFO: [Synth 8-638] synthesizing module 'zcu111_xbar_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'zcu111_axi_interconnect_0_0' (10#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_1_0' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_1' of component 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2553]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_2_0' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_2' of component 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2612]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_proc_sys_reset_0_0' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2671]
INFO: [Synth 8-638] synthesizing module 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zcu111_zynq_ultra_ps_e_0_0' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:56]
INFO: [Synth 8-256] done synthesizing module 'zcu111' (11#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_araddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1610]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_awaddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1614]
INFO: [Synth 8-638] synthesizing module 'axi4lite_ic_wrapper' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:417]
INFO: [Synth 8-638] synthesizing module 'axi4lite_axi4lite_top_ic' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
WARNING: [Synth 8-5858] RAM axi4lite_mosi_arr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_sel_reg' and it is trimmed from '32' to '18' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_axi4lite_top_ic' (12#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_01_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_slave_logic' [/home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_slave_logic' (13#1) [/home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_01_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_01_ss_bram_muxdemux' (14#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_01_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
INFO: [Synth 8-638] synthesizing module 'asym_bram_tdp' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter ADDRWIDTHA bound to: 10 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter ADDRWIDTHB bound to: 10 - type: integer 
	Parameter READLATA bound to: 1 - type: integer 
	Parameter READLATB bound to: 1 - type: integer 
	Parameter INIT bound to: 0'b 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regA_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/asym_bram_tdp.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regB_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/asym_bram_tdp.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'asym_bram_tdp' (15#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_01_ss_bram_dp_ram' (16#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_01_ss_bram' (17#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_23_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_23_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_23_ss_bram_muxdemux' (18#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_23_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_23_ss_bram_dp_ram' (19#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_23_ss_bram' (20#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_45_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_45_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_45_ss_bram_muxdemux' (21#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_45_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_45_ss_bram_dp_ram' (22#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_45_ss_bram' (23#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_67_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_67_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_67_ss_bram_muxdemux' (24#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_67_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_67_ss_bram_dp_ram' (25#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_67_ss_bram' (26#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_01_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_01_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_01_ss_bram_muxdemux' (27#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_01_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_01_ss_bram_dp_ram' (28#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_01_ss_bram' (29#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_23_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_23_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_23_ss_bram_muxdemux' (30#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_23_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_23_ss_bram_dp_ram' (31#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_23_ss_bram' (32#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_45_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_45_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_45_ss_bram_muxdemux' (33#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_45_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_45_ss_bram_dp_ram' (34#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_45_ss_bram' (35#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_67_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_67_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_67_ss_bram_muxdemux' (36#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_67_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_67_ss_bram_dp_ram' (37#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_67_ss_bram' (38#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_01_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_01_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_01_ss_bram_muxdemux' (39#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_01_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_01_ss_bram_dp_ram' (40#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_01_ss_bram' (41#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_23_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_23_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_23_ss_bram_muxdemux' (42#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_23_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_23_ss_bram_dp_ram' (43#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_23_ss_bram' (44#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_45_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_45_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_45_ss_bram_muxdemux' (45#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_45_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_45_ss_bram_dp_ram' (46#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_45_ss_bram' (47#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_67_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_67_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_67_ss_bram_muxdemux' (48#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_67_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_67_ss_bram_dp_ram' (49#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_67_ss_bram' (50#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_6_67_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_6_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_6_67_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_6_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_6_67_ss_bram_muxdemux' (51#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_6_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_6_67_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_6_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_6_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_6_67_ss_bram_dp_ram' (52#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot2_6_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_6_67_ss_bram' (53#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot2_6_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_01_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_01_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_01_ss_bram_muxdemux' (54#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_01_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_01_ss_bram_dp_ram' (55#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_01_ss_bram' (56#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_23_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_23_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_23_ss_bram_muxdemux' (57#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_23_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_23_ss_bram_dp_ram' (58#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_23_ss_bram' (59#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_45_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_45_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_45_ss_bram_muxdemux' (60#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_45_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_45_ss_bram_dp_ram' (61#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_45_ss_bram' (62#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_67_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_67_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_67_ss_bram_muxdemux' (63#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_67_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_67_ss_bram_dp_ram' (64#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_67_ss_bram' (65#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_01_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_01_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_01_ss_bram_muxdemux' (66#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_01_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_01_ss_bram_dp_ram' (67#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_01_ss_bram' (68#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_23_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_23_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_23_ss_bram_muxdemux' (69#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_23_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_23_ss_bram_dp_ram' (70#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_23_ss_bram' (71#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_56_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_56_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_56_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_56_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_56_ss_bram_muxdemux' (72#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_56_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_56_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot4_56_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot4_56_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_56_ss_bram_dp_ram' (73#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot4_56_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_56_ss_bram' (74#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_56_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_78_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_78_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_78_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_78_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_78_ss_bram_muxdemux' (75#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_78_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_78_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot4_78_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot4_78_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_78_ss_bram_dp_ram' (76#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot4_78_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_78_ss_bram' (77#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot4_78_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_01_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_01_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_01_ss_bram_muxdemux' (78#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_01_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_01_ss_bram_dp_ram' (79#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_01_ss_bram' (80#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_23_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_23_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_23_ss_bram_muxdemux' (81#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_23_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_23_ss_bram_dp_ram' (82#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_23_ss_bram' (83#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_45_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_45_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_45_ss_bram_muxdemux' (84#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_45_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_45_ss_bram_dp_ram' (85#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_45_ss_bram' (86#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_67_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_67_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_67_ss_bram_muxdemux' (87#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_67_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_67_ss_bram_dp_ram' (88#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_67_ss_bram' (89#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_01_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_01_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_01_ss_bram_muxdemux' (90#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_01_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_01_ss_bram_dp_ram' (91#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_01_ss_bram' (92#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_23_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_23_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_23_ss_bram_muxdemux' (93#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_23_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_23_ss_bram_dp_ram' (94#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_23_ss_bram' (95#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_45_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_45_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_45_ss_bram_muxdemux' (96#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_45_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_45_ss_bram_dp_ram' (97#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_45_ss_bram' (98#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_01_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_01_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_01_ss_bram_muxdemux' (99#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_01_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_01_ss_bram_dp_ram' (100#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_01_ss_bram' (101#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_23_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_23_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_23_ss_bram_muxdemux' (102#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_23_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_23_ss_bram_dp_ram' (103#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_23_ss_bram' (104#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_45_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_45_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_45_ss_bram_muxdemux' (105#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_45_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_45_ss_bram_dp_ram' (106#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_45_ss_bram' (107#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_67_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_67_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_67_ss_bram_muxdemux' (108#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_67_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_67_ss_bram_dp_ram' (109#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_67_ss_bram' (110#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg_muxdemux' (111#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sw_reg_int' is read in the process but is not in the sensitivity list [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg' (112#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block_muxdemux' (113#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sys_block_int' is read in the process but is not in the sensitivity list [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block' (114#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[led_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[reg_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_6_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_56_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_78_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[led_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[reg_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_6_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_56_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_78_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in_we[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:427]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:428]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_ic_wrapper' (115#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/axi4lite_ic_wrapper.vhdl:417]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:62278]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_default_clock_driver' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:62017]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (116#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (117#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (118#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_default_clock_driver' (119#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:62017]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_struct' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59852]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x44' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xldelay' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:134]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:161]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (120#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (121#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xldelay' (122#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:134]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_ea8186f943' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_ea8186f943' (123#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:201]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_95c2a499f8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_95c2a499f8' (124#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x44' (125#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_gpio_led' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:346]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:414]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlconvert' (126#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:346]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_gpio_led' (127#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_gpio_led1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_gpio_led1' (128#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:117]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_led_cntrl' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:160]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_1eb0c3b7a7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_1eb0c3b7a7' (129#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:449]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice' (130#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_led_cntrl' (131#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:160]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_reg_cntrl' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_reg_cntrl' (132#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:198]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_rfdc_v0_2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:266]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_rfdc_v0_2' (133#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:266]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot0_01' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:2093]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x21' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:345]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_6674fe0488' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:516]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_6674fe0488' (134#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:516]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_328912824b' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_328912824b' (135#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x21' (136#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:345]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x21' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1861]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x21' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:459]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x45' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:394]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_2fc05d38ec' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1009]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_2fc05d38ec' (137#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1009]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x45' (138#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:394]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_329f7bbfdf' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:738]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_329f7bbfdf' (139#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:738]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlconvert__parameterized0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:346]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode4_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:305]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert' (140#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlconvert__parameterized0' (140#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_7a0a6a8ffc' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:695]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_7a0a6a8ffc' (141#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:695]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xldelay__parameterized0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:134]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:161]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized1' (141#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized2' (141#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xldelay__parameterized0' (141#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:134]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_d741a4088a' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_d741a4088a' (142#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:632]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_cab46e7fe9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_cab46e7fe9' (143#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:766]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_bc8ef74e74' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:810]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_bc8ef74e74' (144#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:810]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_a228ae5e2e' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:606]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_a228ae5e2e' (145#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:606]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_8ec590e6a0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:857]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_8ec590e6a0' (146#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:857]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlregister' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:909]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:935]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized1' (146#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized1' (146#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlregister' (147#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:909]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_aa766c13c0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:963]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_aa766c13c0' (148#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:963]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlcounter_free' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1761]
	Parameter core_name0 bound to: rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1 - type: string 
	Parameter op_width bound to: 13 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_stub.vhdl:5' bound to instance 'core_instance1' of component 'rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1820]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlcounter_free' (149#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1761]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized0' (149#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized1' (149#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 12 - type: integer 
	Parameter new_lsb bound to: 12 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized2' (149#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x21' (150#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:459]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1083]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:712]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_9aa052f33b' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1127]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_9aa052f33b' (151#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1127]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_804af2af9e' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1156]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_804af2af9e' (152#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1156]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_c5f752f257' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1178]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_c5f752f257' (153#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1178]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlregister__parameterized0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:909]
	Parameter d_width bound to: 32 - type: integer 
	Parameter init_value bound to: 32'b00000000000000000000000000000000 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:935]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized3' (153#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized3' (153#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlregister__parameterized0' (153#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:909]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_a61d669437' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1235]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_a61d669437' (154#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1235]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_7c5e5dc3fd' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1260]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_7c5e5dc3fd' (155#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1260]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_3e5b59cca7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1279]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_3e5b59cca7' (156#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_bdb403ed01' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1298]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_bdb403ed01' (157#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1298]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_8348fb615d' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1317]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_8348fb615d' (158#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1317]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_261ea3909c' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1339]
WARNING: [Synth 8-3936] Found unconnected internal register 'unregy_join_6_1_reg' and it is trimmed from '80' to '32' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1357]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_261ea3909c' (159#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1339]
INFO: [Synth 8-638] synthesizing module 'sysgen_counter_f0ba3c5c8a' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1381]
INFO: [Synth 8-256] done synthesizing module 'sysgen_counter_f0ba3c5c8a' (160#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1381]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_20f2fe6dea' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_20f2fe6dea' (161#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlcounter_free__parameterized0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1761]
	Parameter core_name0 bound to: rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2 - type: string 
	Parameter op_width bound to: 2 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_stub.vhdl:5' bound to instance 'core_instance2' of component 'rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1830]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlcounter_free__parameterized0' (161#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1761]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_6ff6a55b7d' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1085]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_6ff6a55b7d' (162#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1085]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x16' (163#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:712]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x35' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1018]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x35' (164#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1018]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_c844fca69c' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1036]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_c844fca69c' (165#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1036]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_de7d5536d4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1057]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_de7d5536d4' (166#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1057]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlregister__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:909]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:935]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized5' (166#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized5' (166#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlregister__parameterized1' (166#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:909]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 1 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized3' (166#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized4' (166#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x16' (167#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1083]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1314]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_097f626597' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1451]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized7' (167#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized6' (167#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element op_mem_91_20_reg[0] was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1478]
WARNING: [Synth 8-6014] Unused sequential element cout_mem_92_22_reg[0] was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1489]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_097f626597' (168#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1451]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_47299faa93' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_47299faa93' (169#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1539]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlconvert__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:346]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode4_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:305]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert__parameterized1' (169#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlconvert__parameterized1' (169#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 10 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized5' (169#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 9 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 10 - type: integer 
	Parameter y_width bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized6' (169#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_24bbc972de' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1567]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_24bbc972de' (170#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1567]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x16' (171#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1314]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1428]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_be8845e5a2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:673]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_be8845e5a2' (172#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:673]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x15' (173#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1428]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlconvert__parameterized2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:346]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode4_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert__parameterized3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:305]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert__parameterized3' (173#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlconvert__parameterized2' (173#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlconvert__parameterized3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:346]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode4_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert__parameterized5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:305]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert__parameterized5' (173#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlconvert__parameterized3' (173#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:346]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x16' (174#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1567]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized7' (174#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x15' (175#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1567]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_089f662a73' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1607]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_089f662a73' (176#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1607]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_d2250dac27' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1637]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_d2250dac27' (177#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1637]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_855f664546' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1659]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_855f664546' (178#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1659]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_c2da22d8ae' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1683]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_c2da22d8ae' (179#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1683]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x16' (180#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1691]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized8' (180#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 3 - type: integer 
	Parameter new_lsb bound to: 3 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized9' (180#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 4 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized10' (180#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x16' (181#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1691]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1779]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlconvert__parameterized4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:346]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode4_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:398]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:414]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized3' (181#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized4' (181#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlconvert__parameterized4' (181#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:495]
	Parameter din_width bound to: 32 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough' (182#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x16' (183#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1779]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_41169f3c2e' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:564]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_41169f3c2e' (184#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:564]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x21' (185#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:1861]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:495]
	Parameter din_width bound to: 16 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized0' (185#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot0_01' (186#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:2093]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot0_23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3927]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:2179]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x17' (187#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:2179]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3695]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:2293]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x41' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:2228]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x41' (188#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:2228]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x15' (189#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:2293]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:2917]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:2546]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x19' (190#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:2546]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x39' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:2852]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x39' (191#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:2852]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x19' (192#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:2917]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3294]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3148]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x19' (193#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3148]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3262]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x17' (194#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3262]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x19' (195#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3294]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3401]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x17' (196#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3401]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3451]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x19' (197#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3451]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3525]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x19' (198#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3525]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3613]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x19' (199#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3613]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x16' (200#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3695]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot0_23' (201#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:3927]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot0_45' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5761]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:4013]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x19' (202#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:4013]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x20' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5529]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x20' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:4127]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x42' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:4062]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x42' (203#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:4062]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x20' (204#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:4127]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x21' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:4751]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x21' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:4380]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x21' (205#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:4380]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x43' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:4686]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x43' (206#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:4686]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x21' (207#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:4751]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x20' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5128]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x20' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:4982]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x20' (208#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:4982]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5096]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x18' (209#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5096]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x20' (210#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5128]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5235]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x18' (211#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5235]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5285]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x18' (212#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5285]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5359]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x18' (213#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5359]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5447]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x18' (214#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5447]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x20' (215#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5529]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot0_45' (216#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5761]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot0_67' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7595]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x20' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5847]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x20' (217#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5847]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7363]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5961]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x48' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5896]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x48' (218#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5896]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x23' (219#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:5961]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:6585]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:6214]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x23' (220#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:6214]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x49' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:6520]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x49' (221#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:6520]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x23' (222#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:6585]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x22' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:6962]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x22' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:6816]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x22' (223#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:6816]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x20' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:6930]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x20' (224#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:6930]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x22' (225#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:6962]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x20' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7069]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x20' (226#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7069]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x21' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7119]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x21' (227#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7119]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x21' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7193]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x21' (228#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7193]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x21' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7281]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x21' (229#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7281]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x23' (230#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7363]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot0_67' (231#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7595]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot1_01' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9429]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x22' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7681]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x22' (232#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7681]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x22' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9197]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x22' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7795]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x46' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7730]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x46' (233#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7730]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x22' (234#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:7795]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x22' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8419]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x22' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8048]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x22' (235#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8048]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x47' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8354]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x47' (236#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8354]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x22' (237#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8419]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x21' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8796]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x21' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8650]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x21' (238#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8650]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8764]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x19' (239#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8764]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x21' (240#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8796]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8903]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x19' (241#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8903]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x20' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8953]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x20' (242#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:8953]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x20' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9027]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x20' (243#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9027]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x20' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9115]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x20' (244#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9115]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x22' (245#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9197]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot1_01' (246#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9429]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot1_23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:11263]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9515]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x23' (247#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9515]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:11031]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9629]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x34' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9564]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x34' (248#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9564]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x18' (249#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9629]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x20' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x20' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9882]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x20' (250#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:9882]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x36' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10188]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x36' (251#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10188]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x20' (252#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10630]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10484]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x17' (253#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10484]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10598]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x16' (254#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10598]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x17' (255#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10630]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10737]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x16' (256#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10737]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10787]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x17' (257#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10787]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10861]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x17' (258#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10861]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10949]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x17' (259#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:10949]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x19' (260#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:11031]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot1_23' (261#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:11263]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot1_45' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:13097]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:11349]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x18' (262#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:11349]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12865]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:11463]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x37' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:11398]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x37' (263#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:11398]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x19' (264#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:11463]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12087]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:11716]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x17' (265#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:11716]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x38' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12022]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x38' (266#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12022]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x18' (267#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12087]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x28' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12464]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x26' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12318]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x26' (268#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12318]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x28' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12432]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x28' (269#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12432]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x28' (270#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12464]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x28' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12571]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x28' (271#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12571]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x28' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12621]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x28' (272#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12621]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x28' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12695]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x28' (273#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12695]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x28' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12783]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x28' (274#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12783]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x18' (275#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:12865]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot1_45' (276#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:13097]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot1_67' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14931]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x28' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:13183]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x28' (277#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:13183]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x27' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14699]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x28' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:13297]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x58' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:13232]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x58' (278#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:13232]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x28' (279#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:13297]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x28' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:13921]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x28' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:13550]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x28' (280#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:13550]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x59' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:13856]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x59' (281#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:13856]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x28' (282#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:13921]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x27' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14298]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x28' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14152]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x28' (283#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14152]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x26' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14266]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x26' (284#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14266]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x27' (285#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14298]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x26' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14405]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x26' (286#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14405]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x26' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14455]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x26' (287#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14455]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x26' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14529]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x26' (288#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14529]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x26' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14617]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x26' (289#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14617]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x27' (290#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14699]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot1_67' (291#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:14931]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot2_01' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16765]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:15017]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x16' (292#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:15017]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16533]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:15131]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x33' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:15066]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x33' (293#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:15066]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x17' (294#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:15131]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:15755]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:15384]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x18' (295#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:15384]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x40' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:15690]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x40' (296#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:15690]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x17' (297#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:15755]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16132]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:15986]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x18' (298#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:15986]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x27' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16100]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x27' (299#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16100]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x18' (300#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16132]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x27' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16239]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x27' (301#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16239]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x27' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16289]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x27' (302#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16289]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x27' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16363]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x27' (303#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16363]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x27' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16451]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x27' (304#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16451]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x17' (305#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16533]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot2_01' (306#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16765]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot2_23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18599]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x29' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16851]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x29' (307#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16851]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x29' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18367]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x30' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16965]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x62' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16900]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x62' (308#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16900]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x30' (309#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:16965]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x30' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:17589]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x30' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:17218]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x30' (310#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:17218]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x63' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:17524]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x63' (311#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:17524]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x30' (312#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:17589]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x30' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:17966]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x30' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:17820]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x30' (313#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:17820]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x30' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:17934]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x30' (314#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:17934]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x30' (315#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:17966]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x30' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18073]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x30' (316#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18073]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x30' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18123]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x30' (317#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18123]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x30' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18197]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x30' (318#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18197]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x30' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18285]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x30' (319#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18285]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x29' (320#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18367]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot2_23' (321#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18599]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot2_45' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20433]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x30' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18685]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x30' (322#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18685]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x28' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20201]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x29' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18799]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x60' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18734]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x60' (323#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18734]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x29' (324#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:18799]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x29' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19423]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x29' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19052]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x29' (325#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19052]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x61' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19358]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x61' (326#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19358]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x29' (327#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19423]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x29' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19800]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x29' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19654]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x29' (328#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19654]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x29' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19768]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x29' (329#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19768]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x29' (330#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19800]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x29' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19907]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x29' (331#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19907]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x29' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19957]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x29' (332#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:19957]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x29' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20031]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x29' (333#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20031]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x29' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20119]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x29' (334#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20119]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x28' (335#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20201]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot2_45' (336#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20433]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot2_67' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x27' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20519]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x27' (337#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20519]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x30' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:22035]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x25' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20633]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x52' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20568]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x52' (338#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20568]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x25' (339#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20633]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x25' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21257]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x25' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20886]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x25' (340#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:20886]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x53' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21192]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x53' (341#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21192]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x25' (342#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21257]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x24' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21634]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x24' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21488]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x24' (343#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21488]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x22' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21602]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x22' (344#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21602]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x24' (345#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21634]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x22' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21741]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x22' (346#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21741]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21791]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x23' (347#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21791]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21865]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x23' (348#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21865]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21953]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x23' (349#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:21953]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x30' (350#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:22035]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot2_67' (351#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot2_6_67' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:24101]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:22353]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x13' (352#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:22353]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23869]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:22467]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x27' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:22402]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x27' (353#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:22402]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x13' (354#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:22467]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23091]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:22720]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x13' (355#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:22720]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x28' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23026]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x28' (356#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23026]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x13' (357#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23091]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23468]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23322]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x13' (358#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23322]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23436]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x13' (359#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23436]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x13' (360#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23468]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23575]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x13' (361#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23575]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23625]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x14' (362#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23625]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23699]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x14' (363#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23699]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23787]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x13' (364#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23787]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x13' (365#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:23869]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot2_6_67' (366#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:24101]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot3_01' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25935]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:24187]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x15' (367#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:24187]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25703]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:24301]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x32' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:24236]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x32' (368#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:24236]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x16' (369#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:24301]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:24925]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:24554]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x15' (370#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:24554]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x31' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:24860]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x31' (371#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:24860]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x15' (372#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:24925]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25302]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25156]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x15' (373#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25156]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25270]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x23' (374#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25270]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x15' (375#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25302]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x21' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25409]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x21' (376#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25409]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x22' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25459]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x22' (377#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25459]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x22' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25533]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x22' (378#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25533]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x22' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25621]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x22' (379#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25621]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x15' (380#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25703]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot3_01' (381#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:25935]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot3_23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27769]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x24' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:26021]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x24' (382#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:26021]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x24' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27537]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x24' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:26135]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x50' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:26070]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x50' (383#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:26070]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x24' (384#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:26135]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x24' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:26759]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x24' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:26388]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x24' (385#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:26388]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x51' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:26694]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x51' (386#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:26694]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x24' (387#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:26759]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27136]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:26990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x23' (388#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:26990]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x21' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27104]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x21' (389#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27104]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x23' (390#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27136]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x25' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27243]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x25' (391#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27243]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x25' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27293]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x25' (392#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27293]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x25' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27367]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x25' (393#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27367]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x25' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27455]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x25' (394#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27455]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x24' (395#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27537]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot3_23' (396#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27769]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot3_45' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29603]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x26' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27855]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x26' (397#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27855]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x26' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29371]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x27' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27969]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x56' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27904]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x56' (398#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27904]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x27' (399#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:27969]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x27' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:28593]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x27' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:28222]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x27' (400#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:28222]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x57' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:28528]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x57' (401#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:28528]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x27' (402#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:28593]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x26' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:28970]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x27' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:28824]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x27' (403#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:28824]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x25' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:28938]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x25' (404#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:28938]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x26' (405#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:28970]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29077]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x23' (406#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29077]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x24' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29127]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x24' (407#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29127]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x24' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29201]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x24' (408#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29201]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x24' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29289]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x24' (409#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29289]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x26' (410#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29371]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot3_45' (411#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29603]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot3_67' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31437]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x25' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29689]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x25' (412#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29689]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x25' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31205]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x26' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29803]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x54' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29738]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x54' (413#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29738]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x26' (414#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:29803]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x26' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30427]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x26' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30056]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x26' (415#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30056]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x55' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30362]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x55' (416#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30362]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x26' (417#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30427]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x25' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30804]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x25' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30658]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x25' (418#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30658]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x24' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30772]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x24' (419#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30772]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x25' (420#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30804]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x24' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30911]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x24' (421#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30911]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30961]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x2' (422#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:30961]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31035]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x5' (423#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31035]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31123]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x4' (424#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31123]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x25' (425#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31205]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot3_67' (426#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31437]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot4_01' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:33271]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31523]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x4' (427#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31523]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:33039]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31637]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31572]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x9' (428#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31572]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x4' (429#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31637]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32261]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31890]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x4' (430#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:31890]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x10' (431#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x4' (432#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32261]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32638]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32492]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x4' (433#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32492]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32606]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x4' (434#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32606]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x4' (435#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32638]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32745]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x3' (436#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32745]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32795]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x4' (437#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32795]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32869]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x4' (438#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32869]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32957]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x3' (439#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:32957]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x4' (440#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:33039]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot4_01' (441#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:33271]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot4_23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:35105]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:33357]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x3' (442#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:33357]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34873]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:33471]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:33406]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x7' (443#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:33406]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x3' (444#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:33471]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34095]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:33724]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x3' (445#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:33724]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34030]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x8' (446#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34030]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x3' (447#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34095]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34472]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34326]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x3' (448#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34326]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34440]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x3' (449#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34440]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x3' (450#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34472]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34579]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x4' (451#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34579]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34629]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x6' (452#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34629]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34703]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x7' (453#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34703]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34791]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x6' (454#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34791]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x3' (455#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:34873]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot4_23' (456#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:35105]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot4_56' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36939]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:35191]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x6' (457#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:35191]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36707]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:35305]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:35240]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x13' (458#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:35240]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x6' (459#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:35305]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:35929]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:35558]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x6' (460#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:35558]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:35864]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x14' (461#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:35864]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x6' (462#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:35929]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36306]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36160]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x6' (463#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36160]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36274]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x6' (464#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36274]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x6' (465#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36306]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36413]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x5' (466#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36413]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36463]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x5' (467#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36463]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36537]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x6' (468#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36537]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36625]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x5' (469#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36625]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x6' (470#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36707]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot4_56' (471#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:36939]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot4_78' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38773]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:37025]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x5' (472#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:37025]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38541]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:37139]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:37074]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x11' (473#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:37074]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x5' (474#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:37139]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:37763]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:37392]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x5' (475#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:37392]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:37698]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x12' (476#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:37698]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x5' (477#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:37763]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38140]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:37994]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x5' (478#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:37994]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38108]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x5' (479#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38108]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x5' (480#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38140]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38247]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x6' (481#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38247]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38297]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x7' (482#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38297]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38371]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x0' (483#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38371]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38459]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x0' (484#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38459]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x5' (485#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38541]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot4_78' (486#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38773]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot5_01' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40607]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38859]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x0' (487#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38859]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40375]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38973]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38908]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x1' (488#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38908]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x0' (489#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:38973]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:39597]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:39226]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x0' (490#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:39226]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:39532]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x2' (491#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:39532]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x0' (492#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:39597]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:39974]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:39828]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x0' (493#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:39828]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:39942]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x0' (494#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:39942]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x0' (495#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:39974]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40081]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x0' (496#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40081]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40131]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x0' (497#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40131]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40205]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split' (498#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40205]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40293]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status' (499#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40293]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x0' (500#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40375]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot5_01' (501#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40607]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot5_23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42441]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40693]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate' (502#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40693]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42209]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40807]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40742]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect' (503#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40742]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen' (504#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:40807]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41431]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41060]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge' (505#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41060]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41366]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x0' (506#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41366]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl' (507#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41431]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41808]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41662]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add' (508#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41662]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41776]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in' (509#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41776]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram' (510#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41808]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41915]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl' (511#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41915]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41965]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine' (512#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:41965]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42039]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x3' (513#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42039]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42127]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x2' (514#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42127]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss' (515#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42209]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot5_23' (516#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42441]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot5_45' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:44275]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42527]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x2' (517#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42527]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:44043]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42641]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42576]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x5' (518#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42576]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x2' (519#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42641]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43265]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42894]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x2' (520#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:42894]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43200]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x6' (521#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43200]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x2' (522#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43265]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43642]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43496]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x2' (523#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43496]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43610]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x2' (524#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43610]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x2' (525#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43642]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43749]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x2' (526#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43749]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43799]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x3' (527#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43799]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43873]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x2' (528#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43873]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43961]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x1' (529#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:43961]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x2' (530#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:44043]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot5_45' (531#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:44275]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot5_67' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:46109]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:44361]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x1' (532#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:44361]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45877]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:44475]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:44410]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x4' (533#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:44410]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x1' (534#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:44475]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45099]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:44728]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x1' (535#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:44728]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45034]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x3' (536#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45034]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x1' (537#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45099]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45476]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45330]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x1' (538#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45330]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45444]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x1' (539#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45444]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x1' (540#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45476]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45583]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x1' (541#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45583]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45633]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x1' (542#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45633]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45707]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x1' (543#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45707]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45795]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x14' (544#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45795]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x1' (545#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:45877]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot5_67' (546#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:46109]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot6_01' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47943]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:46195]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x12' (547#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:46195]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47711]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:46309]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x26' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:46244]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x26' (548#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:46244]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x12' (549#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:46309]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:46933]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:46562]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x12' (550#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:46562]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x25' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:46868]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x25' (551#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:46868]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x12' (552#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:46933]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47310]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47164]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x12' (553#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47164]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47278]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x12' (554#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47278]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x12' (555#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47310]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47417]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x12' (556#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47417]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47467]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x13' (557#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47467]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47541]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x13' (558#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47541]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47629]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x11' (559#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47629]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x12' (560#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47711]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot6_01' (561#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:47943]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot6_23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49777]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:48029]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x11' (562#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:48029]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49545]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:48143]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:48078]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x23' (563#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:48078]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x11' (564#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:48143]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:48767]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:48396]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x11' (565#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:48396]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x24' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:48702]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x24' (566#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:48702]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x11' (567#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:48767]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49144]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:48998]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x11' (568#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:48998]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49112]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x11' (569#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49112]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x11' (570#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49144]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49251]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x11' (571#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49251]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49301]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x12' (572#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49301]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49375]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x12' (573#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49375]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49463]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x12' (574#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49463]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x11' (575#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49545]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot6_23' (576#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49777]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot6_45' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51611]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49863]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x14' (577#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49863]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51379]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49977]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x29' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49912]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x29' (578#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49912]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x14' (579#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:49977]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:50601]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:50230]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x14' (580#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:50230]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x30' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:50536]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x30' (581#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:50536]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x14' (582#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:50601]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:50978]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:50832]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x14' (583#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:50832]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:50946]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x14' (584#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:50946]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x14' (585#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:50978]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51085]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x14' (586#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51085]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51135]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x15' (587#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51135]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51209]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x15' (588#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51209]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51297]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x15' (589#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51297]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x14' (590#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51379]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot6_45' (591#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51611]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot7_01' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53445]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51697]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x9' (592#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51697]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53213]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51811]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51746]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x17' (593#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51746]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x8' (594#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:51811]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52435]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52064]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x8' (595#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52064]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52370]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x18' (596#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52370]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x8' (597#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52435]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52812]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52666]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x8' (598#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52666]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52780]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x8' (599#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52780]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x8' (600#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52812]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52919]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x8' (601#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52919]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52969]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x9' (602#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:52969]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53043]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x9' (603#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53043]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53131]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x8' (604#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53131]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x8' (605#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53213]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot7_01' (606#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53445]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot7_23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:55279]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53531]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x7' (607#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53531]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:55047]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53645]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53580]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x15' (608#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53580]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x7' (609#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53645]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54269]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53898]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x7' (610#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:53898]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54204]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x16' (611#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54204]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x7' (612#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54269]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54646]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54500]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x7' (613#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54500]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54614]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x7' (614#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54614]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x7' (615#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54646]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54753]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x7' (616#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54753]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54803]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x8' (617#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54803]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54877]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x8' (618#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54877]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54965]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x7' (619#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:54965]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x7' (620#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:55047]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot7_23' (621#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:55279]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot7_45' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:57113]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:55365]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x8' (622#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:55365]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56881]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:55479]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x21' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:55414]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x21' (623#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:55414]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x10' (624#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:55479]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56103]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:55732]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x10' (625#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:55732]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x22' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56038]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x22' (626#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56038]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x10' (627#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56103]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56480]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56334]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x10' (628#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56334]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56448]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x10' (629#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56448]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x10' (630#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56480]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56587]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x10' (631#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56587]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56637]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x11' (632#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56637]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56711]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x11' (633#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56711]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56799]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x10' (634#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56799]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x9' (635#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:56881]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot7_45' (636#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:57113]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_snapshot7_67' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58947]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_buscreate_x10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:57199]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_buscreate_x10' (637#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:57199]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ss_x10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58715]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_add_gen_x9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:57313]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:57248]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x19' (638#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:57248]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_add_gen_x9' (639#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:57313]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:57937]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:57566]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_dram_munge_x9' (640#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:57566]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x20' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:57872]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_edge_detect_x20' (641#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:57872]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_basic_ctrl_x9' (642#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:57937]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_bram_x9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58314]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_calc_add_x9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58168]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_calc_add_x9' (643#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58168]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_munge_in_x9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58282]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_munge_in_x9' (644#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58282]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_bram_x9' (645#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58314]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_x9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58421]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_x9' (646#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58421]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58471]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_combine_x10' (647#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58471]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58545]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ctrl_split_x10' (648#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58545]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_status_x9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58633]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_status_x9' (649#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58633]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_ss_x10' (650#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58715]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_snapshot7_67' (651#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:58947]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_sync_state0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59034]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_9da1d0c263' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1705]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_9da1d0c263' (652#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1705]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlconvert__parameterized5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:346]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode4_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert__parameterized7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:305]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode4_xlconvert__parameterized7' (652#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:305]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:414]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlconvert__parameterized5' (652#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:495]
	Parameter din_width bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized1' (652#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_sync_state0' (653#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59034]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_sync_state1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59107]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_sync_state1' (654#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59107]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_sync_state2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59180]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_sync_state2' (655#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59180]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_sync_state3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59253]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_sync_state3' (656#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_sync_state4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59326]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_sync_state4' (657#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59326]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_sync_state5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59399]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_sync_state5' (658#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59399]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_sync_state6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59472]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_sync_state6' (659#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59472]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_sync_state7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59545]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_sync_state7' (660#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59545]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_664992e314' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_664992e314' (661#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized11' (661#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 47 - type: integer 
	Parameter new_lsb bound to: 32 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized12' (661#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 79 - type: integer 
	Parameter new_lsb bound to: 64 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized13' (661#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 111 - type: integer 
	Parameter new_lsb bound to: 96 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized14' (661#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 127 - type: integer 
	Parameter new_lsb bound to: 112 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized15' (661#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 95 - type: integer 
	Parameter new_lsb bound to: 80 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized16' (661#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 63 - type: integer 
	Parameter new_lsb bound to: 48 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized17' (661#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 16 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized18' (661#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlcounter_free__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1761]
	Parameter core_name0 bound to: rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 28 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0_stub.vhdl:5' bound to instance 'core_instance0' of component 'rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/.Xil/Vivado-8283-wei-Berkeley/realtime/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlcounter_free__parameterized1' (661#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:1761]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
	Parameter new_msb bound to: 27 - type: integer 
	Parameter new_lsb bound to: 27 - type: integer 
	Parameter x_width bound to: 28 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_xlslice__parameterized19' (661#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4_struct' (662#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:59852]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode4' (663#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode4.vhd:62278]
WARNING: [Synth 8-3848] Net sysref_in_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:98]
WARNING: [Synth 8-3848] Net sysref_in_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:97]
WARNING: [Synth 8-3848] Net adc0_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:47]
WARNING: [Synth 8-3848] Net adc0_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:46]
WARNING: [Synth 8-3848] Net adc1_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:49]
WARNING: [Synth 8-3848] Net adc1_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:48]
WARNING: [Synth 8-3848] Net adc2_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:51]
WARNING: [Synth 8-3848] Net adc2_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:50]
WARNING: [Synth 8-3848] Net adc3_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:53]
WARNING: [Synth 8-3848] Net adc3_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:52]
WARNING: [Synth 8-3848] Net vin0_01_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:101]
WARNING: [Synth 8-3848] Net vin0_01_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:100]
WARNING: [Synth 8-3848] Net vin0_23_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:103]
WARNING: [Synth 8-3848] Net vin0_23_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:102]
WARNING: [Synth 8-3848] Net vin1_01_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:105]
WARNING: [Synth 8-3848] Net vin1_01_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:104]
WARNING: [Synth 8-3848] Net vin1_23_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:107]
WARNING: [Synth 8-3848] Net vin1_23_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:106]
WARNING: [Synth 8-3848] Net vin2_01_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:109]
WARNING: [Synth 8-3848] Net vin2_01_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:108]
WARNING: [Synth 8-3848] Net vin2_23_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:111]
WARNING: [Synth 8-3848] Net vin2_23_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:110]
WARNING: [Synth 8-3848] Net vin3_01_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:113]
WARNING: [Synth 8-3848] Net vin3_01_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:112]
WARNING: [Synth 8-3848] Net vin3_23_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:115]
WARNING: [Synth 8-3848] Net vin3_23_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:114]
WARNING: [Synth 8-3848] Net dac0_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:55]
WARNING: [Synth 8-3848] Net dac0_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:54]
WARNING: [Synth 8-3848] Net dac1_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:57]
WARNING: [Synth 8-3848] Net dac1_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:56]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'top' (664#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:7]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[127]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[126]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[125]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[124]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[123]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[122]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[121]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[120]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[119]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[118]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[117]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[116]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[115]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[114]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[113]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[112]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[111]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[110]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[109]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[108]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[107]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[106]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[105]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[104]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[103]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[102]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[101]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[100]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[99]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[98]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[97]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[96]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[95]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[94]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[93]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[92]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[91]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[90]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[89]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[88]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[87]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[86]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[85]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[84]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[83]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[82]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[81]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[80]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[79]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[78]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[77]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[76]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[75]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[74]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[73]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[72]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[71]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[70]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[69]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[68]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[67]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[66]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[65]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[64]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[63]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[62]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[61]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[60]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[59]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[58]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[57]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[56]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[55]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[54]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[53]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[52]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[51]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[50]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[49]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[48]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[31]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[30]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[29]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[28]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[27]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[26]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[25]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[24]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[23]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[22]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[21]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[20]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[19]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[18]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[17]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[16]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[15]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[14]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[13]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode4_xlslice__parameterized12 has unconnected port x[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1691.566 ; gain = 260.750 ; free physical = 6554 ; free virtual = 29555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_led_cntrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:646]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_reg_cntrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:657]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot0_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:804]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot0_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:815]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot0_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:826]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot0_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:837]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot0_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:848]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot0_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:859]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot0_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:870]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot0_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:881]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot1_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:892]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot1_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:903]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot1_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:914]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot1_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:925]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot1_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:936]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot1_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:947]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot1_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:958]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot1_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:969]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot2_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:980]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot2_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:991]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot2_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1002]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot2_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1013]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot2_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1024]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot2_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1035]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot2_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1046]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot2_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1057]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot2_6_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1068]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot2_6_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1079]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot3_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1090]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot3_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1101]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot3_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1112]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot3_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1123]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot3_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1134]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot3_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1145]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot3_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1156]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot3_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1167]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot4_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1178]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot4_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1189]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot4_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1200]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot4_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1211]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot4_56_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1222]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot4_56_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1233]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot4_78_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1244]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot4_78_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1255]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot5_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1266]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot5_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1277]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot5_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1288]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot5_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1299]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot5_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1310]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot5_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1321]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot5_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1332]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot5_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1343]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot6_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1354]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot6_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1365]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot6_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1376]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot6_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1387]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot6_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1398]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot6_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1409]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot7_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1420]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot7_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1431]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot7_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1442]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot7_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1453]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot7_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1464]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot7_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1475]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot7_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1486]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_snapshot7_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1497]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_sync_state0:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1508]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_sync_state1:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1519]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_sync_state2:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1530]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_sync_state3:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1541]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_sync_state4:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1552]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_sync_state5:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1563]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_sync_state6:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1574]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode4_sync_state7:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1585]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_01_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_23_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_45_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_67_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_01_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_23_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_45_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_67_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot2_01_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot2_23_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot2_45_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot2_67_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot2_6_67_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot3_01_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot3_23_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot3_45_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot3_67_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot4_01_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot4_23_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot4_56_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot4_78_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot5_01_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot5_23_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot5_45_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot5_67_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot6_01_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode4/top.v:1654]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.566 ; gain = 260.750 ; free physical = 6581 ; free virtual = 29583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.566 ; gain = 260.750 ; free physical = 6581 ; free virtual = 29583
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1899 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/RFDC_MODE4/RFDC_MODE4/RFDC_MODE4_in_context.xdc] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/RFDC_MODE4/RFDC_MODE4/RFDC_MODE4_in_context.xdc] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_78/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_78/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/counter_led/comp0.core_instance0'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/counter_led/comp0.core_instance0'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_78/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_78/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode4/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode4/user_const.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode4/user_const.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode4/user_const.xdc:9]
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode4/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode4/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode4/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.160 ; gain = 0.000 ; free physical = 5577 ; free virtual = 28579
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.160 ; gain = 0.000 ; free physical = 5578 ; free virtual = 28580
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1899 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 1891 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.160 ; gain = 0.000 ; free physical = 5577 ; free virtual = 28579
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2731.160 ; gain = 0.000 ; free physical = 5577 ; free virtual = 28579
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/counter_led/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_78/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_78/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2731.160 ; gain = 1300.344 ; free physical = 5764 ; free virtual = 28767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2731.160 ; gain = 1300.344 ; free physical = 5764 ; free virtual = 28767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zcu111_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_rfdc_V0_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_78/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/counter_led/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_78/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2731.160 ; gain = 1300.344 ; free physical = 5767 ; free virtual = 28770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_axi4lite_top_ic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slave_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[bvalid]' into 'axi4lite_miso_reg[wready]' [/home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[arready]' into 'axi4lite_miso_reg[awready]' [/home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_slave_logic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                      wr |                               01 |                               01
                      rd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_axi4lite_top_ic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 reading |                              001 |                              001
               read_wait |                              010 |                              010
                 writing |                              011 |                              011
              write_wait |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_slave_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 2731.160 ; gain = 1300.344 ; free physical = 5754 ; free virtual = 28761
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/never' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/arm'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/never' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/constant_x0' (sysgen_constant_c844fca69c) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/bram/calc_add/const' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/arm' (sysgen_constant_20f2fe6dea) to 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/never'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |zcu111_infrastructure__GC0 |           1|         6|
|2     |top__GCB0                  |           1|     43863|
|3     |top__GCB1                  |           1|     19684|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 32    
	   3 Input      1 Bit       Adders := 32    
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               80 Bit    Registers := 32    
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 349   
	               19 Bit    Registers := 32    
	               10 Bit    Registers := 32    
	                1 Bit    Registers := 833   
+---RAMs : 
	              32K Bit         RAMs := 32    
+---Muxes : 
	   2 Input     80 Bit        Muxes := 32    
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 34    
	   2 Input     32 Bit        Muxes := 66    
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 34    
	   5 Input      3 Bit        Muxes := 34    
	   2 Input      3 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 359   
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 408   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi4lite_axi4lite_top_ic 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 229   
	   3 Input      1 Bit        Muxes := 2     
Module axi4lite_slave_logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_6_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_56_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_78_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module axi4lite_sw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 74    
	                1 Bit    Registers := 74    
Module axi4lite_slave_logic__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module axi4lite_sys_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 5     
Module cdc_synchroniser__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module sysgen_logical_2fc05d38ec 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__31 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__31 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_d741a4088a__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_41169f3c2e__31 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__30 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__30 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__30 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__29 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__29 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__29 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__28 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__28 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__28 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__27 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__27 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__26 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__26 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__25 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__25 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__24 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__24 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__23 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__23 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__22 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__22 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__21 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__21 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__20 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__20 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__19 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__19 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__18 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__18 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__17 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__17 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__16 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__16 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__15 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__15 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__14 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__14 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__13 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__13 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__12 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__12 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__11 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__11 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__10 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__10 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__9 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__9 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__8 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__8 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__7 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__7 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__6 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__5 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__5 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__4 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__3 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__3 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2fc05d38ec__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_7a0a6a8ffc__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_cab46e7fe9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_aa766c13c0__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bc8ef74e74__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c5f752f257__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_261ea3909c__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_f0ba3c5c8a__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_6ff6a55b7d__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_6ff6a55b7d__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_097f626597__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_24bbc972de__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_41169f3c2e__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d741a4088a__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_7a0a6a8ffc__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][0]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][0]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][0]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][0]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][1]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][1]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][1]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][1]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][4]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][5]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][6]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][12]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][16]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][17]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][25]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_6_67_ss_bram_inst/ipb_snapshot2_6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_56_ss_bram_inst/ipb_snapshot4_56_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_78_ss_bram_inst/ipb_snapshot4_78_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi4lite_interconnect/axi4lite_sys_block_inst/\axi4lite_sys_block_int_reg[sys_clkcounter][31] )
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__29.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_78/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_78/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/sync_state7/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[1].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/sync_state7/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[2].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/sync_state7/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[3].fde_used.u2 )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 2914.145 ; gain = 1483.328 ; free physical = 5638 ; free virtual = 28684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_6_67_ss_bram_inst/ipb_snapshot2_6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_56_ss_bram_inst/ipb_snapshot4_56_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_78_ss_bram_inst/ipb_snapshot4_78_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+-------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_6_67_ss_bram_inst/ipb_snapshot2_6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_56_ss_bram_inst/ipb_snapshot4_56_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_78_ss_bram_inst/ipb_snapshot4_78_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |zcu111_infrastructure__GC0 |           1|         6|
|2     |top__GCB0                  |           1|     17964|
|3     |top__GCB1                  |           1|      5692|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu111_inst/zynq_ultra_ps_e_0/pl_clk0' to pin 'zcu111_inst/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_cores_mode4_rfdc_V0_2/clk_adc0' to pin 'rfdc_multi_cores_mode4_rfdc_V0_2/bbstub_clk_adc0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_cores_mode4_rfdc_V0_2/clk_adc1' to pin 'rfdc_multi_cores_mode4_rfdc_V0_2/bbstub_clk_adc1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_cores_mode4_rfdc_V0_2/clk_adc2' to pin 'rfdc_multi_cores_mode4_rfdc_V0_2/bbstub_clk_adc2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_cores_mode4_rfdc_V0_2/clk_adc3' to pin 'rfdc_multi_cores_mode4_rfdc_V0_2/bbstub_clk_adc3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_cores_mode4_rfdc_V0_2/clk_dac0' to pin 'rfdc_multi_cores_mode4_rfdc_V0_2/bbstub_clk_dac0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_cores_mode4_rfdc_V0_2/clk_dac1' to pin 'rfdc_multi_cores_mode4_rfdc_V0_2/bbstub_clk_dac1/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:34 . Memory (MB): peak = 2914.145 ; gain = 1483.328 ; free physical = 5256 ; free virtual = 28303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:43 . Memory (MB): peak = 2927.715 ; gain = 1496.898 ; free physical = 5228 ; free virtual = 28274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_6_67_ss_bram_inst/ipb_snapshot2_6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_56_ss_bram_inst/ipb_snapshot4_56_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_78_ss_bram_inst/ipb_snapshot4_78_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst     | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+-------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |zcu111_infrastructure__GC0 |           1|         6|
|2     |top_GT0                    |           1|     22552|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_6_67_ss_bram_inst/ipb_snapshot2_6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_56_ss_bram_inst/ipb_snapshot4_56_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_78_ss_bram_inst/ipb_snapshot4_78_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:58 . Memory (MB): peak = 2968.965 ; gain = 1538.148 ; free physical = 5219 ; free virtual = 28266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin sysref_in_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin sysref_in_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin adc0_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin adc0_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin adc1_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin adc1_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin adc2_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin adc2_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin adc3_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin adc3_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin0_01_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin0_01_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin0_23_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin0_23_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin1_01_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin1_01_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin1_23_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin1_23_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin2_01_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin2_01_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin2_23_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin2_23_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin3_01_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin3_01_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin3_23_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin vin3_23_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin dac0_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin dac0_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin dac1_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode4_rfdc_V0_2 has unconnected pin dac1_clk_n
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:59 . Memory (MB): peak = 2968.965 ; gain = 1538.148 ; free physical = 5229 ; free virtual = 28276
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:59 . Memory (MB): peak = 2968.965 ; gain = 1538.148 ; free physical = 5229 ; free virtual = 28275
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:02:01 . Memory (MB): peak = 2968.965 ; gain = 1538.148 ; free physical = 5229 ; free virtual = 28276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------------+----------+
|      |BlackBox name                                    |Instances |
+------+-------------------------------------------------+----------+
|1     |RFDC_MODE4                                       |         1|
|2     |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1 |        32|
|3     |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2 |        32|
|4     |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0 |         1|
|5     |zcu111_auto_ds_0                                 |         1|
|6     |zcu111_auto_ds_1                                 |         1|
|7     |zcu111_xbar_0                                    |         1|
|8     |zcu111_axi_protocol_convert_1_0                  |         1|
|9     |zcu111_axi_protocol_convert_2_0                  |         1|
|10    |zcu111_proc_sys_reset_0_0                        |         1|
|11    |zcu111_zynq_ultra_ps_e_0_0                       |         1|
+------+-------------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------------------+------+
|      |Cell                                                        |Count |
+------+------------------------------------------------------------+------+
|1     |RFDC_MODE4_bbox_0                                           |     1|
|2     |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0_bbox_10    |     1|
|3     |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8     |     1|
|4     |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__32 |     1|
|5     |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__33 |     1|
|6     |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__34 |     1|
|7     |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__35 |     1|
|8     |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__36 |     1|
|9     |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__37 |     1|
|10    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__38 |     1|
|11    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__39 |     1|
|12    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__40 |     1|
|13    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__41 |     1|
|14    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__42 |     1|
|15    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__43 |     1|
|16    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__44 |     1|
|17    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__45 |     1|
|18    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__46 |     1|
|19    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__47 |     1|
|20    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__48 |     1|
|21    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__49 |     1|
|22    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__50 |     1|
|23    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__51 |     1|
|24    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__52 |     1|
|25    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__53 |     1|
|26    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__54 |     1|
|27    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__55 |     1|
|28    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__56 |     1|
|29    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__57 |     1|
|30    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__58 |     1|
|31    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__59 |     1|
|32    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__60 |     1|
|33    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__61 |     1|
|34    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1_bbox_8__62 |     1|
|35    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9     |     1|
|36    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__32 |     1|
|37    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__33 |     1|
|38    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__34 |     1|
|39    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__35 |     1|
|40    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__36 |     1|
|41    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__37 |     1|
|42    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__38 |     1|
|43    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__39 |     1|
|44    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__40 |     1|
|45    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__41 |     1|
|46    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__42 |     1|
|47    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__43 |     1|
|48    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__44 |     1|
|49    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__45 |     1|
|50    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__46 |     1|
|51    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__47 |     1|
|52    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__48 |     1|
|53    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__49 |     1|
|54    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__50 |     1|
|55    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__51 |     1|
|56    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__52 |     1|
|57    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__53 |     1|
|58    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__54 |     1|
|59    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__55 |     1|
|60    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__56 |     1|
|61    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__57 |     1|
|62    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__58 |     1|
|63    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__59 |     1|
|64    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__60 |     1|
|65    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__61 |     1|
|66    |rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2_bbox_9__62 |     1|
|67    |zcu111_auto_ds_0_bbox_1                                     |     1|
|68    |zcu111_auto_ds_1_bbox_2                                     |     1|
|69    |zcu111_axi_protocol_convert_1_0_bbox_4                      |     1|
|70    |zcu111_axi_protocol_convert_2_0_bbox_5                      |     1|
|71    |zcu111_proc_sys_reset_0_0_bbox_6                            |     1|
|72    |zcu111_xbar_0_bbox_3                                        |     1|
|73    |zcu111_zynq_ultra_ps_e_0_0_bbox_7                           |     1|
|74    |BUFG                                                        |     4|
|75    |LUT1                                                        |   219|
|76    |LUT2                                                        |  1595|
|77    |LUT3                                                        |   564|
|78    |LUT4                                                        |   246|
|79    |LUT5                                                        |   380|
|80    |LUT6                                                        |  1216|
|81    |MMCM_BASE                                                   |     1|
|82    |MUXF7                                                       |     3|
|83    |RAMB36E2                                                    |    32|
|84    |FD                                                          |     2|
|85    |FDCE                                                        |  3119|
|86    |FDE                                                         |  1003|
|87    |FDPE                                                        |    36|
|88    |FDRE                                                        |  3540|
|89    |FDSE                                                        |    32|
|90    |IBUFDS                                                      |     1|
|91    |OBUF                                                        |     2|
+------+------------------------------------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------+------------------------------------------------------------------+------+
|      |Instance                                            |Module                                                            |Cells |
+------+----------------------------------------------------+------------------------------------------------------------------+------+
|1     |top                                                 |                                                                  | 15839|
|2     |  zcu111_infr_inst                                  |zcu111_infrastructure                                             |     7|
|3     |  axi4lite_interconnect                             |axi4lite_ic_wrapper                                               |  7162|
|4     |    axi4lite_axi4lite_ic_inst                       |axi4lite_axi4lite_top_ic                                          |   848|
|5     |    axi4lite_snapshot0_01_ss_bram_inst              |axi4lite_snapshot0_01_ss_bram                                     |   113|
|6     |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic                                              |   111|
|7     |      ipb_snapshot0_01_ss_bram_dp_ram_inst          |ipb_snapshot0_01_ss_bram_dp_ram                                   |     2|
|8     |        asym_bram_tdp_inst                          |asym_bram_tdp                                                     |     1|
|9     |    axi4lite_snapshot0_23_ss_bram_inst              |axi4lite_snapshot0_23_ss_bram                                     |   113|
|10    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__33                                          |   111|
|11    |      ipb_snapshot0_23_ss_bram_dp_ram_inst          |ipb_snapshot0_23_ss_bram_dp_ram                                   |     2|
|12    |        asym_bram_tdp_inst                          |asym_bram_tdp__31                                                 |     1|
|13    |    axi4lite_snapshot0_45_ss_bram_inst              |axi4lite_snapshot0_45_ss_bram                                     |   113|
|14    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__32                                          |   111|
|15    |      ipb_snapshot0_45_ss_bram_dp_ram_inst          |ipb_snapshot0_45_ss_bram_dp_ram                                   |     2|
|16    |        asym_bram_tdp_inst                          |asym_bram_tdp__30                                                 |     1|
|17    |    axi4lite_snapshot0_67_ss_bram_inst              |axi4lite_snapshot0_67_ss_bram                                     |   113|
|18    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__31                                          |   111|
|19    |      ipb_snapshot0_67_ss_bram_dp_ram_inst          |ipb_snapshot0_67_ss_bram_dp_ram                                   |     2|
|20    |        asym_bram_tdp_inst                          |asym_bram_tdp__29                                                 |     1|
|21    |    axi4lite_snapshot1_01_ss_bram_inst              |axi4lite_snapshot1_01_ss_bram                                     |   113|
|22    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__30                                          |   111|
|23    |      ipb_snapshot1_01_ss_bram_dp_ram_inst          |ipb_snapshot1_01_ss_bram_dp_ram                                   |     2|
|24    |        asym_bram_tdp_inst                          |asym_bram_tdp__28                                                 |     1|
|25    |    axi4lite_snapshot1_23_ss_bram_inst              |axi4lite_snapshot1_23_ss_bram                                     |   113|
|26    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__29                                          |   111|
|27    |      ipb_snapshot1_23_ss_bram_dp_ram_inst          |ipb_snapshot1_23_ss_bram_dp_ram                                   |     2|
|28    |        asym_bram_tdp_inst                          |asym_bram_tdp__27                                                 |     1|
|29    |    axi4lite_snapshot1_45_ss_bram_inst              |axi4lite_snapshot1_45_ss_bram                                     |   113|
|30    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__28                                          |   111|
|31    |      ipb_snapshot1_45_ss_bram_dp_ram_inst          |ipb_snapshot1_45_ss_bram_dp_ram                                   |     2|
|32    |        asym_bram_tdp_inst                          |asym_bram_tdp__26                                                 |     1|
|33    |    axi4lite_snapshot1_67_ss_bram_inst              |axi4lite_snapshot1_67_ss_bram                                     |   113|
|34    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__27                                          |   111|
|35    |      ipb_snapshot1_67_ss_bram_dp_ram_inst          |ipb_snapshot1_67_ss_bram_dp_ram                                   |     2|
|36    |        asym_bram_tdp_inst                          |asym_bram_tdp__25                                                 |     1|
|37    |    axi4lite_snapshot2_01_ss_bram_inst              |axi4lite_snapshot2_01_ss_bram                                     |   113|
|38    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__26                                          |   111|
|39    |      ipb_snapshot2_01_ss_bram_dp_ram_inst          |ipb_snapshot2_01_ss_bram_dp_ram                                   |     2|
|40    |        asym_bram_tdp_inst                          |asym_bram_tdp__24                                                 |     1|
|41    |    axi4lite_snapshot2_23_ss_bram_inst              |axi4lite_snapshot2_23_ss_bram                                     |   113|
|42    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__25                                          |   111|
|43    |      ipb_snapshot2_23_ss_bram_dp_ram_inst          |ipb_snapshot2_23_ss_bram_dp_ram                                   |     2|
|44    |        asym_bram_tdp_inst                          |asym_bram_tdp__23                                                 |     1|
|45    |    axi4lite_snapshot2_45_ss_bram_inst              |axi4lite_snapshot2_45_ss_bram                                     |   113|
|46    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__24                                          |   111|
|47    |      ipb_snapshot2_45_ss_bram_dp_ram_inst          |ipb_snapshot2_45_ss_bram_dp_ram                                   |     2|
|48    |        asym_bram_tdp_inst                          |asym_bram_tdp__22                                                 |     1|
|49    |    axi4lite_snapshot2_67_ss_bram_inst              |axi4lite_snapshot2_67_ss_bram                                     |   113|
|50    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__23                                          |   111|
|51    |      ipb_snapshot2_67_ss_bram_dp_ram_inst          |ipb_snapshot2_67_ss_bram_dp_ram                                   |     2|
|52    |        asym_bram_tdp_inst                          |asym_bram_tdp__21                                                 |     1|
|53    |    axi4lite_snapshot2_6_67_ss_bram_inst            |axi4lite_snapshot2_6_67_ss_bram                                   |   113|
|54    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__22                                          |   111|
|55    |      ipb_snapshot2_6_67_ss_bram_dp_ram_inst        |ipb_snapshot2_6_67_ss_bram_dp_ram                                 |     2|
|56    |        asym_bram_tdp_inst                          |asym_bram_tdp__20                                                 |     1|
|57    |    axi4lite_snapshot3_01_ss_bram_inst              |axi4lite_snapshot3_01_ss_bram                                     |   113|
|58    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__21                                          |   111|
|59    |      ipb_snapshot3_01_ss_bram_dp_ram_inst          |ipb_snapshot3_01_ss_bram_dp_ram                                   |     2|
|60    |        asym_bram_tdp_inst                          |asym_bram_tdp__19                                                 |     1|
|61    |    axi4lite_snapshot3_23_ss_bram_inst              |axi4lite_snapshot3_23_ss_bram                                     |   113|
|62    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__20                                          |   111|
|63    |      ipb_snapshot3_23_ss_bram_dp_ram_inst          |ipb_snapshot3_23_ss_bram_dp_ram                                   |     2|
|64    |        asym_bram_tdp_inst                          |asym_bram_tdp__18                                                 |     1|
|65    |    axi4lite_snapshot3_45_ss_bram_inst              |axi4lite_snapshot3_45_ss_bram                                     |   113|
|66    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__19                                          |   111|
|67    |      ipb_snapshot3_45_ss_bram_dp_ram_inst          |ipb_snapshot3_45_ss_bram_dp_ram                                   |     2|
|68    |        asym_bram_tdp_inst                          |asym_bram_tdp__17                                                 |     1|
|69    |    axi4lite_snapshot3_67_ss_bram_inst              |axi4lite_snapshot3_67_ss_bram                                     |   113|
|70    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__18                                          |   111|
|71    |      ipb_snapshot3_67_ss_bram_dp_ram_inst          |ipb_snapshot3_67_ss_bram_dp_ram                                   |     2|
|72    |        asym_bram_tdp_inst                          |asym_bram_tdp__16                                                 |     1|
|73    |    axi4lite_snapshot4_01_ss_bram_inst              |axi4lite_snapshot4_01_ss_bram                                     |   113|
|74    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__17                                          |   111|
|75    |      ipb_snapshot4_01_ss_bram_dp_ram_inst          |ipb_snapshot4_01_ss_bram_dp_ram                                   |     2|
|76    |        asym_bram_tdp_inst                          |asym_bram_tdp__15                                                 |     1|
|77    |    axi4lite_snapshot4_23_ss_bram_inst              |axi4lite_snapshot4_23_ss_bram                                     |   113|
|78    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__16                                          |   111|
|79    |      ipb_snapshot4_23_ss_bram_dp_ram_inst          |ipb_snapshot4_23_ss_bram_dp_ram                                   |     2|
|80    |        asym_bram_tdp_inst                          |asym_bram_tdp__14                                                 |     1|
|81    |    axi4lite_snapshot4_56_ss_bram_inst              |axi4lite_snapshot4_56_ss_bram                                     |   113|
|82    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__15                                          |   111|
|83    |      ipb_snapshot4_56_ss_bram_dp_ram_inst          |ipb_snapshot4_56_ss_bram_dp_ram                                   |     2|
|84    |        asym_bram_tdp_inst                          |asym_bram_tdp__13                                                 |     1|
|85    |    axi4lite_snapshot4_78_ss_bram_inst              |axi4lite_snapshot4_78_ss_bram                                     |   113|
|86    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__14                                          |   111|
|87    |      ipb_snapshot4_78_ss_bram_dp_ram_inst          |ipb_snapshot4_78_ss_bram_dp_ram                                   |     2|
|88    |        asym_bram_tdp_inst                          |asym_bram_tdp__12                                                 |     1|
|89    |    axi4lite_snapshot5_01_ss_bram_inst              |axi4lite_snapshot5_01_ss_bram                                     |   113|
|90    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__13                                          |   111|
|91    |      ipb_snapshot5_01_ss_bram_dp_ram_inst          |ipb_snapshot5_01_ss_bram_dp_ram                                   |     2|
|92    |        asym_bram_tdp_inst                          |asym_bram_tdp__11                                                 |     1|
|93    |    axi4lite_snapshot5_23_ss_bram_inst              |axi4lite_snapshot5_23_ss_bram                                     |   113|
|94    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__12                                          |   111|
|95    |      ipb_snapshot5_23_ss_bram_dp_ram_inst          |ipb_snapshot5_23_ss_bram_dp_ram                                   |     2|
|96    |        asym_bram_tdp_inst                          |asym_bram_tdp__10                                                 |     1|
|97    |    axi4lite_snapshot5_45_ss_bram_inst              |axi4lite_snapshot5_45_ss_bram                                     |   113|
|98    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__11                                          |   111|
|99    |      ipb_snapshot5_45_ss_bram_dp_ram_inst          |ipb_snapshot5_45_ss_bram_dp_ram                                   |     2|
|100   |        asym_bram_tdp_inst                          |asym_bram_tdp__9                                                  |     1|
|101   |    axi4lite_snapshot5_67_ss_bram_inst              |axi4lite_snapshot5_67_ss_bram                                     |   113|
|102   |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__10                                          |   111|
|103   |      ipb_snapshot5_67_ss_bram_dp_ram_inst          |ipb_snapshot5_67_ss_bram_dp_ram                                   |     2|
|104   |        asym_bram_tdp_inst                          |asym_bram_tdp__8                                                  |     1|
|105   |    axi4lite_snapshot6_01_ss_bram_inst              |axi4lite_snapshot6_01_ss_bram                                     |   113|
|106   |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__9                                           |   111|
|107   |      ipb_snapshot6_01_ss_bram_dp_ram_inst          |ipb_snapshot6_01_ss_bram_dp_ram                                   |     2|
|108   |        asym_bram_tdp_inst                          |asym_bram_tdp__7                                                  |     1|
|109   |    axi4lite_snapshot6_23_ss_bram_inst              |axi4lite_snapshot6_23_ss_bram                                     |   113|
|110   |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__8                                           |   111|
|111   |      ipb_snapshot6_23_ss_bram_dp_ram_inst          |ipb_snapshot6_23_ss_bram_dp_ram                                   |     2|
|112   |        asym_bram_tdp_inst                          |asym_bram_tdp__6                                                  |     1|
|113   |    axi4lite_snapshot6_45_ss_bram_inst              |axi4lite_snapshot6_45_ss_bram                                     |   113|
|114   |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__7                                           |   111|
|115   |      ipb_snapshot6_45_ss_bram_dp_ram_inst          |ipb_snapshot6_45_ss_bram_dp_ram                                   |     2|
|116   |        asym_bram_tdp_inst                          |asym_bram_tdp__5                                                  |     1|
|117   |    axi4lite_snapshot7_01_ss_bram_inst              |axi4lite_snapshot7_01_ss_bram                                     |   113|
|118   |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__6                                           |   111|
|119   |      ipb_snapshot7_01_ss_bram_dp_ram_inst          |ipb_snapshot7_01_ss_bram_dp_ram                                   |     2|
|120   |        asym_bram_tdp_inst                          |asym_bram_tdp__4                                                  |     1|
|121   |    axi4lite_snapshot7_23_ss_bram_inst              |axi4lite_snapshot7_23_ss_bram                                     |   113|
|122   |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__5                                           |   111|
|123   |      ipb_snapshot7_23_ss_bram_dp_ram_inst          |ipb_snapshot7_23_ss_bram_dp_ram                                   |     2|
|124   |        asym_bram_tdp_inst                          |asym_bram_tdp__3                                                  |     1|
|125   |    axi4lite_snapshot7_45_ss_bram_inst              |axi4lite_snapshot7_45_ss_bram                                     |   113|
|126   |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__4                                           |   111|
|127   |      ipb_snapshot7_45_ss_bram_dp_ram_inst          |ipb_snapshot7_45_ss_bram_dp_ram                                   |     2|
|128   |        asym_bram_tdp_inst                          |asym_bram_tdp__2                                                  |     1|
|129   |    axi4lite_snapshot7_67_ss_bram_inst              |axi4lite_snapshot7_67_ss_bram                                     |   113|
|130   |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__3                                           |   111|
|131   |      ipb_snapshot7_67_ss_bram_dp_ram_inst          |ipb_snapshot7_67_ss_bram_dp_ram                                   |     2|
|132   |        asym_bram_tdp_inst                          |asym_bram_tdp__1                                                  |     1|
|133   |    axi4lite_sw_reg_inst                            |axi4lite_sw_reg                                                   |  2536|
|134   |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__2                                           |   103|
|135   |    axi4lite_sys_block_inst                         |axi4lite_sys_block                                                |   162|
|136   |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__1                                           |    95|
|137   |  rfdc_multi_cores_mode4_reg_cntrl                  |cdc_synchroniser__2                                               |     4|
|138   |  rfdc_multi_cores_mode4_inst                       |rfdc_multi_cores_mode4                                            |  4553|
|139   |    rfdc_multi_cores_mode4_struct                   |rfdc_multi_cores_mode4_struct                                     |  4553|
|140   |      edge_detect                                   |rfdc_multi_cores_mode4_edge_detect_x44                            |     3|
|141   |        delay                                       |rfdc_multi_cores_mode4_xldelay                                    |     1|
|142   |          \srl_delay.synth_reg_srl_inst             |synth_reg__1                                                      |     1|
|143   |            \partial_one.last_srlc33e               |srlc33e__1                                                        |     1|
|144   |        inverter                                    |sysgen_inverter_ea8186f943                                        |     1|
|145   |        edge_op                                     |sysgen_logical_95c2a499f8                                         |     1|
|146   |      gpio_led                                      |rfdc_multi_cores_mode4_gpio_led                                   |     1|
|147   |        convert                                     |rfdc_multi_cores_mode4_xlconvert                                  |     1|
|148   |          \latency_test.reg                         |synth_reg                                                         |     1|
|149   |            \partial_one.last_srlc33e               |srlc33e                                                           |     1|
|150   |      gpio_led1                                     |rfdc_multi_cores_mode4_gpio_led1                                  |     1|
|151   |        convert                                     |rfdc_multi_cores_mode4_xlconvert__1                               |     1|
|152   |          \latency_test.reg                         |synth_reg__226                                                    |     1|
|153   |            \partial_one.last_srlc33e               |srlc33e__226                                                      |     1|
|154   |      snapshot0_01                                  |rfdc_multi_cores_mode4_snapshot0_01                               |   141|
|155   |        ss                                          |rfdc_multi_cores_mode4_ss_x21                                     |   141|
|156   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x21                                |    70|
|157   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x45                            |     3|
|158   |              delay                                 |rfdc_multi_cores_mode4_xldelay__224                               |     1|
|159   |                \srl_delay.synth_reg_srl_inst       |synth_reg__225                                                    |     1|
|160   |                  \partial_one.last_srlc33e         |srlc33e__225                                                      |     1|
|161   |              inverter                              |sysgen_inverter_ea8186f943__127                                   |     1|
|162   |              edge_op                               |sysgen_logical_2fc05d38ec                                         |     1|
|163   |            delay                                   |sysgen_delay_7a0a6a8ffc__125                                      |     1|
|164   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0                    |    12|
|165   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2                                         |    12|
|166   |                \partial_one.last_srlc33e           |srlc33e__parameterized1                                           |    12|
|167   |            delay4                                  |sysgen_delay_7a0a6a8ffc__127                                      |     1|
|168   |            delay6                                  |sysgen_delay_d741a4088a__63                                       |    32|
|169   |            inverter                                |sysgen_inverter_cab46e7fe9                                        |     2|
|170   |            inverter1                               |sysgen_inverter_ea8186f943__128                                   |     1|
|171   |            logical1                                |sysgen_logical_bc8ef74e74                                         |     2|
|172   |            logical6                                |sysgen_logical_8ec590e6a0                                         |     1|
|173   |            register5                               |rfdc_multi_cores_mode4_xlregister                                 |     1|
|174   |              synth_reg_inst                        |synth_reg_w_init__parameterized1                                  |     1|
|175   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1                                 |     1|
|176   |            shift                                   |sysgen_shift_aa766c13c0                                           |     1|
|177   |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__1                  |    13|
|178   |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x16                             |    14|
|179   |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x16                             |     2|
|180   |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__1  |     2|
|181   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x35                            |     3|
|182   |              delay                                 |rfdc_multi_cores_mode4_xldelay__218                               |     1|
|183   |                \srl_delay.synth_reg_srl_inst       |synth_reg__219                                                    |     1|
|184   |                  \partial_one.last_srlc33e         |srlc33e__219                                                      |     1|
|185   |              inverter                              |sysgen_inverter_ea8186f943__125                                   |     1|
|186   |              edge_op                               |sysgen_logical_95c2a499f8__32                                     |     1|
|187   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__221                               |     1|
|188   |              \srl_delay.synth_reg_srl_inst         |synth_reg__222                                                    |     1|
|189   |                \partial_one.last_srlc33e           |srlc33e__222                                                      |     1|
|190   |            delay2                                  |rfdc_multi_cores_mode4_xldelay__222                               |     1|
|191   |              \srl_delay.synth_reg_srl_inst         |synth_reg__223                                                    |     1|
|192   |                \partial_one.last_srlc33e           |srlc33e__223                                                      |     1|
|193   |            delay3                                  |rfdc_multi_cores_mode4_xldelay__223                               |     1|
|194   |              \srl_delay.synth_reg_srl_inst         |synth_reg__224                                                    |     1|
|195   |                \partial_one.last_srlc33e           |srlc33e__224                                                      |     1|
|196   |            inverter                                |sysgen_inverter_ea8186f943__126                                   |     1|
|197   |            logical                                 |sysgen_logical_de7d5536d4                                         |     1|
|198   |            mux1                                    |sysgen_mux_6ff6a55b7d__95                                         |     1|
|199   |            mux2                                    |sysgen_mux_6ff6a55b7d                                             |     1|
|200   |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__63             |     1|
|201   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__63                              |     1|
|202   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__63                             |     1|
|203   |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1                 |     1|
|204   |              synth_reg_inst                        |synth_reg_w_init__parameterized5                                  |     1|
|205   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5                                 |     1|
|206   |          status                                    |rfdc_multi_cores_mode4_status_x16                                 |    14|
|207   |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4                  |    14|
|208   |              \latency_test.reg                     |synth_reg__parameterized4                                         |    14|
|209   |                \partial_one.last_srlc33e           |srlc33e__parameterized3                                           |    14|
|210   |          add_del                                   |sysgen_delay_41169f3c2e                                           |    10|
|211   |          dat_del                                   |sysgen_delay_d741a4088a                                           |    32|
|212   |          we_del                                    |sysgen_delay_7a0a6a8ffc                                           |     1|
|213   |      snapshot0_23                                  |rfdc_multi_cores_mode4_snapshot0_23                               |   141|
|214   |        ss                                          |rfdc_multi_cores_mode4_ss_x16                                     |   141|
|215   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x15                                |    70|
|216   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x41                            |     3|
|217   |              delay                                 |rfdc_multi_cores_mode4_xldelay__217                               |     1|
|218   |                \srl_delay.synth_reg_srl_inst       |synth_reg__218                                                    |     1|
|219   |                  \partial_one.last_srlc33e         |srlc33e__218                                                      |     1|
|220   |              inverter                              |sysgen_inverter_ea8186f943__123                                   |     1|
|221   |              edge_op                               |sysgen_logical_2fc05d38ec__31                                     |     1|
|222   |            delay                                   |sysgen_delay_7a0a6a8ffc__121                                      |     1|
|223   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__31                |    12|
|224   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__31                                     |    12|
|225   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__31                                       |    12|
|226   |            delay4                                  |sysgen_delay_7a0a6a8ffc__123                                      |     1|
|227   |            delay6                                  |sysgen_delay_d741a4088a__61                                       |    32|
|228   |            inverter                                |sysgen_inverter_cab46e7fe9__31                                    |     2|
|229   |            inverter1                               |sysgen_inverter_ea8186f943__124                                   |     1|
|230   |            logical1                                |sysgen_logical_bc8ef74e74__62                                     |     2|
|231   |            logical6                                |sysgen_logical_8ec590e6a0__31                                     |     1|
|232   |            register5                               |rfdc_multi_cores_mode4_xlregister__31                             |     1|
|233   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__31                              |     1|
|234   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__31                             |     1|
|235   |            shift                                   |sysgen_shift_aa766c13c0__31                                       |     1|
|236   |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__2                  |    13|
|237   |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x19                             |    14|
|238   |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x19                             |     2|
|239   |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__2  |     2|
|240   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x39                            |     3|
|241   |              delay                                 |rfdc_multi_cores_mode4_xldelay__211                               |     1|
|242   |                \srl_delay.synth_reg_srl_inst       |synth_reg__212                                                    |     1|
|243   |                  \partial_one.last_srlc33e         |srlc33e__212                                                      |     1|
|244   |              inverter                              |sysgen_inverter_ea8186f943__121                                   |     1|
|245   |              edge_op                               |sysgen_logical_95c2a499f8__31                                     |     1|
|246   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__214                               |     1|
|247   |              \srl_delay.synth_reg_srl_inst         |synth_reg__215                                                    |     1|
|248   |                \partial_one.last_srlc33e           |srlc33e__215                                                      |     1|
|249   |            delay2                                  |rfdc_multi_cores_mode4_xldelay__215                               |     1|
|250   |              \srl_delay.synth_reg_srl_inst         |synth_reg__216                                                    |     1|
|251   |                \partial_one.last_srlc33e           |srlc33e__216                                                      |     1|
|252   |            delay3                                  |rfdc_multi_cores_mode4_xldelay__216                               |     1|
|253   |              \srl_delay.synth_reg_srl_inst         |synth_reg__217                                                    |     1|
|254   |                \partial_one.last_srlc33e           |srlc33e__217                                                      |     1|
|255   |            inverter                                |sysgen_inverter_ea8186f943__122                                   |     1|
|256   |            logical                                 |sysgen_logical_de7d5536d4__31                                     |     1|
|257   |            mux1                                    |sysgen_mux_6ff6a55b7d__92                                         |     1|
|258   |            mux2                                    |sysgen_mux_6ff6a55b7d__93                                         |     1|
|259   |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__61             |     1|
|260   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__61                              |     1|
|261   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__61                             |     1|
|262   |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__62             |     1|
|263   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__62                              |     1|
|264   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__62                             |     1|
|265   |          status                                    |rfdc_multi_cores_mode4_status_x19                                 |    14|
|266   |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__31              |    14|
|267   |              \latency_test.reg                     |synth_reg__parameterized4__39                                     |    14|
|268   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__39                                       |    14|
|269   |          dat_del                                   |sysgen_delay_d741a4088a__62                                       |    32|
|270   |          we_del                                    |sysgen_delay_7a0a6a8ffc__124                                      |     1|
|271   |          add_del                                   |sysgen_delay_41169f3c2e__31                                       |    10|
|272   |      snapshot0_45                                  |rfdc_multi_cores_mode4_snapshot0_45                               |   141|
|273   |        ss                                          |rfdc_multi_cores_mode4_ss_x20                                     |   141|
|274   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x20                                |    70|
|275   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x42                            |     3|
|276   |              delay                                 |rfdc_multi_cores_mode4_xldelay__210                               |     1|
|277   |                \srl_delay.synth_reg_srl_inst       |synth_reg__211                                                    |     1|
|278   |                  \partial_one.last_srlc33e         |srlc33e__211                                                      |     1|
|279   |              inverter                              |sysgen_inverter_ea8186f943__119                                   |     1|
|280   |              edge_op                               |sysgen_logical_2fc05d38ec__30                                     |     1|
|281   |            delay                                   |sysgen_delay_7a0a6a8ffc__117                                      |     1|
|282   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__30                |    12|
|283   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__30                                     |    12|
|284   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__30                                       |    12|
|285   |            delay4                                  |sysgen_delay_7a0a6a8ffc__119                                      |     1|
|286   |            delay6                                  |sysgen_delay_d741a4088a__59                                       |    32|
|287   |            inverter                                |sysgen_inverter_cab46e7fe9__30                                    |     2|
|288   |            inverter1                               |sysgen_inverter_ea8186f943__120                                   |     1|
|289   |            logical1                                |sysgen_logical_bc8ef74e74__60                                     |     2|
|290   |            logical6                                |sysgen_logical_8ec590e6a0__30                                     |     1|
|291   |            register5                               |rfdc_multi_cores_mode4_xlregister__30                             |     1|
|292   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__30                              |     1|
|293   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__30                             |     1|
|294   |            shift                                   |sysgen_shift_aa766c13c0__30                                       |     1|
|295   |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__3                  |    13|
|296   |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x21                             |    14|
|297   |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x21                             |     2|
|298   |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__3  |     2|
|299   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x43                            |     3|
|300   |              delay                                 |rfdc_multi_cores_mode4_xldelay__204                               |     1|
|301   |                \srl_delay.synth_reg_srl_inst       |synth_reg__205                                                    |     1|
|302   |                  \partial_one.last_srlc33e         |srlc33e__205                                                      |     1|
|303   |              inverter                              |sysgen_inverter_ea8186f943__117                                   |     1|
|304   |              edge_op                               |sysgen_logical_95c2a499f8__30                                     |     1|
|305   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__207                               |     1|
|306   |              \srl_delay.synth_reg_srl_inst         |synth_reg__208                                                    |     1|
|307   |                \partial_one.last_srlc33e           |srlc33e__208                                                      |     1|
|308   |            delay2                                  |rfdc_multi_cores_mode4_xldelay__208                               |     1|
|309   |              \srl_delay.synth_reg_srl_inst         |synth_reg__209                                                    |     1|
|310   |                \partial_one.last_srlc33e           |srlc33e__209                                                      |     1|
|311   |            delay3                                  |rfdc_multi_cores_mode4_xldelay__209                               |     1|
|312   |              \srl_delay.synth_reg_srl_inst         |synth_reg__210                                                    |     1|
|313   |                \partial_one.last_srlc33e           |srlc33e__210                                                      |     1|
|314   |            inverter                                |sysgen_inverter_ea8186f943__118                                   |     1|
|315   |            logical                                 |sysgen_logical_de7d5536d4__30                                     |     1|
|316   |            mux1                                    |sysgen_mux_6ff6a55b7d__89                                         |     1|
|317   |            mux2                                    |sysgen_mux_6ff6a55b7d__90                                         |     1|
|318   |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__59             |     1|
|319   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__59                              |     1|
|320   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__59                             |     1|
|321   |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__60             |     1|
|322   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__60                              |     1|
|323   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__60                             |     1|
|324   |          status                                    |rfdc_multi_cores_mode4_status_x18                                 |    14|
|325   |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__30              |    14|
|326   |              \latency_test.reg                     |synth_reg__parameterized4__38                                     |    14|
|327   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__38                                       |    14|
|328   |          add_del                                   |sysgen_delay_41169f3c2e__30                                       |    10|
|329   |          dat_del                                   |sysgen_delay_d741a4088a__60                                       |    32|
|330   |          we_del                                    |sysgen_delay_7a0a6a8ffc__120                                      |     1|
|331   |      snapshot0_67                                  |rfdc_multi_cores_mode4_snapshot0_67                               |   141|
|332   |        ss                                          |rfdc_multi_cores_mode4_ss_x23                                     |   141|
|333   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x23                                |    70|
|334   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x48                            |     3|
|335   |              delay                                 |rfdc_multi_cores_mode4_xldelay__203                               |     1|
|336   |                \srl_delay.synth_reg_srl_inst       |synth_reg__204                                                    |     1|
|337   |                  \partial_one.last_srlc33e         |srlc33e__204                                                      |     1|
|338   |              inverter                              |sysgen_inverter_ea8186f943__115                                   |     1|
|339   |              edge_op                               |sysgen_logical_2fc05d38ec__29                                     |     1|
|340   |            delay                                   |sysgen_delay_7a0a6a8ffc__113                                      |     1|
|341   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__29                |    12|
|342   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__29                                     |    12|
|343   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__29                                       |    12|
|344   |            delay4                                  |sysgen_delay_7a0a6a8ffc__115                                      |     1|
|345   |            delay6                                  |sysgen_delay_d741a4088a__57                                       |    32|
|346   |            inverter                                |sysgen_inverter_cab46e7fe9__29                                    |     2|
|347   |            inverter1                               |sysgen_inverter_ea8186f943__116                                   |     1|
|348   |            logical1                                |sysgen_logical_bc8ef74e74__58                                     |     2|
|349   |            logical6                                |sysgen_logical_8ec590e6a0__29                                     |     1|
|350   |            register5                               |rfdc_multi_cores_mode4_xlregister__29                             |     1|
|351   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__29                              |     1|
|352   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__29                             |     1|
|353   |            shift                                   |sysgen_shift_aa766c13c0__29                                       |     1|
|354   |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__4                  |    13|
|355   |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x23                             |    14|
|356   |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x23                             |     2|
|357   |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__4  |     2|
|358   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x49                            |     3|
|359   |              delay                                 |rfdc_multi_cores_mode4_xldelay__197                               |     1|
|360   |                \srl_delay.synth_reg_srl_inst       |synth_reg__198                                                    |     1|
|361   |                  \partial_one.last_srlc33e         |srlc33e__198                                                      |     1|
|362   |              inverter                              |sysgen_inverter_ea8186f943__113                                   |     1|
|363   |              edge_op                               |sysgen_logical_95c2a499f8__29                                     |     1|
|364   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__200                               |     1|
|365   |              \srl_delay.synth_reg_srl_inst         |synth_reg__201                                                    |     1|
|366   |                \partial_one.last_srlc33e           |srlc33e__201                                                      |     1|
|367   |            delay2                                  |rfdc_multi_cores_mode4_xldelay__201                               |     1|
|368   |              \srl_delay.synth_reg_srl_inst         |synth_reg__202                                                    |     1|
|369   |                \partial_one.last_srlc33e           |srlc33e__202                                                      |     1|
|370   |            delay3                                  |rfdc_multi_cores_mode4_xldelay__202                               |     1|
|371   |              \srl_delay.synth_reg_srl_inst         |synth_reg__203                                                    |     1|
|372   |                \partial_one.last_srlc33e           |srlc33e__203                                                      |     1|
|373   |            inverter                                |sysgen_inverter_ea8186f943__114                                   |     1|
|374   |            logical                                 |sysgen_logical_de7d5536d4__29                                     |     1|
|375   |            mux1                                    |sysgen_mux_6ff6a55b7d__86                                         |     1|
|376   |            mux2                                    |sysgen_mux_6ff6a55b7d__87                                         |     1|
|377   |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__57             |     1|
|378   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__57                              |     1|
|379   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__57                             |     1|
|380   |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__58             |     1|
|381   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__58                              |     1|
|382   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__58                             |     1|
|383   |          status                                    |rfdc_multi_cores_mode4_status_x21                                 |    14|
|384   |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__29              |    14|
|385   |              \latency_test.reg                     |synth_reg__parameterized4__37                                     |    14|
|386   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__37                                       |    14|
|387   |          add_del                                   |sysgen_delay_41169f3c2e__29                                       |    10|
|388   |          dat_del                                   |sysgen_delay_d741a4088a__58                                       |    32|
|389   |          we_del                                    |sysgen_delay_7a0a6a8ffc__116                                      |     1|
|390   |      snapshot1_01                                  |rfdc_multi_cores_mode4_snapshot1_01                               |   141|
|391   |        ss                                          |rfdc_multi_cores_mode4_ss_x22                                     |   141|
|392   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x22                                |    70|
|393   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x46                            |     3|
|394   |              delay                                 |rfdc_multi_cores_mode4_xldelay__196                               |     1|
|395   |                \srl_delay.synth_reg_srl_inst       |synth_reg__197                                                    |     1|
|396   |                  \partial_one.last_srlc33e         |srlc33e__197                                                      |     1|
|397   |              inverter                              |sysgen_inverter_ea8186f943__111                                   |     1|
|398   |              edge_op                               |sysgen_logical_2fc05d38ec__28                                     |     1|
|399   |            delay                                   |sysgen_delay_7a0a6a8ffc__109                                      |     1|
|400   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__28                |    12|
|401   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__28                                     |    12|
|402   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__28                                       |    12|
|403   |            delay4                                  |sysgen_delay_7a0a6a8ffc__111                                      |     1|
|404   |            delay6                                  |sysgen_delay_d741a4088a__55                                       |    32|
|405   |            inverter                                |sysgen_inverter_cab46e7fe9__28                                    |     2|
|406   |            inverter1                               |sysgen_inverter_ea8186f943__112                                   |     1|
|407   |            logical1                                |sysgen_logical_bc8ef74e74__56                                     |     2|
|408   |            logical6                                |sysgen_logical_8ec590e6a0__28                                     |     1|
|409   |            register5                               |rfdc_multi_cores_mode4_xlregister__28                             |     1|
|410   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__28                              |     1|
|411   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__28                             |     1|
|412   |            shift                                   |sysgen_shift_aa766c13c0__28                                       |     1|
|413   |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__5                  |    13|
|414   |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x22                             |    14|
|415   |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x22                             |     2|
|416   |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__5  |     2|
|417   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x47                            |     3|
|418   |              delay                                 |rfdc_multi_cores_mode4_xldelay__190                               |     1|
|419   |                \srl_delay.synth_reg_srl_inst       |synth_reg__191                                                    |     1|
|420   |                  \partial_one.last_srlc33e         |srlc33e__191                                                      |     1|
|421   |              inverter                              |sysgen_inverter_ea8186f943__109                                   |     1|
|422   |              edge_op                               |sysgen_logical_95c2a499f8__28                                     |     1|
|423   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__193                               |     1|
|424   |              \srl_delay.synth_reg_srl_inst         |synth_reg__194                                                    |     1|
|425   |                \partial_one.last_srlc33e           |srlc33e__194                                                      |     1|
|426   |            delay2                                  |rfdc_multi_cores_mode4_xldelay__194                               |     1|
|427   |              \srl_delay.synth_reg_srl_inst         |synth_reg__195                                                    |     1|
|428   |                \partial_one.last_srlc33e           |srlc33e__195                                                      |     1|
|429   |            delay3                                  |rfdc_multi_cores_mode4_xldelay__195                               |     1|
|430   |              \srl_delay.synth_reg_srl_inst         |synth_reg__196                                                    |     1|
|431   |                \partial_one.last_srlc33e           |srlc33e__196                                                      |     1|
|432   |            inverter                                |sysgen_inverter_ea8186f943__110                                   |     1|
|433   |            logical                                 |sysgen_logical_de7d5536d4__28                                     |     1|
|434   |            mux1                                    |sysgen_mux_6ff6a55b7d__83                                         |     1|
|435   |            mux2                                    |sysgen_mux_6ff6a55b7d__84                                         |     1|
|436   |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__55             |     1|
|437   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__55                              |     1|
|438   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__55                             |     1|
|439   |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__56             |     1|
|440   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__56                              |     1|
|441   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__56                             |     1|
|442   |          status                                    |rfdc_multi_cores_mode4_status_x20                                 |    14|
|443   |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__28              |    14|
|444   |              \latency_test.reg                     |synth_reg__parameterized4__36                                     |    14|
|445   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__36                                       |    14|
|446   |          add_del                                   |sysgen_delay_41169f3c2e__28                                       |    10|
|447   |          dat_del                                   |sysgen_delay_d741a4088a__56                                       |    32|
|448   |          we_del                                    |sysgen_delay_7a0a6a8ffc__112                                      |     1|
|449   |      snapshot1_23                                  |rfdc_multi_cores_mode4_snapshot1_23                               |   141|
|450   |        ss                                          |rfdc_multi_cores_mode4_ss_x19                                     |   141|
|451   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x18                                |    70|
|452   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x34                            |     3|
|453   |              delay                                 |rfdc_multi_cores_mode4_xldelay__189                               |     1|
|454   |                \srl_delay.synth_reg_srl_inst       |synth_reg__190                                                    |     1|
|455   |                  \partial_one.last_srlc33e         |srlc33e__190                                                      |     1|
|456   |              inverter                              |sysgen_inverter_ea8186f943__107                                   |     1|
|457   |              edge_op                               |sysgen_logical_2fc05d38ec__27                                     |     1|
|458   |            delay                                   |sysgen_delay_7a0a6a8ffc__105                                      |     1|
|459   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__27                |    12|
|460   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__27                                     |    12|
|461   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__27                                       |    12|
|462   |            delay4                                  |sysgen_delay_7a0a6a8ffc__107                                      |     1|
|463   |            delay6                                  |sysgen_delay_d741a4088a__53                                       |    32|
|464   |            inverter                                |sysgen_inverter_cab46e7fe9__27                                    |     2|
|465   |            inverter1                               |sysgen_inverter_ea8186f943__108                                   |     1|
|466   |            logical1                                |sysgen_logical_bc8ef74e74__54                                     |     2|
|467   |            logical6                                |sysgen_logical_8ec590e6a0__27                                     |     1|
|468   |            register5                               |rfdc_multi_cores_mode4_xlregister__27                             |     1|
|469   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__27                              |     1|
|470   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__27                             |     1|
|471   |            shift                                   |sysgen_shift_aa766c13c0__27                                       |     1|
|472   |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__6                  |    13|
|473   |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x20                             |    14|
|474   |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x20                             |     2|
|475   |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__6  |     2|
|476   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x36                            |     3|
|477   |              delay                                 |rfdc_multi_cores_mode4_xldelay__183                               |     1|
|478   |                \srl_delay.synth_reg_srl_inst       |synth_reg__184                                                    |     1|
|479   |                  \partial_one.last_srlc33e         |srlc33e__184                                                      |     1|
|480   |              inverter                              |sysgen_inverter_ea8186f943__105                                   |     1|
|481   |              edge_op                               |sysgen_logical_95c2a499f8__27                                     |     1|
|482   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__186                               |     1|
|483   |              \srl_delay.synth_reg_srl_inst         |synth_reg__187                                                    |     1|
|484   |                \partial_one.last_srlc33e           |srlc33e__187                                                      |     1|
|485   |            delay2                                  |rfdc_multi_cores_mode4_xldelay__187                               |     1|
|486   |              \srl_delay.synth_reg_srl_inst         |synth_reg__188                                                    |     1|
|487   |                \partial_one.last_srlc33e           |srlc33e__188                                                      |     1|
|488   |            delay3                                  |rfdc_multi_cores_mode4_xldelay__188                               |     1|
|489   |              \srl_delay.synth_reg_srl_inst         |synth_reg__189                                                    |     1|
|490   |                \partial_one.last_srlc33e           |srlc33e__189                                                      |     1|
|491   |            inverter                                |sysgen_inverter_ea8186f943__106                                   |     1|
|492   |            logical                                 |sysgen_logical_de7d5536d4__27                                     |     1|
|493   |            mux1                                    |sysgen_mux_6ff6a55b7d__80                                         |     1|
|494   |            mux2                                    |sysgen_mux_6ff6a55b7d__81                                         |     1|
|495   |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__53             |     1|
|496   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__53                              |     1|
|497   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__53                             |     1|
|498   |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__54             |     1|
|499   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__54                              |     1|
|500   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__54                             |     1|
|501   |          status                                    |rfdc_multi_cores_mode4_status_x17                                 |    14|
|502   |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__27              |    14|
|503   |              \latency_test.reg                     |synth_reg__parameterized4__35                                     |    14|
|504   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__35                                       |    14|
|505   |          add_del                                   |sysgen_delay_41169f3c2e__27                                       |    10|
|506   |          dat_del                                   |sysgen_delay_d741a4088a__54                                       |    32|
|507   |          we_del                                    |sysgen_delay_7a0a6a8ffc__108                                      |     1|
|508   |      snapshot1_45                                  |rfdc_multi_cores_mode4_snapshot1_45                               |   141|
|509   |        ss                                          |rfdc_multi_cores_mode4_ss_x18                                     |   141|
|510   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x19                                |    70|
|511   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x37                            |     3|
|512   |              delay                                 |rfdc_multi_cores_mode4_xldelay__182                               |     1|
|513   |                \srl_delay.synth_reg_srl_inst       |synth_reg__183                                                    |     1|
|514   |                  \partial_one.last_srlc33e         |srlc33e__183                                                      |     1|
|515   |              inverter                              |sysgen_inverter_ea8186f943__103                                   |     1|
|516   |              edge_op                               |sysgen_logical_2fc05d38ec__26                                     |     1|
|517   |            delay                                   |sysgen_delay_7a0a6a8ffc__101                                      |     1|
|518   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__26                |    12|
|519   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__26                                     |    12|
|520   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__26                                       |    12|
|521   |            delay4                                  |sysgen_delay_7a0a6a8ffc__103                                      |     1|
|522   |            delay6                                  |sysgen_delay_d741a4088a__51                                       |    32|
|523   |            inverter                                |sysgen_inverter_cab46e7fe9__26                                    |     2|
|524   |            inverter1                               |sysgen_inverter_ea8186f943__104                                   |     1|
|525   |            logical1                                |sysgen_logical_bc8ef74e74__52                                     |     2|
|526   |            logical6                                |sysgen_logical_8ec590e6a0__26                                     |     1|
|527   |            register5                               |rfdc_multi_cores_mode4_xlregister__26                             |     1|
|528   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__26                              |     1|
|529   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__26                             |     1|
|530   |            shift                                   |sysgen_shift_aa766c13c0__26                                       |     1|
|531   |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__7                  |    13|
|532   |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x18                             |    14|
|533   |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x17                             |     2|
|534   |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__7  |     2|
|535   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x38                            |     3|
|536   |              delay                                 |rfdc_multi_cores_mode4_xldelay__176                               |     1|
|537   |                \srl_delay.synth_reg_srl_inst       |synth_reg__177                                                    |     1|
|538   |                  \partial_one.last_srlc33e         |srlc33e__177                                                      |     1|
|539   |              inverter                              |sysgen_inverter_ea8186f943__101                                   |     1|
|540   |              edge_op                               |sysgen_logical_95c2a499f8__26                                     |     1|
|541   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__179                               |     1|
|542   |              \srl_delay.synth_reg_srl_inst         |synth_reg__180                                                    |     1|
|543   |                \partial_one.last_srlc33e           |srlc33e__180                                                      |     1|
|544   |            delay2                                  |rfdc_multi_cores_mode4_xldelay__180                               |     1|
|545   |              \srl_delay.synth_reg_srl_inst         |synth_reg__181                                                    |     1|
|546   |                \partial_one.last_srlc33e           |srlc33e__181                                                      |     1|
|547   |            delay3                                  |rfdc_multi_cores_mode4_xldelay__181                               |     1|
|548   |              \srl_delay.synth_reg_srl_inst         |synth_reg__182                                                    |     1|
|549   |                \partial_one.last_srlc33e           |srlc33e__182                                                      |     1|
|550   |            inverter                                |sysgen_inverter_ea8186f943__102                                   |     1|
|551   |            logical                                 |sysgen_logical_de7d5536d4__26                                     |     1|
|552   |            mux1                                    |sysgen_mux_6ff6a55b7d__77                                         |     1|
|553   |            mux2                                    |sysgen_mux_6ff6a55b7d__78                                         |     1|
|554   |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__51             |     1|
|555   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__51                              |     1|
|556   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__51                             |     1|
|557   |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__52             |     1|
|558   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__52                              |     1|
|559   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__52                             |     1|
|560   |          status                                    |rfdc_multi_cores_mode4_status_x28                                 |    14|
|561   |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__26              |    14|
|562   |              \latency_test.reg                     |synth_reg__parameterized4__34                                     |    14|
|563   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__34                                       |    14|
|564   |          add_del                                   |sysgen_delay_41169f3c2e__26                                       |    10|
|565   |          dat_del                                   |sysgen_delay_d741a4088a__52                                       |    32|
|566   |          we_del                                    |sysgen_delay_7a0a6a8ffc__104                                      |     1|
|567   |      snapshot1_67                                  |rfdc_multi_cores_mode4_snapshot1_67                               |   141|
|568   |        ss                                          |rfdc_multi_cores_mode4_ss_x27                                     |   141|
|569   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x28                                |    70|
|570   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x58                            |     3|
|571   |              delay                                 |rfdc_multi_cores_mode4_xldelay__175                               |     1|
|572   |                \srl_delay.synth_reg_srl_inst       |synth_reg__176                                                    |     1|
|573   |                  \partial_one.last_srlc33e         |srlc33e__176                                                      |     1|
|574   |              inverter                              |sysgen_inverter_ea8186f943__99                                    |     1|
|575   |              edge_op                               |sysgen_logical_2fc05d38ec__25                                     |     1|
|576   |            delay                                   |sysgen_delay_7a0a6a8ffc__97                                       |     1|
|577   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__25                |    12|
|578   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__25                                     |    12|
|579   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__25                                       |    12|
|580   |            delay4                                  |sysgen_delay_7a0a6a8ffc__99                                       |     1|
|581   |            delay6                                  |sysgen_delay_d741a4088a__49                                       |    32|
|582   |            inverter                                |sysgen_inverter_cab46e7fe9__25                                    |     2|
|583   |            inverter1                               |sysgen_inverter_ea8186f943__100                                   |     1|
|584   |            logical1                                |sysgen_logical_bc8ef74e74__50                                     |     2|
|585   |            logical6                                |sysgen_logical_8ec590e6a0__25                                     |     1|
|586   |            register5                               |rfdc_multi_cores_mode4_xlregister__25                             |     1|
|587   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__25                              |     1|
|588   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__25                             |     1|
|589   |            shift                                   |sysgen_shift_aa766c13c0__25                                       |     1|
|590   |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__8                  |    13|
|591   |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x28                             |    14|
|592   |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x28                             |     2|
|593   |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__8  |     2|
|594   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x59                            |     3|
|595   |              delay                                 |rfdc_multi_cores_mode4_xldelay__169                               |     1|
|596   |                \srl_delay.synth_reg_srl_inst       |synth_reg__170                                                    |     1|
|597   |                  \partial_one.last_srlc33e         |srlc33e__170                                                      |     1|
|598   |              inverter                              |sysgen_inverter_ea8186f943__97                                    |     1|
|599   |              edge_op                               |sysgen_logical_95c2a499f8__25                                     |     1|
|600   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__172                               |     1|
|601   |              \srl_delay.synth_reg_srl_inst         |synth_reg__173                                                    |     1|
|602   |                \partial_one.last_srlc33e           |srlc33e__173                                                      |     1|
|603   |            delay2                                  |rfdc_multi_cores_mode4_xldelay__173                               |     1|
|604   |              \srl_delay.synth_reg_srl_inst         |synth_reg__174                                                    |     1|
|605   |                \partial_one.last_srlc33e           |srlc33e__174                                                      |     1|
|606   |            delay3                                  |rfdc_multi_cores_mode4_xldelay__174                               |     1|
|607   |              \srl_delay.synth_reg_srl_inst         |synth_reg__175                                                    |     1|
|608   |                \partial_one.last_srlc33e           |srlc33e__175                                                      |     1|
|609   |            inverter                                |sysgen_inverter_ea8186f943__98                                    |     1|
|610   |            logical                                 |sysgen_logical_de7d5536d4__25                                     |     1|
|611   |            mux1                                    |sysgen_mux_6ff6a55b7d__74                                         |     1|
|612   |            mux2                                    |sysgen_mux_6ff6a55b7d__75                                         |     1|
|613   |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__49             |     1|
|614   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__49                              |     1|
|615   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__49                             |     1|
|616   |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__50             |     1|
|617   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__50                              |     1|
|618   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__50                             |     1|
|619   |          status                                    |rfdc_multi_cores_mode4_status_x26                                 |    14|
|620   |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__25              |    14|
|621   |              \latency_test.reg                     |synth_reg__parameterized4__33                                     |    14|
|622   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__33                                       |    14|
|623   |          add_del                                   |sysgen_delay_41169f3c2e__25                                       |    10|
|624   |          dat_del                                   |sysgen_delay_d741a4088a__50                                       |    32|
|625   |          we_del                                    |sysgen_delay_7a0a6a8ffc__100                                      |     1|
|626   |      snapshot2_01                                  |rfdc_multi_cores_mode4_snapshot2_01                               |   141|
|627   |        ss                                          |rfdc_multi_cores_mode4_ss_x17                                     |   141|
|628   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x17                                |    70|
|629   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x33                            |     3|
|630   |              delay                                 |rfdc_multi_cores_mode4_xldelay__168                               |     1|
|631   |                \srl_delay.synth_reg_srl_inst       |synth_reg__169                                                    |     1|
|632   |                  \partial_one.last_srlc33e         |srlc33e__169                                                      |     1|
|633   |              inverter                              |sysgen_inverter_ea8186f943__95                                    |     1|
|634   |              edge_op                               |sysgen_logical_2fc05d38ec__24                                     |     1|
|635   |            delay                                   |sysgen_delay_7a0a6a8ffc__93                                       |     1|
|636   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__24                |    12|
|637   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__24                                     |    12|
|638   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__24                                       |    12|
|639   |            delay4                                  |sysgen_delay_7a0a6a8ffc__95                                       |     1|
|640   |            delay6                                  |sysgen_delay_d741a4088a__47                                       |    32|
|641   |            inverter                                |sysgen_inverter_cab46e7fe9__24                                    |     2|
|642   |            inverter1                               |sysgen_inverter_ea8186f943__96                                    |     1|
|643   |            logical1                                |sysgen_logical_bc8ef74e74__48                                     |     2|
|644   |            logical6                                |sysgen_logical_8ec590e6a0__24                                     |     1|
|645   |            register5                               |rfdc_multi_cores_mode4_xlregister__24                             |     1|
|646   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__24                              |     1|
|647   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__24                             |     1|
|648   |            shift                                   |sysgen_shift_aa766c13c0__24                                       |     1|
|649   |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__9                  |    13|
|650   |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x17                             |    14|
|651   |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x18                             |     2|
|652   |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__9  |     2|
|653   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x40                            |     3|
|654   |              delay                                 |rfdc_multi_cores_mode4_xldelay__162                               |     1|
|655   |                \srl_delay.synth_reg_srl_inst       |synth_reg__163                                                    |     1|
|656   |                  \partial_one.last_srlc33e         |srlc33e__163                                                      |     1|
|657   |              inverter                              |sysgen_inverter_ea8186f943__93                                    |     1|
|658   |              edge_op                               |sysgen_logical_95c2a499f8__24                                     |     1|
|659   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__165                               |     1|
|660   |              \srl_delay.synth_reg_srl_inst         |synth_reg__166                                                    |     1|
|661   |                \partial_one.last_srlc33e           |srlc33e__166                                                      |     1|
|662   |            delay2                                  |rfdc_multi_cores_mode4_xldelay__166                               |     1|
|663   |              \srl_delay.synth_reg_srl_inst         |synth_reg__167                                                    |     1|
|664   |                \partial_one.last_srlc33e           |srlc33e__167                                                      |     1|
|665   |            delay3                                  |rfdc_multi_cores_mode4_xldelay__167                               |     1|
|666   |              \srl_delay.synth_reg_srl_inst         |synth_reg__168                                                    |     1|
|667   |                \partial_one.last_srlc33e           |srlc33e__168                                                      |     1|
|668   |            inverter                                |sysgen_inverter_ea8186f943__94                                    |     1|
|669   |            logical                                 |sysgen_logical_de7d5536d4__24                                     |     1|
|670   |            mux1                                    |sysgen_mux_6ff6a55b7d__71                                         |     1|
|671   |            mux2                                    |sysgen_mux_6ff6a55b7d__72                                         |     1|
|672   |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__47             |     1|
|673   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__47                              |     1|
|674   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__47                             |     1|
|675   |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__48             |     1|
|676   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__48                              |     1|
|677   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__48                             |     1|
|678   |          status                                    |rfdc_multi_cores_mode4_status_x27                                 |    14|
|679   |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__24              |    14|
|680   |              \latency_test.reg                     |synth_reg__parameterized4__32                                     |    14|
|681   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__32                                       |    14|
|682   |          add_del                                   |sysgen_delay_41169f3c2e__24                                       |    10|
|683   |          dat_del                                   |sysgen_delay_d741a4088a__48                                       |    32|
|684   |          we_del                                    |sysgen_delay_7a0a6a8ffc__96                                       |     1|
|685   |      snapshot2_23                                  |rfdc_multi_cores_mode4_snapshot2_23                               |   141|
|686   |        ss                                          |rfdc_multi_cores_mode4_ss_x29                                     |   141|
|687   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x30                                |    70|
|688   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x62                            |     3|
|689   |              delay                                 |rfdc_multi_cores_mode4_xldelay__161                               |     1|
|690   |                \srl_delay.synth_reg_srl_inst       |synth_reg__162                                                    |     1|
|691   |                  \partial_one.last_srlc33e         |srlc33e__162                                                      |     1|
|692   |              inverter                              |sysgen_inverter_ea8186f943__91                                    |     1|
|693   |              edge_op                               |sysgen_logical_2fc05d38ec__23                                     |     1|
|694   |            delay                                   |sysgen_delay_7a0a6a8ffc__89                                       |     1|
|695   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__23                |    12|
|696   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__23                                     |    12|
|697   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__23                                       |    12|
|698   |            delay4                                  |sysgen_delay_7a0a6a8ffc__91                                       |     1|
|699   |            delay6                                  |sysgen_delay_d741a4088a__45                                       |    32|
|700   |            inverter                                |sysgen_inverter_cab46e7fe9__23                                    |     2|
|701   |            inverter1                               |sysgen_inverter_ea8186f943__92                                    |     1|
|702   |            logical1                                |sysgen_logical_bc8ef74e74__46                                     |     2|
|703   |            logical6                                |sysgen_logical_8ec590e6a0__23                                     |     1|
|704   |            register5                               |rfdc_multi_cores_mode4_xlregister__23                             |     1|
|705   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__23                              |     1|
|706   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__23                             |     1|
|707   |            shift                                   |sysgen_shift_aa766c13c0__23                                       |     1|
|708   |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__10                 |    13|
|709   |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x30                             |    14|
|710   |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x30                             |     2|
|711   |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__10 |     2|
|712   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x63                            |     3|
|713   |              delay                                 |rfdc_multi_cores_mode4_xldelay__155                               |     1|
|714   |                \srl_delay.synth_reg_srl_inst       |synth_reg__156                                                    |     1|
|715   |                  \partial_one.last_srlc33e         |srlc33e__156                                                      |     1|
|716   |              inverter                              |sysgen_inverter_ea8186f943__89                                    |     1|
|717   |              edge_op                               |sysgen_logical_95c2a499f8__23                                     |     1|
|718   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__158                               |     1|
|719   |              \srl_delay.synth_reg_srl_inst         |synth_reg__159                                                    |     1|
|720   |                \partial_one.last_srlc33e           |srlc33e__159                                                      |     1|
|721   |            delay2                                  |rfdc_multi_cores_mode4_xldelay__159                               |     1|
|722   |              \srl_delay.synth_reg_srl_inst         |synth_reg__160                                                    |     1|
|723   |                \partial_one.last_srlc33e           |srlc33e__160                                                      |     1|
|724   |            delay3                                  |rfdc_multi_cores_mode4_xldelay__160                               |     1|
|725   |              \srl_delay.synth_reg_srl_inst         |synth_reg__161                                                    |     1|
|726   |                \partial_one.last_srlc33e           |srlc33e__161                                                      |     1|
|727   |            inverter                                |sysgen_inverter_ea8186f943__90                                    |     1|
|728   |            logical                                 |sysgen_logical_de7d5536d4__23                                     |     1|
|729   |            mux1                                    |sysgen_mux_6ff6a55b7d__68                                         |     1|
|730   |            mux2                                    |sysgen_mux_6ff6a55b7d__69                                         |     1|
|731   |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__45             |     1|
|732   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__45                              |     1|
|733   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__45                             |     1|
|734   |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__46             |     1|
|735   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__46                              |     1|
|736   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__46                             |     1|
|737   |          status                                    |rfdc_multi_cores_mode4_status_x30                                 |    14|
|738   |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__23              |    14|
|739   |              \latency_test.reg                     |synth_reg__parameterized4__31                                     |    14|
|740   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__31                                       |    14|
|741   |          add_del                                   |sysgen_delay_41169f3c2e__23                                       |    10|
|742   |          dat_del                                   |sysgen_delay_d741a4088a__46                                       |    32|
|743   |          we_del                                    |sysgen_delay_7a0a6a8ffc__92                                       |     1|
|744   |      snapshot2_45                                  |rfdc_multi_cores_mode4_snapshot2_45                               |   141|
|745   |        ss                                          |rfdc_multi_cores_mode4_ss_x28                                     |   141|
|746   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x29                                |    70|
|747   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x60                            |     3|
|748   |              delay                                 |rfdc_multi_cores_mode4_xldelay__154                               |     1|
|749   |                \srl_delay.synth_reg_srl_inst       |synth_reg__155                                                    |     1|
|750   |                  \partial_one.last_srlc33e         |srlc33e__155                                                      |     1|
|751   |              inverter                              |sysgen_inverter_ea8186f943__87                                    |     1|
|752   |              edge_op                               |sysgen_logical_2fc05d38ec__22                                     |     1|
|753   |            delay                                   |sysgen_delay_7a0a6a8ffc__85                                       |     1|
|754   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__22                |    12|
|755   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__22                                     |    12|
|756   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__22                                       |    12|
|757   |            delay4                                  |sysgen_delay_7a0a6a8ffc__87                                       |     1|
|758   |            delay6                                  |sysgen_delay_d741a4088a__43                                       |    32|
|759   |            inverter                                |sysgen_inverter_cab46e7fe9__22                                    |     2|
|760   |            inverter1                               |sysgen_inverter_ea8186f943__88                                    |     1|
|761   |            logical1                                |sysgen_logical_bc8ef74e74__44                                     |     2|
|762   |            logical6                                |sysgen_logical_8ec590e6a0__22                                     |     1|
|763   |            register5                               |rfdc_multi_cores_mode4_xlregister__22                             |     1|
|764   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__22                              |     1|
|765   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__22                             |     1|
|766   |            shift                                   |sysgen_shift_aa766c13c0__22                                       |     1|
|767   |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__11                 |    13|
|768   |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x29                             |    14|
|769   |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x29                             |     2|
|770   |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__11 |     2|
|771   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x61                            |     3|
|772   |              delay                                 |rfdc_multi_cores_mode4_xldelay__148                               |     1|
|773   |                \srl_delay.synth_reg_srl_inst       |synth_reg__149                                                    |     1|
|774   |                  \partial_one.last_srlc33e         |srlc33e__149                                                      |     1|
|775   |              inverter                              |sysgen_inverter_ea8186f943__85                                    |     1|
|776   |              edge_op                               |sysgen_logical_95c2a499f8__22                                     |     1|
|777   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__151                               |     1|
|778   |              \srl_delay.synth_reg_srl_inst         |synth_reg__152                                                    |     1|
|779   |                \partial_one.last_srlc33e           |srlc33e__152                                                      |     1|
|780   |            delay2                                  |rfdc_multi_cores_mode4_xldelay__152                               |     1|
|781   |              \srl_delay.synth_reg_srl_inst         |synth_reg__153                                                    |     1|
|782   |                \partial_one.last_srlc33e           |srlc33e__153                                                      |     1|
|783   |            delay3                                  |rfdc_multi_cores_mode4_xldelay__153                               |     1|
|784   |              \srl_delay.synth_reg_srl_inst         |synth_reg__154                                                    |     1|
|785   |                \partial_one.last_srlc33e           |srlc33e__154                                                      |     1|
|786   |            inverter                                |sysgen_inverter_ea8186f943__86                                    |     1|
|787   |            logical                                 |sysgen_logical_de7d5536d4__22                                     |     1|
|788   |            mux1                                    |sysgen_mux_6ff6a55b7d__65                                         |     1|
|789   |            mux2                                    |sysgen_mux_6ff6a55b7d__66                                         |     1|
|790   |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__43             |     1|
|791   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__43                              |     1|
|792   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__43                             |     1|
|793   |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__44             |     1|
|794   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__44                              |     1|
|795   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__44                             |     1|
|796   |          status                                    |rfdc_multi_cores_mode4_status_x29                                 |    14|
|797   |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__22              |    14|
|798   |              \latency_test.reg                     |synth_reg__parameterized4__30                                     |    14|
|799   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__30                                       |    14|
|800   |          add_del                                   |sysgen_delay_41169f3c2e__22                                       |    10|
|801   |          dat_del                                   |sysgen_delay_d741a4088a__44                                       |    32|
|802   |          we_del                                    |sysgen_delay_7a0a6a8ffc__88                                       |     1|
|803   |      snapshot2_67                                  |rfdc_multi_cores_mode4_snapshot2_67                               |   141|
|804   |        ss                                          |rfdc_multi_cores_mode4_ss_x30                                     |   141|
|805   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x25                                |    70|
|806   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x52                            |     3|
|807   |              delay                                 |rfdc_multi_cores_mode4_xldelay__147                               |     1|
|808   |                \srl_delay.synth_reg_srl_inst       |synth_reg__148                                                    |     1|
|809   |                  \partial_one.last_srlc33e         |srlc33e__148                                                      |     1|
|810   |              inverter                              |sysgen_inverter_ea8186f943__83                                    |     1|
|811   |              edge_op                               |sysgen_logical_2fc05d38ec__21                                     |     1|
|812   |            delay                                   |sysgen_delay_7a0a6a8ffc__81                                       |     1|
|813   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__21                |    12|
|814   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__21                                     |    12|
|815   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__21                                       |    12|
|816   |            delay4                                  |sysgen_delay_7a0a6a8ffc__83                                       |     1|
|817   |            delay6                                  |sysgen_delay_d741a4088a__41                                       |    32|
|818   |            inverter                                |sysgen_inverter_cab46e7fe9__21                                    |     2|
|819   |            inverter1                               |sysgen_inverter_ea8186f943__84                                    |     1|
|820   |            logical1                                |sysgen_logical_bc8ef74e74__42                                     |     2|
|821   |            logical6                                |sysgen_logical_8ec590e6a0__21                                     |     1|
|822   |            register5                               |rfdc_multi_cores_mode4_xlregister__21                             |     1|
|823   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__21                              |     1|
|824   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__21                             |     1|
|825   |            shift                                   |sysgen_shift_aa766c13c0__21                                       |     1|
|826   |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__12                 |    13|
|827   |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x25                             |    14|
|828   |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x25                             |     2|
|829   |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__12 |     2|
|830   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x53                            |     3|
|831   |              delay                                 |rfdc_multi_cores_mode4_xldelay__141                               |     1|
|832   |                \srl_delay.synth_reg_srl_inst       |synth_reg__142                                                    |     1|
|833   |                  \partial_one.last_srlc33e         |srlc33e__142                                                      |     1|
|834   |              inverter                              |sysgen_inverter_ea8186f943__81                                    |     1|
|835   |              edge_op                               |sysgen_logical_95c2a499f8__21                                     |     1|
|836   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__144                               |     1|
|837   |              \srl_delay.synth_reg_srl_inst         |synth_reg__145                                                    |     1|
|838   |                \partial_one.last_srlc33e           |srlc33e__145                                                      |     1|
|839   |            delay2                                  |rfdc_multi_cores_mode4_xldelay__145                               |     1|
|840   |              \srl_delay.synth_reg_srl_inst         |synth_reg__146                                                    |     1|
|841   |                \partial_one.last_srlc33e           |srlc33e__146                                                      |     1|
|842   |            delay3                                  |rfdc_multi_cores_mode4_xldelay__146                               |     1|
|843   |              \srl_delay.synth_reg_srl_inst         |synth_reg__147                                                    |     1|
|844   |                \partial_one.last_srlc33e           |srlc33e__147                                                      |     1|
|845   |            inverter                                |sysgen_inverter_ea8186f943__82                                    |     1|
|846   |            logical                                 |sysgen_logical_de7d5536d4__21                                     |     1|
|847   |            mux1                                    |sysgen_mux_6ff6a55b7d__62                                         |     1|
|848   |            mux2                                    |sysgen_mux_6ff6a55b7d__63                                         |     1|
|849   |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__41             |     1|
|850   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__41                              |     1|
|851   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__41                             |     1|
|852   |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__42             |     1|
|853   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__42                              |     1|
|854   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__42                             |     1|
|855   |          status                                    |rfdc_multi_cores_mode4_status_x23                                 |    14|
|856   |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__21              |    14|
|857   |              \latency_test.reg                     |synth_reg__parameterized4__29                                     |    14|
|858   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__29                                       |    14|
|859   |          add_del                                   |sysgen_delay_41169f3c2e__21                                       |    10|
|860   |          dat_del                                   |sysgen_delay_d741a4088a__42                                       |    32|
|861   |          we_del                                    |sysgen_delay_7a0a6a8ffc__84                                       |     1|
|862   |      snapshot2_6_67                                |rfdc_multi_cores_mode4_snapshot2_6_67                             |   141|
|863   |        ss                                          |rfdc_multi_cores_mode4_ss_x13                                     |   141|
|864   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x13                                |    70|
|865   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x27                            |     3|
|866   |              delay                                 |rfdc_multi_cores_mode4_xldelay__140                               |     1|
|867   |                \srl_delay.synth_reg_srl_inst       |synth_reg__141                                                    |     1|
|868   |                  \partial_one.last_srlc33e         |srlc33e__141                                                      |     1|
|869   |              inverter                              |sysgen_inverter_ea8186f943__79                                    |     1|
|870   |              edge_op                               |sysgen_logical_2fc05d38ec__20                                     |     1|
|871   |            delay                                   |sysgen_delay_7a0a6a8ffc__77                                       |     1|
|872   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__20                |    12|
|873   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__20                                     |    12|
|874   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__20                                       |    12|
|875   |            delay4                                  |sysgen_delay_7a0a6a8ffc__79                                       |     1|
|876   |            delay6                                  |sysgen_delay_d741a4088a__39                                       |    32|
|877   |            inverter                                |sysgen_inverter_cab46e7fe9__20                                    |     2|
|878   |            inverter1                               |sysgen_inverter_ea8186f943__80                                    |     1|
|879   |            logical1                                |sysgen_logical_bc8ef74e74__40                                     |     2|
|880   |            logical6                                |sysgen_logical_8ec590e6a0__20                                     |     1|
|881   |            register5                               |rfdc_multi_cores_mode4_xlregister__20                             |     1|
|882   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__20                              |     1|
|883   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__20                             |     1|
|884   |            shift                                   |sysgen_shift_aa766c13c0__20                                       |     1|
|885   |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__13                 |    13|
|886   |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x13                             |    14|
|887   |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x13                             |     2|
|888   |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__13 |     2|
|889   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x28                            |     3|
|890   |              delay                                 |rfdc_multi_cores_mode4_xldelay__134                               |     1|
|891   |                \srl_delay.synth_reg_srl_inst       |synth_reg__135                                                    |     1|
|892   |                  \partial_one.last_srlc33e         |srlc33e__135                                                      |     1|
|893   |              inverter                              |sysgen_inverter_ea8186f943__77                                    |     1|
|894   |              edge_op                               |sysgen_logical_95c2a499f8__20                                     |     1|
|895   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__137                               |     1|
|896   |              \srl_delay.synth_reg_srl_inst         |synth_reg__138                                                    |     1|
|897   |                \partial_one.last_srlc33e           |srlc33e__138                                                      |     1|
|898   |            delay2                                  |rfdc_multi_cores_mode4_xldelay__138                               |     1|
|899   |              \srl_delay.synth_reg_srl_inst         |synth_reg__139                                                    |     1|
|900   |                \partial_one.last_srlc33e           |srlc33e__139                                                      |     1|
|901   |            delay3                                  |rfdc_multi_cores_mode4_xldelay__139                               |     1|
|902   |              \srl_delay.synth_reg_srl_inst         |synth_reg__140                                                    |     1|
|903   |                \partial_one.last_srlc33e           |srlc33e__140                                                      |     1|
|904   |            inverter                                |sysgen_inverter_ea8186f943__78                                    |     1|
|905   |            logical                                 |sysgen_logical_de7d5536d4__20                                     |     1|
|906   |            mux1                                    |sysgen_mux_6ff6a55b7d__59                                         |     1|
|907   |            mux2                                    |sysgen_mux_6ff6a55b7d__60                                         |     1|
|908   |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__39             |     1|
|909   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__39                              |     1|
|910   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__39                             |     1|
|911   |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__40             |     1|
|912   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__40                              |     1|
|913   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__40                             |     1|
|914   |          status                                    |rfdc_multi_cores_mode4_status_x13                                 |    14|
|915   |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__20              |    14|
|916   |              \latency_test.reg                     |synth_reg__parameterized4__28                                     |    14|
|917   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__28                                       |    14|
|918   |          add_del                                   |sysgen_delay_41169f3c2e__20                                       |    10|
|919   |          dat_del                                   |sysgen_delay_d741a4088a__40                                       |    32|
|920   |          we_del                                    |sysgen_delay_7a0a6a8ffc__80                                       |     1|
|921   |      snapshot3_01                                  |rfdc_multi_cores_mode4_snapshot3_01                               |   141|
|922   |        ss                                          |rfdc_multi_cores_mode4_ss_x15                                     |   141|
|923   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x16                                |    70|
|924   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x32                            |     3|
|925   |              delay                                 |rfdc_multi_cores_mode4_xldelay__133                               |     1|
|926   |                \srl_delay.synth_reg_srl_inst       |synth_reg__134                                                    |     1|
|927   |                  \partial_one.last_srlc33e         |srlc33e__134                                                      |     1|
|928   |              inverter                              |sysgen_inverter_ea8186f943__75                                    |     1|
|929   |              edge_op                               |sysgen_logical_2fc05d38ec__19                                     |     1|
|930   |            delay                                   |sysgen_delay_7a0a6a8ffc__73                                       |     1|
|931   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__19                |    12|
|932   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__19                                     |    12|
|933   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__19                                       |    12|
|934   |            delay4                                  |sysgen_delay_7a0a6a8ffc__75                                       |     1|
|935   |            delay6                                  |sysgen_delay_d741a4088a__37                                       |    32|
|936   |            inverter                                |sysgen_inverter_cab46e7fe9__19                                    |     2|
|937   |            inverter1                               |sysgen_inverter_ea8186f943__76                                    |     1|
|938   |            logical1                                |sysgen_logical_bc8ef74e74__38                                     |     2|
|939   |            logical6                                |sysgen_logical_8ec590e6a0__19                                     |     1|
|940   |            register5                               |rfdc_multi_cores_mode4_xlregister__19                             |     1|
|941   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__19                              |     1|
|942   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__19                             |     1|
|943   |            shift                                   |sysgen_shift_aa766c13c0__19                                       |     1|
|944   |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__14                 |    13|
|945   |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x15                             |    14|
|946   |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x15                             |     2|
|947   |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__14 |     2|
|948   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x31                            |     3|
|949   |              delay                                 |rfdc_multi_cores_mode4_xldelay__127                               |     1|
|950   |                \srl_delay.synth_reg_srl_inst       |synth_reg__128                                                    |     1|
|951   |                  \partial_one.last_srlc33e         |srlc33e__128                                                      |     1|
|952   |              inverter                              |sysgen_inverter_ea8186f943__73                                    |     1|
|953   |              edge_op                               |sysgen_logical_95c2a499f8__19                                     |     1|
|954   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__130                               |     1|
|955   |              \srl_delay.synth_reg_srl_inst         |synth_reg__131                                                    |     1|
|956   |                \partial_one.last_srlc33e           |srlc33e__131                                                      |     1|
|957   |            delay2                                  |rfdc_multi_cores_mode4_xldelay__131                               |     1|
|958   |              \srl_delay.synth_reg_srl_inst         |synth_reg__132                                                    |     1|
|959   |                \partial_one.last_srlc33e           |srlc33e__132                                                      |     1|
|960   |            delay3                                  |rfdc_multi_cores_mode4_xldelay__132                               |     1|
|961   |              \srl_delay.synth_reg_srl_inst         |synth_reg__133                                                    |     1|
|962   |                \partial_one.last_srlc33e           |srlc33e__133                                                      |     1|
|963   |            inverter                                |sysgen_inverter_ea8186f943__74                                    |     1|
|964   |            logical                                 |sysgen_logical_de7d5536d4__19                                     |     1|
|965   |            mux1                                    |sysgen_mux_6ff6a55b7d__56                                         |     1|
|966   |            mux2                                    |sysgen_mux_6ff6a55b7d__57                                         |     1|
|967   |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__37             |     1|
|968   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__37                              |     1|
|969   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__37                             |     1|
|970   |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__38             |     1|
|971   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__38                              |     1|
|972   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__38                             |     1|
|973   |          status                                    |rfdc_multi_cores_mode4_status_x22                                 |    14|
|974   |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__19              |    14|
|975   |              \latency_test.reg                     |synth_reg__parameterized4__27                                     |    14|
|976   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__27                                       |    14|
|977   |          add_del                                   |sysgen_delay_41169f3c2e__19                                       |    10|
|978   |          dat_del                                   |sysgen_delay_d741a4088a__38                                       |    32|
|979   |          we_del                                    |sysgen_delay_7a0a6a8ffc__76                                       |     1|
|980   |      snapshot3_23                                  |rfdc_multi_cores_mode4_snapshot3_23                               |   141|
|981   |        ss                                          |rfdc_multi_cores_mode4_ss_x24                                     |   141|
|982   |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x24                                |    70|
|983   |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x50                            |     3|
|984   |              delay                                 |rfdc_multi_cores_mode4_xldelay__126                               |     1|
|985   |                \srl_delay.synth_reg_srl_inst       |synth_reg__127                                                    |     1|
|986   |                  \partial_one.last_srlc33e         |srlc33e__127                                                      |     1|
|987   |              inverter                              |sysgen_inverter_ea8186f943__71                                    |     1|
|988   |              edge_op                               |sysgen_logical_2fc05d38ec__18                                     |     1|
|989   |            delay                                   |sysgen_delay_7a0a6a8ffc__69                                       |     1|
|990   |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__18                |    12|
|991   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__18                                     |    12|
|992   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__18                                       |    12|
|993   |            delay4                                  |sysgen_delay_7a0a6a8ffc__71                                       |     1|
|994   |            delay6                                  |sysgen_delay_d741a4088a__35                                       |    32|
|995   |            inverter                                |sysgen_inverter_cab46e7fe9__18                                    |     2|
|996   |            inverter1                               |sysgen_inverter_ea8186f943__72                                    |     1|
|997   |            logical1                                |sysgen_logical_bc8ef74e74__36                                     |     2|
|998   |            logical6                                |sysgen_logical_8ec590e6a0__18                                     |     1|
|999   |            register5                               |rfdc_multi_cores_mode4_xlregister__18                             |     1|
|1000  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__18                              |     1|
|1001  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__18                             |     1|
|1002  |            shift                                   |sysgen_shift_aa766c13c0__18                                       |     1|
|1003  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__15                 |    13|
|1004  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x24                             |    14|
|1005  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x24                             |     2|
|1006  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__15 |     2|
|1007  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x51                            |     3|
|1008  |              delay                                 |rfdc_multi_cores_mode4_xldelay__120                               |     1|
|1009  |                \srl_delay.synth_reg_srl_inst       |synth_reg__121                                                    |     1|
|1010  |                  \partial_one.last_srlc33e         |srlc33e__121                                                      |     1|
|1011  |              inverter                              |sysgen_inverter_ea8186f943__69                                    |     1|
|1012  |              edge_op                               |sysgen_logical_95c2a499f8__18                                     |     1|
|1013  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__123                               |     1|
|1014  |              \srl_delay.synth_reg_srl_inst         |synth_reg__124                                                    |     1|
|1015  |                \partial_one.last_srlc33e           |srlc33e__124                                                      |     1|
|1016  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__124                               |     1|
|1017  |              \srl_delay.synth_reg_srl_inst         |synth_reg__125                                                    |     1|
|1018  |                \partial_one.last_srlc33e           |srlc33e__125                                                      |     1|
|1019  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__125                               |     1|
|1020  |              \srl_delay.synth_reg_srl_inst         |synth_reg__126                                                    |     1|
|1021  |                \partial_one.last_srlc33e           |srlc33e__126                                                      |     1|
|1022  |            inverter                                |sysgen_inverter_ea8186f943__70                                    |     1|
|1023  |            logical                                 |sysgen_logical_de7d5536d4__18                                     |     1|
|1024  |            mux1                                    |sysgen_mux_6ff6a55b7d__53                                         |     1|
|1025  |            mux2                                    |sysgen_mux_6ff6a55b7d__54                                         |     1|
|1026  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__35             |     1|
|1027  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__35                              |     1|
|1028  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__35                             |     1|
|1029  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__36             |     1|
|1030  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__36                              |     1|
|1031  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__36                             |     1|
|1032  |          status                                    |rfdc_multi_cores_mode4_status_x25                                 |    14|
|1033  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__18              |    14|
|1034  |              \latency_test.reg                     |synth_reg__parameterized4__26                                     |    14|
|1035  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__26                                       |    14|
|1036  |          add_del                                   |sysgen_delay_41169f3c2e__18                                       |    10|
|1037  |          dat_del                                   |sysgen_delay_d741a4088a__36                                       |    32|
|1038  |          we_del                                    |sysgen_delay_7a0a6a8ffc__72                                       |     1|
|1039  |      snapshot3_45                                  |rfdc_multi_cores_mode4_snapshot3_45                               |   141|
|1040  |        ss                                          |rfdc_multi_cores_mode4_ss_x26                                     |   141|
|1041  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x27                                |    70|
|1042  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x56                            |     3|
|1043  |              delay                                 |rfdc_multi_cores_mode4_xldelay__119                               |     1|
|1044  |                \srl_delay.synth_reg_srl_inst       |synth_reg__120                                                    |     1|
|1045  |                  \partial_one.last_srlc33e         |srlc33e__120                                                      |     1|
|1046  |              inverter                              |sysgen_inverter_ea8186f943__67                                    |     1|
|1047  |              edge_op                               |sysgen_logical_2fc05d38ec__17                                     |     1|
|1048  |            delay                                   |sysgen_delay_7a0a6a8ffc__65                                       |     1|
|1049  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__17                |    12|
|1050  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__17                                     |    12|
|1051  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__17                                       |    12|
|1052  |            delay4                                  |sysgen_delay_7a0a6a8ffc__67                                       |     1|
|1053  |            delay6                                  |sysgen_delay_d741a4088a__33                                       |    32|
|1054  |            inverter                                |sysgen_inverter_cab46e7fe9__17                                    |     2|
|1055  |            inverter1                               |sysgen_inverter_ea8186f943__68                                    |     1|
|1056  |            logical1                                |sysgen_logical_bc8ef74e74__34                                     |     2|
|1057  |            logical6                                |sysgen_logical_8ec590e6a0__17                                     |     1|
|1058  |            register5                               |rfdc_multi_cores_mode4_xlregister__17                             |     1|
|1059  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__17                              |     1|
|1060  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__17                             |     1|
|1061  |            shift                                   |sysgen_shift_aa766c13c0__17                                       |     1|
|1062  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__16                 |    13|
|1063  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x27                             |    14|
|1064  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x27                             |     2|
|1065  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__16 |     2|
|1066  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x57                            |     3|
|1067  |              delay                                 |rfdc_multi_cores_mode4_xldelay__113                               |     1|
|1068  |                \srl_delay.synth_reg_srl_inst       |synth_reg__114                                                    |     1|
|1069  |                  \partial_one.last_srlc33e         |srlc33e__114                                                      |     1|
|1070  |              inverter                              |sysgen_inverter_ea8186f943__65                                    |     1|
|1071  |              edge_op                               |sysgen_logical_95c2a499f8__17                                     |     1|
|1072  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__116                               |     1|
|1073  |              \srl_delay.synth_reg_srl_inst         |synth_reg__117                                                    |     1|
|1074  |                \partial_one.last_srlc33e           |srlc33e__117                                                      |     1|
|1075  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__117                               |     1|
|1076  |              \srl_delay.synth_reg_srl_inst         |synth_reg__118                                                    |     1|
|1077  |                \partial_one.last_srlc33e           |srlc33e__118                                                      |     1|
|1078  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__118                               |     1|
|1079  |              \srl_delay.synth_reg_srl_inst         |synth_reg__119                                                    |     1|
|1080  |                \partial_one.last_srlc33e           |srlc33e__119                                                      |     1|
|1081  |            inverter                                |sysgen_inverter_ea8186f943__66                                    |     1|
|1082  |            logical                                 |sysgen_logical_de7d5536d4__17                                     |     1|
|1083  |            mux1                                    |sysgen_mux_6ff6a55b7d__50                                         |     1|
|1084  |            mux2                                    |sysgen_mux_6ff6a55b7d__51                                         |     1|
|1085  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__33             |     1|
|1086  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__33                              |     1|
|1087  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__33                             |     1|
|1088  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__34             |     1|
|1089  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__34                              |     1|
|1090  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__34                             |     1|
|1091  |          status                                    |rfdc_multi_cores_mode4_status_x24                                 |    14|
|1092  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__17              |    14|
|1093  |              \latency_test.reg                     |synth_reg__parameterized4__25                                     |    14|
|1094  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__25                                       |    14|
|1095  |          add_del                                   |sysgen_delay_41169f3c2e__17                                       |    10|
|1096  |          dat_del                                   |sysgen_delay_d741a4088a__34                                       |    32|
|1097  |          we_del                                    |sysgen_delay_7a0a6a8ffc__68                                       |     1|
|1098  |      snapshot3_67                                  |rfdc_multi_cores_mode4_snapshot3_67                               |   141|
|1099  |        ss                                          |rfdc_multi_cores_mode4_ss_x25                                     |   141|
|1100  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x26                                |    70|
|1101  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x54                            |     3|
|1102  |              delay                                 |rfdc_multi_cores_mode4_xldelay__112                               |     1|
|1103  |                \srl_delay.synth_reg_srl_inst       |synth_reg__113                                                    |     1|
|1104  |                  \partial_one.last_srlc33e         |srlc33e__113                                                      |     1|
|1105  |              inverter                              |sysgen_inverter_ea8186f943__63                                    |     1|
|1106  |              edge_op                               |sysgen_logical_2fc05d38ec__16                                     |     1|
|1107  |            delay                                   |sysgen_delay_7a0a6a8ffc__61                                       |     1|
|1108  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__16                |    12|
|1109  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__16                                     |    12|
|1110  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__16                                       |    12|
|1111  |            delay4                                  |sysgen_delay_7a0a6a8ffc__63                                       |     1|
|1112  |            delay6                                  |sysgen_delay_d741a4088a__31                                       |    32|
|1113  |            inverter                                |sysgen_inverter_cab46e7fe9__16                                    |     2|
|1114  |            inverter1                               |sysgen_inverter_ea8186f943__64                                    |     1|
|1115  |            logical1                                |sysgen_logical_bc8ef74e74__32                                     |     2|
|1116  |            logical6                                |sysgen_logical_8ec590e6a0__16                                     |     1|
|1117  |            register5                               |rfdc_multi_cores_mode4_xlregister__16                             |     1|
|1118  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__16                              |     1|
|1119  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__16                             |     1|
|1120  |            shift                                   |sysgen_shift_aa766c13c0__16                                       |     1|
|1121  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__17                 |    13|
|1122  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x26                             |    14|
|1123  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x26                             |     2|
|1124  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__17 |     2|
|1125  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x55                            |     3|
|1126  |              delay                                 |rfdc_multi_cores_mode4_xldelay__106                               |     1|
|1127  |                \srl_delay.synth_reg_srl_inst       |synth_reg__107                                                    |     1|
|1128  |                  \partial_one.last_srlc33e         |srlc33e__107                                                      |     1|
|1129  |              inverter                              |sysgen_inverter_ea8186f943__61                                    |     1|
|1130  |              edge_op                               |sysgen_logical_95c2a499f8__16                                     |     1|
|1131  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__109                               |     1|
|1132  |              \srl_delay.synth_reg_srl_inst         |synth_reg__110                                                    |     1|
|1133  |                \partial_one.last_srlc33e           |srlc33e__110                                                      |     1|
|1134  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__110                               |     1|
|1135  |              \srl_delay.synth_reg_srl_inst         |synth_reg__111                                                    |     1|
|1136  |                \partial_one.last_srlc33e           |srlc33e__111                                                      |     1|
|1137  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__111                               |     1|
|1138  |              \srl_delay.synth_reg_srl_inst         |synth_reg__112                                                    |     1|
|1139  |                \partial_one.last_srlc33e           |srlc33e__112                                                      |     1|
|1140  |            inverter                                |sysgen_inverter_ea8186f943__62                                    |     1|
|1141  |            logical                                 |sysgen_logical_de7d5536d4__16                                     |     1|
|1142  |            mux1                                    |sysgen_mux_6ff6a55b7d__47                                         |     1|
|1143  |            mux2                                    |sysgen_mux_6ff6a55b7d__48                                         |     1|
|1144  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__31             |     1|
|1145  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__31                              |     1|
|1146  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__31                             |     1|
|1147  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__32             |     1|
|1148  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__32                              |     1|
|1149  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__32                             |     1|
|1150  |          status                                    |rfdc_multi_cores_mode4_status_x4                                  |    14|
|1151  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__16              |    14|
|1152  |              \latency_test.reg                     |synth_reg__parameterized4__24                                     |    14|
|1153  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__24                                       |    14|
|1154  |          add_del                                   |sysgen_delay_41169f3c2e__16                                       |    10|
|1155  |          dat_del                                   |sysgen_delay_d741a4088a__32                                       |    32|
|1156  |          we_del                                    |sysgen_delay_7a0a6a8ffc__64                                       |     1|
|1157  |      snapshot4_01                                  |rfdc_multi_cores_mode4_snapshot4_01                               |   141|
|1158  |        ss                                          |rfdc_multi_cores_mode4_ss_x4                                      |   141|
|1159  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x4                                 |    70|
|1160  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x9                             |     3|
|1161  |              delay                                 |rfdc_multi_cores_mode4_xldelay__105                               |     1|
|1162  |                \srl_delay.synth_reg_srl_inst       |synth_reg__106                                                    |     1|
|1163  |                  \partial_one.last_srlc33e         |srlc33e__106                                                      |     1|
|1164  |              inverter                              |sysgen_inverter_ea8186f943__59                                    |     1|
|1165  |              edge_op                               |sysgen_logical_2fc05d38ec__15                                     |     1|
|1166  |            delay                                   |sysgen_delay_7a0a6a8ffc__57                                       |     1|
|1167  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__15                |    12|
|1168  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__15                                     |    12|
|1169  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__15                                       |    12|
|1170  |            delay4                                  |sysgen_delay_7a0a6a8ffc__59                                       |     1|
|1171  |            delay6                                  |sysgen_delay_d741a4088a__29                                       |    32|
|1172  |            inverter                                |sysgen_inverter_cab46e7fe9__15                                    |     2|
|1173  |            inverter1                               |sysgen_inverter_ea8186f943__60                                    |     1|
|1174  |            logical1                                |sysgen_logical_bc8ef74e74__30                                     |     2|
|1175  |            logical6                                |sysgen_logical_8ec590e6a0__15                                     |     1|
|1176  |            register5                               |rfdc_multi_cores_mode4_xlregister__15                             |     1|
|1177  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__15                              |     1|
|1178  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__15                             |     1|
|1179  |            shift                                   |sysgen_shift_aa766c13c0__15                                       |     1|
|1180  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__18                 |    13|
|1181  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x4                              |    14|
|1182  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x4                              |     2|
|1183  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__18 |     2|
|1184  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x10                            |     3|
|1185  |              delay                                 |rfdc_multi_cores_mode4_xldelay__99                                |     1|
|1186  |                \srl_delay.synth_reg_srl_inst       |synth_reg__100                                                    |     1|
|1187  |                  \partial_one.last_srlc33e         |srlc33e__100                                                      |     1|
|1188  |              inverter                              |sysgen_inverter_ea8186f943__57                                    |     1|
|1189  |              edge_op                               |sysgen_logical_95c2a499f8__15                                     |     1|
|1190  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__102                               |     1|
|1191  |              \srl_delay.synth_reg_srl_inst         |synth_reg__103                                                    |     1|
|1192  |                \partial_one.last_srlc33e           |srlc33e__103                                                      |     1|
|1193  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__103                               |     1|
|1194  |              \srl_delay.synth_reg_srl_inst         |synth_reg__104                                                    |     1|
|1195  |                \partial_one.last_srlc33e           |srlc33e__104                                                      |     1|
|1196  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__104                               |     1|
|1197  |              \srl_delay.synth_reg_srl_inst         |synth_reg__105                                                    |     1|
|1198  |                \partial_one.last_srlc33e           |srlc33e__105                                                      |     1|
|1199  |            inverter                                |sysgen_inverter_ea8186f943__58                                    |     1|
|1200  |            logical                                 |sysgen_logical_de7d5536d4__15                                     |     1|
|1201  |            mux1                                    |sysgen_mux_6ff6a55b7d__44                                         |     1|
|1202  |            mux2                                    |sysgen_mux_6ff6a55b7d__45                                         |     1|
|1203  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__29             |     1|
|1204  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__29                              |     1|
|1205  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__29                             |     1|
|1206  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__30             |     1|
|1207  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__30                              |     1|
|1208  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__30                             |     1|
|1209  |          status                                    |rfdc_multi_cores_mode4_status_x3                                  |    14|
|1210  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__15              |    14|
|1211  |              \latency_test.reg                     |synth_reg__parameterized4__23                                     |    14|
|1212  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__23                                       |    14|
|1213  |          add_del                                   |sysgen_delay_41169f3c2e__15                                       |    10|
|1214  |          dat_del                                   |sysgen_delay_d741a4088a__30                                       |    32|
|1215  |          we_del                                    |sysgen_delay_7a0a6a8ffc__60                                       |     1|
|1216  |      snapshot4_23                                  |rfdc_multi_cores_mode4_snapshot4_23                               |   141|
|1217  |        ss                                          |rfdc_multi_cores_mode4_ss_x3                                      |   141|
|1218  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x3                                 |    70|
|1219  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x7                             |     3|
|1220  |              delay                                 |rfdc_multi_cores_mode4_xldelay__98                                |     1|
|1221  |                \srl_delay.synth_reg_srl_inst       |synth_reg__99                                                     |     1|
|1222  |                  \partial_one.last_srlc33e         |srlc33e__99                                                       |     1|
|1223  |              inverter                              |sysgen_inverter_ea8186f943__55                                    |     1|
|1224  |              edge_op                               |sysgen_logical_2fc05d38ec__14                                     |     1|
|1225  |            delay                                   |sysgen_delay_7a0a6a8ffc__53                                       |     1|
|1226  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__14                |    12|
|1227  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__14                                     |    12|
|1228  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__14                                       |    12|
|1229  |            delay4                                  |sysgen_delay_7a0a6a8ffc__55                                       |     1|
|1230  |            delay6                                  |sysgen_delay_d741a4088a__27                                       |    32|
|1231  |            inverter                                |sysgen_inverter_cab46e7fe9__14                                    |     2|
|1232  |            inverter1                               |sysgen_inverter_ea8186f943__56                                    |     1|
|1233  |            logical1                                |sysgen_logical_bc8ef74e74__28                                     |     2|
|1234  |            logical6                                |sysgen_logical_8ec590e6a0__14                                     |     1|
|1235  |            register5                               |rfdc_multi_cores_mode4_xlregister__14                             |     1|
|1236  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__14                              |     1|
|1237  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__14                             |     1|
|1238  |            shift                                   |sysgen_shift_aa766c13c0__14                                       |     1|
|1239  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__19                 |    13|
|1240  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x3                              |    14|
|1241  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x3                              |     2|
|1242  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__19 |     2|
|1243  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x8                             |     3|
|1244  |              delay                                 |rfdc_multi_cores_mode4_xldelay__92                                |     1|
|1245  |                \srl_delay.synth_reg_srl_inst       |synth_reg__93                                                     |     1|
|1246  |                  \partial_one.last_srlc33e         |srlc33e__93                                                       |     1|
|1247  |              inverter                              |sysgen_inverter_ea8186f943__53                                    |     1|
|1248  |              edge_op                               |sysgen_logical_95c2a499f8__14                                     |     1|
|1249  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__95                                |     1|
|1250  |              \srl_delay.synth_reg_srl_inst         |synth_reg__96                                                     |     1|
|1251  |                \partial_one.last_srlc33e           |srlc33e__96                                                       |     1|
|1252  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__96                                |     1|
|1253  |              \srl_delay.synth_reg_srl_inst         |synth_reg__97                                                     |     1|
|1254  |                \partial_one.last_srlc33e           |srlc33e__97                                                       |     1|
|1255  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__97                                |     1|
|1256  |              \srl_delay.synth_reg_srl_inst         |synth_reg__98                                                     |     1|
|1257  |                \partial_one.last_srlc33e           |srlc33e__98                                                       |     1|
|1258  |            inverter                                |sysgen_inverter_ea8186f943__54                                    |     1|
|1259  |            logical                                 |sysgen_logical_de7d5536d4__14                                     |     1|
|1260  |            mux1                                    |sysgen_mux_6ff6a55b7d__41                                         |     1|
|1261  |            mux2                                    |sysgen_mux_6ff6a55b7d__42                                         |     1|
|1262  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__27             |     1|
|1263  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__27                              |     1|
|1264  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__27                             |     1|
|1265  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__28             |     1|
|1266  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__28                              |     1|
|1267  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__28                             |     1|
|1268  |          status                                    |rfdc_multi_cores_mode4_status_x6                                  |    14|
|1269  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__14              |    14|
|1270  |              \latency_test.reg                     |synth_reg__parameterized4__22                                     |    14|
|1271  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__22                                       |    14|
|1272  |          add_del                                   |sysgen_delay_41169f3c2e__14                                       |    10|
|1273  |          dat_del                                   |sysgen_delay_d741a4088a__28                                       |    32|
|1274  |          we_del                                    |sysgen_delay_7a0a6a8ffc__56                                       |     1|
|1275  |      snapshot4_56                                  |rfdc_multi_cores_mode4_snapshot4_56                               |   141|
|1276  |        ss                                          |rfdc_multi_cores_mode4_ss_x6                                      |   141|
|1277  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x6                                 |    70|
|1278  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x13                            |     3|
|1279  |              delay                                 |rfdc_multi_cores_mode4_xldelay__91                                |     1|
|1280  |                \srl_delay.synth_reg_srl_inst       |synth_reg__92                                                     |     1|
|1281  |                  \partial_one.last_srlc33e         |srlc33e__92                                                       |     1|
|1282  |              inverter                              |sysgen_inverter_ea8186f943__51                                    |     1|
|1283  |              edge_op                               |sysgen_logical_2fc05d38ec__13                                     |     1|
|1284  |            delay                                   |sysgen_delay_7a0a6a8ffc__49                                       |     1|
|1285  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__13                |    12|
|1286  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__13                                     |    12|
|1287  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__13                                       |    12|
|1288  |            delay4                                  |sysgen_delay_7a0a6a8ffc__51                                       |     1|
|1289  |            delay6                                  |sysgen_delay_d741a4088a__25                                       |    32|
|1290  |            inverter                                |sysgen_inverter_cab46e7fe9__13                                    |     2|
|1291  |            inverter1                               |sysgen_inverter_ea8186f943__52                                    |     1|
|1292  |            logical1                                |sysgen_logical_bc8ef74e74__26                                     |     2|
|1293  |            logical6                                |sysgen_logical_8ec590e6a0__13                                     |     1|
|1294  |            register5                               |rfdc_multi_cores_mode4_xlregister__13                             |     1|
|1295  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__13                              |     1|
|1296  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__13                             |     1|
|1297  |            shift                                   |sysgen_shift_aa766c13c0__13                                       |     1|
|1298  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__20                 |    13|
|1299  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x6                              |    14|
|1300  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x6                              |     2|
|1301  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__20 |     2|
|1302  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x14                            |     3|
|1303  |              delay                                 |rfdc_multi_cores_mode4_xldelay__85                                |     1|
|1304  |                \srl_delay.synth_reg_srl_inst       |synth_reg__86                                                     |     1|
|1305  |                  \partial_one.last_srlc33e         |srlc33e__86                                                       |     1|
|1306  |              inverter                              |sysgen_inverter_ea8186f943__49                                    |     1|
|1307  |              edge_op                               |sysgen_logical_95c2a499f8__13                                     |     1|
|1308  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__88                                |     1|
|1309  |              \srl_delay.synth_reg_srl_inst         |synth_reg__89                                                     |     1|
|1310  |                \partial_one.last_srlc33e           |srlc33e__89                                                       |     1|
|1311  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__89                                |     1|
|1312  |              \srl_delay.synth_reg_srl_inst         |synth_reg__90                                                     |     1|
|1313  |                \partial_one.last_srlc33e           |srlc33e__90                                                       |     1|
|1314  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__90                                |     1|
|1315  |              \srl_delay.synth_reg_srl_inst         |synth_reg__91                                                     |     1|
|1316  |                \partial_one.last_srlc33e           |srlc33e__91                                                       |     1|
|1317  |            inverter                                |sysgen_inverter_ea8186f943__50                                    |     1|
|1318  |            logical                                 |sysgen_logical_de7d5536d4__13                                     |     1|
|1319  |            mux1                                    |sysgen_mux_6ff6a55b7d__38                                         |     1|
|1320  |            mux2                                    |sysgen_mux_6ff6a55b7d__39                                         |     1|
|1321  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__25             |     1|
|1322  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__25                              |     1|
|1323  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__25                             |     1|
|1324  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__26             |     1|
|1325  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__26                              |     1|
|1326  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__26                             |     1|
|1327  |          status                                    |rfdc_multi_cores_mode4_status_x5                                  |    14|
|1328  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__13              |    14|
|1329  |              \latency_test.reg                     |synth_reg__parameterized4__21                                     |    14|
|1330  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__21                                       |    14|
|1331  |          add_del                                   |sysgen_delay_41169f3c2e__13                                       |    10|
|1332  |          dat_del                                   |sysgen_delay_d741a4088a__26                                       |    32|
|1333  |          we_del                                    |sysgen_delay_7a0a6a8ffc__52                                       |     1|
|1334  |      snapshot4_78                                  |rfdc_multi_cores_mode4_snapshot4_78                               |   141|
|1335  |        ss                                          |rfdc_multi_cores_mode4_ss_x5                                      |   141|
|1336  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x5                                 |    70|
|1337  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x11                            |     3|
|1338  |              delay                                 |rfdc_multi_cores_mode4_xldelay__84                                |     1|
|1339  |                \srl_delay.synth_reg_srl_inst       |synth_reg__85                                                     |     1|
|1340  |                  \partial_one.last_srlc33e         |srlc33e__85                                                       |     1|
|1341  |              inverter                              |sysgen_inverter_ea8186f943__47                                    |     1|
|1342  |              edge_op                               |sysgen_logical_2fc05d38ec__12                                     |     1|
|1343  |            delay                                   |sysgen_delay_7a0a6a8ffc__45                                       |     1|
|1344  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__12                |    12|
|1345  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__12                                     |    12|
|1346  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__12                                       |    12|
|1347  |            delay4                                  |sysgen_delay_7a0a6a8ffc__47                                       |     1|
|1348  |            delay6                                  |sysgen_delay_d741a4088a__23                                       |    32|
|1349  |            inverter                                |sysgen_inverter_cab46e7fe9__12                                    |     2|
|1350  |            inverter1                               |sysgen_inverter_ea8186f943__48                                    |     1|
|1351  |            logical1                                |sysgen_logical_bc8ef74e74__24                                     |     2|
|1352  |            logical6                                |sysgen_logical_8ec590e6a0__12                                     |     1|
|1353  |            register5                               |rfdc_multi_cores_mode4_xlregister__12                             |     1|
|1354  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__12                              |     1|
|1355  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__12                             |     1|
|1356  |            shift                                   |sysgen_shift_aa766c13c0__12                                       |     1|
|1357  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__21                 |    13|
|1358  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x5                              |    14|
|1359  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x5                              |     2|
|1360  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__21 |     2|
|1361  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x12                            |     3|
|1362  |              delay                                 |rfdc_multi_cores_mode4_xldelay__78                                |     1|
|1363  |                \srl_delay.synth_reg_srl_inst       |synth_reg__79                                                     |     1|
|1364  |                  \partial_one.last_srlc33e         |srlc33e__79                                                       |     1|
|1365  |              inverter                              |sysgen_inverter_ea8186f943__45                                    |     1|
|1366  |              edge_op                               |sysgen_logical_95c2a499f8__12                                     |     1|
|1367  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__81                                |     1|
|1368  |              \srl_delay.synth_reg_srl_inst         |synth_reg__82                                                     |     1|
|1369  |                \partial_one.last_srlc33e           |srlc33e__82                                                       |     1|
|1370  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__82                                |     1|
|1371  |              \srl_delay.synth_reg_srl_inst         |synth_reg__83                                                     |     1|
|1372  |                \partial_one.last_srlc33e           |srlc33e__83                                                       |     1|
|1373  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__83                                |     1|
|1374  |              \srl_delay.synth_reg_srl_inst         |synth_reg__84                                                     |     1|
|1375  |                \partial_one.last_srlc33e           |srlc33e__84                                                       |     1|
|1376  |            inverter                                |sysgen_inverter_ea8186f943__46                                    |     1|
|1377  |            logical                                 |sysgen_logical_de7d5536d4__12                                     |     1|
|1378  |            mux1                                    |sysgen_mux_6ff6a55b7d__35                                         |     1|
|1379  |            mux2                                    |sysgen_mux_6ff6a55b7d__36                                         |     1|
|1380  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__23             |     1|
|1381  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__23                              |     1|
|1382  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__23                             |     1|
|1383  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__24             |     1|
|1384  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__24                              |     1|
|1385  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__24                             |     1|
|1386  |          status                                    |rfdc_multi_cores_mode4_status_x0                                  |    14|
|1387  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__12              |    14|
|1388  |              \latency_test.reg                     |synth_reg__parameterized4__20                                     |    14|
|1389  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__20                                       |    14|
|1390  |          add_del                                   |sysgen_delay_41169f3c2e__12                                       |    10|
|1391  |          dat_del                                   |sysgen_delay_d741a4088a__24                                       |    32|
|1392  |          we_del                                    |sysgen_delay_7a0a6a8ffc__48                                       |     1|
|1393  |      snapshot5_01                                  |rfdc_multi_cores_mode4_snapshot5_01                               |   141|
|1394  |        ss                                          |rfdc_multi_cores_mode4_ss_x0                                      |   141|
|1395  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x0                                 |    70|
|1396  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x1                             |     3|
|1397  |              delay                                 |rfdc_multi_cores_mode4_xldelay__77                                |     1|
|1398  |                \srl_delay.synth_reg_srl_inst       |synth_reg__78                                                     |     1|
|1399  |                  \partial_one.last_srlc33e         |srlc33e__78                                                       |     1|
|1400  |              inverter                              |sysgen_inverter_ea8186f943__43                                    |     1|
|1401  |              edge_op                               |sysgen_logical_2fc05d38ec__11                                     |     1|
|1402  |            delay                                   |sysgen_delay_7a0a6a8ffc__41                                       |     1|
|1403  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__11                |    12|
|1404  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__11                                     |    12|
|1405  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__11                                       |    12|
|1406  |            delay4                                  |sysgen_delay_7a0a6a8ffc__43                                       |     1|
|1407  |            delay6                                  |sysgen_delay_d741a4088a__21                                       |    32|
|1408  |            inverter                                |sysgen_inverter_cab46e7fe9__11                                    |     2|
|1409  |            inverter1                               |sysgen_inverter_ea8186f943__44                                    |     1|
|1410  |            logical1                                |sysgen_logical_bc8ef74e74__22                                     |     2|
|1411  |            logical6                                |sysgen_logical_8ec590e6a0__11                                     |     1|
|1412  |            register5                               |rfdc_multi_cores_mode4_xlregister__11                             |     1|
|1413  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__11                              |     1|
|1414  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__11                             |     1|
|1415  |            shift                                   |sysgen_shift_aa766c13c0__11                                       |     1|
|1416  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__22                 |    13|
|1417  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x0                              |    14|
|1418  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x0                              |     2|
|1419  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__22 |     2|
|1420  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x2                             |     3|
|1421  |              delay                                 |rfdc_multi_cores_mode4_xldelay__71                                |     1|
|1422  |                \srl_delay.synth_reg_srl_inst       |synth_reg__72                                                     |     1|
|1423  |                  \partial_one.last_srlc33e         |srlc33e__72                                                       |     1|
|1424  |              inverter                              |sysgen_inverter_ea8186f943__41                                    |     1|
|1425  |              edge_op                               |sysgen_logical_95c2a499f8__11                                     |     1|
|1426  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__74                                |     1|
|1427  |              \srl_delay.synth_reg_srl_inst         |synth_reg__75                                                     |     1|
|1428  |                \partial_one.last_srlc33e           |srlc33e__75                                                       |     1|
|1429  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__75                                |     1|
|1430  |              \srl_delay.synth_reg_srl_inst         |synth_reg__76                                                     |     1|
|1431  |                \partial_one.last_srlc33e           |srlc33e__76                                                       |     1|
|1432  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__76                                |     1|
|1433  |              \srl_delay.synth_reg_srl_inst         |synth_reg__77                                                     |     1|
|1434  |                \partial_one.last_srlc33e           |srlc33e__77                                                       |     1|
|1435  |            inverter                                |sysgen_inverter_ea8186f943__42                                    |     1|
|1436  |            logical                                 |sysgen_logical_de7d5536d4__11                                     |     1|
|1437  |            mux1                                    |sysgen_mux_6ff6a55b7d__32                                         |     1|
|1438  |            mux2                                    |sysgen_mux_6ff6a55b7d__33                                         |     1|
|1439  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__21             |     1|
|1440  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__21                              |     1|
|1441  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__21                             |     1|
|1442  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__22             |     1|
|1443  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__22                              |     1|
|1444  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__22                             |     1|
|1445  |          status                                    |rfdc_multi_cores_mode4_status                                     |    14|
|1446  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__11              |    14|
|1447  |              \latency_test.reg                     |synth_reg__parameterized4__19                                     |    14|
|1448  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__19                                       |    14|
|1449  |          add_del                                   |sysgen_delay_41169f3c2e__11                                       |    10|
|1450  |          dat_del                                   |sysgen_delay_d741a4088a__22                                       |    32|
|1451  |          we_del                                    |sysgen_delay_7a0a6a8ffc__44                                       |     1|
|1452  |      snapshot5_23                                  |rfdc_multi_cores_mode4_snapshot5_23                               |   141|
|1453  |        ss                                          |rfdc_multi_cores_mode4_ss                                         |   141|
|1454  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen                                    |    70|
|1455  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect                                |     3|
|1456  |              delay                                 |rfdc_multi_cores_mode4_xldelay__70                                |     1|
|1457  |                \srl_delay.synth_reg_srl_inst       |synth_reg__71                                                     |     1|
|1458  |                  \partial_one.last_srlc33e         |srlc33e__71                                                       |     1|
|1459  |              inverter                              |sysgen_inverter_ea8186f943__39                                    |     1|
|1460  |              edge_op                               |sysgen_logical_2fc05d38ec__10                                     |     1|
|1461  |            delay                                   |sysgen_delay_7a0a6a8ffc__37                                       |     1|
|1462  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__10                |    12|
|1463  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__10                                     |    12|
|1464  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__10                                       |    12|
|1465  |            delay4                                  |sysgen_delay_7a0a6a8ffc__39                                       |     1|
|1466  |            delay6                                  |sysgen_delay_d741a4088a__19                                       |    32|
|1467  |            inverter                                |sysgen_inverter_cab46e7fe9__10                                    |     2|
|1468  |            inverter1                               |sysgen_inverter_ea8186f943__40                                    |     1|
|1469  |            logical1                                |sysgen_logical_bc8ef74e74__20                                     |     2|
|1470  |            logical6                                |sysgen_logical_8ec590e6a0__10                                     |     1|
|1471  |            register5                               |rfdc_multi_cores_mode4_xlregister__10                             |     1|
|1472  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__10                              |     1|
|1473  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__10                             |     1|
|1474  |            shift                                   |sysgen_shift_aa766c13c0__10                                       |     1|
|1475  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__23                 |    13|
|1476  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl                                 |    14|
|1477  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge                                 |     2|
|1478  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__23 |     2|
|1479  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x0                             |     3|
|1480  |              delay                                 |rfdc_multi_cores_mode4_xldelay__64                                |     1|
|1481  |                \srl_delay.synth_reg_srl_inst       |synth_reg__65                                                     |     1|
|1482  |                  \partial_one.last_srlc33e         |srlc33e__65                                                       |     1|
|1483  |              inverter                              |sysgen_inverter_ea8186f943__37                                    |     1|
|1484  |              edge_op                               |sysgen_logical_95c2a499f8__10                                     |     1|
|1485  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__67                                |     1|
|1486  |              \srl_delay.synth_reg_srl_inst         |synth_reg__68                                                     |     1|
|1487  |                \partial_one.last_srlc33e           |srlc33e__68                                                       |     1|
|1488  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__68                                |     1|
|1489  |              \srl_delay.synth_reg_srl_inst         |synth_reg__69                                                     |     1|
|1490  |                \partial_one.last_srlc33e           |srlc33e__69                                                       |     1|
|1491  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__69                                |     1|
|1492  |              \srl_delay.synth_reg_srl_inst         |synth_reg__70                                                     |     1|
|1493  |                \partial_one.last_srlc33e           |srlc33e__70                                                       |     1|
|1494  |            inverter                                |sysgen_inverter_ea8186f943__38                                    |     1|
|1495  |            logical                                 |sysgen_logical_de7d5536d4__10                                     |     1|
|1496  |            mux1                                    |sysgen_mux_6ff6a55b7d__29                                         |     1|
|1497  |            mux2                                    |sysgen_mux_6ff6a55b7d__30                                         |     1|
|1498  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__19             |     1|
|1499  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__19                              |     1|
|1500  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__19                             |     1|
|1501  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__20             |     1|
|1502  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__20                              |     1|
|1503  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__20                             |     1|
|1504  |          status                                    |rfdc_multi_cores_mode4_status_x2                                  |    14|
|1505  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__10              |    14|
|1506  |              \latency_test.reg                     |synth_reg__parameterized4__18                                     |    14|
|1507  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__18                                       |    14|
|1508  |          add_del                                   |sysgen_delay_41169f3c2e__10                                       |    10|
|1509  |          dat_del                                   |sysgen_delay_d741a4088a__20                                       |    32|
|1510  |          we_del                                    |sysgen_delay_7a0a6a8ffc__40                                       |     1|
|1511  |      snapshot5_45                                  |rfdc_multi_cores_mode4_snapshot5_45                               |   141|
|1512  |        ss                                          |rfdc_multi_cores_mode4_ss_x2                                      |   141|
|1513  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x2                                 |    70|
|1514  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x5                             |     3|
|1515  |              delay                                 |rfdc_multi_cores_mode4_xldelay__63                                |     1|
|1516  |                \srl_delay.synth_reg_srl_inst       |synth_reg__64                                                     |     1|
|1517  |                  \partial_one.last_srlc33e         |srlc33e__64                                                       |     1|
|1518  |              inverter                              |sysgen_inverter_ea8186f943__35                                    |     1|
|1519  |              edge_op                               |sysgen_logical_2fc05d38ec__9                                      |     1|
|1520  |            delay                                   |sysgen_delay_7a0a6a8ffc__33                                       |     1|
|1521  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__9                 |    12|
|1522  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__9                                      |    12|
|1523  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__9                                        |    12|
|1524  |            delay4                                  |sysgen_delay_7a0a6a8ffc__35                                       |     1|
|1525  |            delay6                                  |sysgen_delay_d741a4088a__17                                       |    32|
|1526  |            inverter                                |sysgen_inverter_cab46e7fe9__9                                     |     2|
|1527  |            inverter1                               |sysgen_inverter_ea8186f943__36                                    |     1|
|1528  |            logical1                                |sysgen_logical_bc8ef74e74__18                                     |     2|
|1529  |            logical6                                |sysgen_logical_8ec590e6a0__9                                      |     1|
|1530  |            register5                               |rfdc_multi_cores_mode4_xlregister__9                              |     1|
|1531  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__9                               |     1|
|1532  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__9                              |     1|
|1533  |            shift                                   |sysgen_shift_aa766c13c0__9                                        |     1|
|1534  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__24                 |    13|
|1535  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x2                              |    14|
|1536  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x2                              |     2|
|1537  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__24 |     2|
|1538  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x6                             |     3|
|1539  |              delay                                 |rfdc_multi_cores_mode4_xldelay__57                                |     1|
|1540  |                \srl_delay.synth_reg_srl_inst       |synth_reg__58                                                     |     1|
|1541  |                  \partial_one.last_srlc33e         |srlc33e__58                                                       |     1|
|1542  |              inverter                              |sysgen_inverter_ea8186f943__33                                    |     1|
|1543  |              edge_op                               |sysgen_logical_95c2a499f8__9                                      |     1|
|1544  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__60                                |     1|
|1545  |              \srl_delay.synth_reg_srl_inst         |synth_reg__61                                                     |     1|
|1546  |                \partial_one.last_srlc33e           |srlc33e__61                                                       |     1|
|1547  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__61                                |     1|
|1548  |              \srl_delay.synth_reg_srl_inst         |synth_reg__62                                                     |     1|
|1549  |                \partial_one.last_srlc33e           |srlc33e__62                                                       |     1|
|1550  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__62                                |     1|
|1551  |              \srl_delay.synth_reg_srl_inst         |synth_reg__63                                                     |     1|
|1552  |                \partial_one.last_srlc33e           |srlc33e__63                                                       |     1|
|1553  |            inverter                                |sysgen_inverter_ea8186f943__34                                    |     1|
|1554  |            logical                                 |sysgen_logical_de7d5536d4__9                                      |     1|
|1555  |            mux1                                    |sysgen_mux_6ff6a55b7d__26                                         |     1|
|1556  |            mux2                                    |sysgen_mux_6ff6a55b7d__27                                         |     1|
|1557  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__17             |     1|
|1558  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__17                              |     1|
|1559  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__17                             |     1|
|1560  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__18             |     1|
|1561  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__18                              |     1|
|1562  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__18                             |     1|
|1563  |          status                                    |rfdc_multi_cores_mode4_status_x1                                  |    14|
|1564  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__9               |    14|
|1565  |              \latency_test.reg                     |synth_reg__parameterized4__17                                     |    14|
|1566  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__17                                       |    14|
|1567  |          add_del                                   |sysgen_delay_41169f3c2e__9                                        |    10|
|1568  |          dat_del                                   |sysgen_delay_d741a4088a__18                                       |    32|
|1569  |          we_del                                    |sysgen_delay_7a0a6a8ffc__36                                       |     1|
|1570  |      snapshot5_67                                  |rfdc_multi_cores_mode4_snapshot5_67                               |   141|
|1571  |        ss                                          |rfdc_multi_cores_mode4_ss_x1                                      |   141|
|1572  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x1                                 |    70|
|1573  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x4                             |     3|
|1574  |              delay                                 |rfdc_multi_cores_mode4_xldelay__56                                |     1|
|1575  |                \srl_delay.synth_reg_srl_inst       |synth_reg__57                                                     |     1|
|1576  |                  \partial_one.last_srlc33e         |srlc33e__57                                                       |     1|
|1577  |              inverter                              |sysgen_inverter_ea8186f943__31                                    |     1|
|1578  |              edge_op                               |sysgen_logical_2fc05d38ec__8                                      |     1|
|1579  |            delay                                   |sysgen_delay_7a0a6a8ffc__29                                       |     1|
|1580  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__8                 |    12|
|1581  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__8                                      |    12|
|1582  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__8                                        |    12|
|1583  |            delay4                                  |sysgen_delay_7a0a6a8ffc__31                                       |     1|
|1584  |            delay6                                  |sysgen_delay_d741a4088a__15                                       |    32|
|1585  |            inverter                                |sysgen_inverter_cab46e7fe9__8                                     |     2|
|1586  |            inverter1                               |sysgen_inverter_ea8186f943__32                                    |     1|
|1587  |            logical1                                |sysgen_logical_bc8ef74e74__16                                     |     2|
|1588  |            logical6                                |sysgen_logical_8ec590e6a0__8                                      |     1|
|1589  |            register5                               |rfdc_multi_cores_mode4_xlregister__8                              |     1|
|1590  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__8                               |     1|
|1591  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__8                              |     1|
|1592  |            shift                                   |sysgen_shift_aa766c13c0__8                                        |     1|
|1593  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__25                 |    13|
|1594  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x1                              |    14|
|1595  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x1                              |     2|
|1596  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__25 |     2|
|1597  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x3                             |     3|
|1598  |              delay                                 |rfdc_multi_cores_mode4_xldelay__50                                |     1|
|1599  |                \srl_delay.synth_reg_srl_inst       |synth_reg__51                                                     |     1|
|1600  |                  \partial_one.last_srlc33e         |srlc33e__51                                                       |     1|
|1601  |              inverter                              |sysgen_inverter_ea8186f943__29                                    |     1|
|1602  |              edge_op                               |sysgen_logical_95c2a499f8__8                                      |     1|
|1603  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__53                                |     1|
|1604  |              \srl_delay.synth_reg_srl_inst         |synth_reg__54                                                     |     1|
|1605  |                \partial_one.last_srlc33e           |srlc33e__54                                                       |     1|
|1606  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__54                                |     1|
|1607  |              \srl_delay.synth_reg_srl_inst         |synth_reg__55                                                     |     1|
|1608  |                \partial_one.last_srlc33e           |srlc33e__55                                                       |     1|
|1609  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__55                                |     1|
|1610  |              \srl_delay.synth_reg_srl_inst         |synth_reg__56                                                     |     1|
|1611  |                \partial_one.last_srlc33e           |srlc33e__56                                                       |     1|
|1612  |            inverter                                |sysgen_inverter_ea8186f943__30                                    |     1|
|1613  |            logical                                 |sysgen_logical_de7d5536d4__8                                      |     1|
|1614  |            mux1                                    |sysgen_mux_6ff6a55b7d__23                                         |     1|
|1615  |            mux2                                    |sysgen_mux_6ff6a55b7d__24                                         |     1|
|1616  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__15             |     1|
|1617  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__15                              |     1|
|1618  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__15                             |     1|
|1619  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__16             |     1|
|1620  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__16                              |     1|
|1621  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__16                             |     1|
|1622  |          status                                    |rfdc_multi_cores_mode4_status_x14                                 |    14|
|1623  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__8               |    14|
|1624  |              \latency_test.reg                     |synth_reg__parameterized4__16                                     |    14|
|1625  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__16                                       |    14|
|1626  |          add_del                                   |sysgen_delay_41169f3c2e__8                                        |    10|
|1627  |          dat_del                                   |sysgen_delay_d741a4088a__16                                       |    32|
|1628  |          we_del                                    |sysgen_delay_7a0a6a8ffc__32                                       |     1|
|1629  |      snapshot6_01                                  |rfdc_multi_cores_mode4_snapshot6_01                               |   141|
|1630  |        ss                                          |rfdc_multi_cores_mode4_ss_x12                                     |   141|
|1631  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x12                                |    70|
|1632  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x26                            |     3|
|1633  |              delay                                 |rfdc_multi_cores_mode4_xldelay__49                                |     1|
|1634  |                \srl_delay.synth_reg_srl_inst       |synth_reg__50                                                     |     1|
|1635  |                  \partial_one.last_srlc33e         |srlc33e__50                                                       |     1|
|1636  |              inverter                              |sysgen_inverter_ea8186f943__27                                    |     1|
|1637  |              edge_op                               |sysgen_logical_2fc05d38ec__7                                      |     1|
|1638  |            delay                                   |sysgen_delay_7a0a6a8ffc__25                                       |     1|
|1639  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__7                 |    12|
|1640  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__7                                      |    12|
|1641  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__7                                        |    12|
|1642  |            delay4                                  |sysgen_delay_7a0a6a8ffc__27                                       |     1|
|1643  |            delay6                                  |sysgen_delay_d741a4088a__13                                       |    32|
|1644  |            inverter                                |sysgen_inverter_cab46e7fe9__7                                     |     2|
|1645  |            inverter1                               |sysgen_inverter_ea8186f943__28                                    |     1|
|1646  |            logical1                                |sysgen_logical_bc8ef74e74__14                                     |     2|
|1647  |            logical6                                |sysgen_logical_8ec590e6a0__7                                      |     1|
|1648  |            register5                               |rfdc_multi_cores_mode4_xlregister__7                              |     1|
|1649  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__7                               |     1|
|1650  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__7                              |     1|
|1651  |            shift                                   |sysgen_shift_aa766c13c0__7                                        |     1|
|1652  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__26                 |    13|
|1653  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x12                             |    14|
|1654  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x12                             |     2|
|1655  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__26 |     2|
|1656  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x25                            |     3|
|1657  |              delay                                 |rfdc_multi_cores_mode4_xldelay__43                                |     1|
|1658  |                \srl_delay.synth_reg_srl_inst       |synth_reg__44                                                     |     1|
|1659  |                  \partial_one.last_srlc33e         |srlc33e__44                                                       |     1|
|1660  |              inverter                              |sysgen_inverter_ea8186f943__25                                    |     1|
|1661  |              edge_op                               |sysgen_logical_95c2a499f8__7                                      |     1|
|1662  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__46                                |     1|
|1663  |              \srl_delay.synth_reg_srl_inst         |synth_reg__47                                                     |     1|
|1664  |                \partial_one.last_srlc33e           |srlc33e__47                                                       |     1|
|1665  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__47                                |     1|
|1666  |              \srl_delay.synth_reg_srl_inst         |synth_reg__48                                                     |     1|
|1667  |                \partial_one.last_srlc33e           |srlc33e__48                                                       |     1|
|1668  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__48                                |     1|
|1669  |              \srl_delay.synth_reg_srl_inst         |synth_reg__49                                                     |     1|
|1670  |                \partial_one.last_srlc33e           |srlc33e__49                                                       |     1|
|1671  |            inverter                                |sysgen_inverter_ea8186f943__26                                    |     1|
|1672  |            logical                                 |sysgen_logical_de7d5536d4__7                                      |     1|
|1673  |            mux1                                    |sysgen_mux_6ff6a55b7d__20                                         |     1|
|1674  |            mux2                                    |sysgen_mux_6ff6a55b7d__21                                         |     1|
|1675  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__13             |     1|
|1676  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__13                              |     1|
|1677  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__13                             |     1|
|1678  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__14             |     1|
|1679  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__14                              |     1|
|1680  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__14                             |     1|
|1681  |          status                                    |rfdc_multi_cores_mode4_status_x11                                 |    14|
|1682  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__7               |    14|
|1683  |              \latency_test.reg                     |synth_reg__parameterized4__15                                     |    14|
|1684  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__15                                       |    14|
|1685  |          add_del                                   |sysgen_delay_41169f3c2e__7                                        |    10|
|1686  |          dat_del                                   |sysgen_delay_d741a4088a__14                                       |    32|
|1687  |          we_del                                    |sysgen_delay_7a0a6a8ffc__28                                       |     1|
|1688  |      snapshot6_23                                  |rfdc_multi_cores_mode4_snapshot6_23                               |   141|
|1689  |        ss                                          |rfdc_multi_cores_mode4_ss_x11                                     |   141|
|1690  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x11                                |    70|
|1691  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x23                            |     3|
|1692  |              delay                                 |rfdc_multi_cores_mode4_xldelay__42                                |     1|
|1693  |                \srl_delay.synth_reg_srl_inst       |synth_reg__43                                                     |     1|
|1694  |                  \partial_one.last_srlc33e         |srlc33e__43                                                       |     1|
|1695  |              inverter                              |sysgen_inverter_ea8186f943__23                                    |     1|
|1696  |              edge_op                               |sysgen_logical_2fc05d38ec__6                                      |     1|
|1697  |            delay                                   |sysgen_delay_7a0a6a8ffc__21                                       |     1|
|1698  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__6                 |    12|
|1699  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__6                                      |    12|
|1700  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__6                                        |    12|
|1701  |            delay4                                  |sysgen_delay_7a0a6a8ffc__23                                       |     1|
|1702  |            delay6                                  |sysgen_delay_d741a4088a__11                                       |    32|
|1703  |            inverter                                |sysgen_inverter_cab46e7fe9__6                                     |     2|
|1704  |            inverter1                               |sysgen_inverter_ea8186f943__24                                    |     1|
|1705  |            logical1                                |sysgen_logical_bc8ef74e74__12                                     |     2|
|1706  |            logical6                                |sysgen_logical_8ec590e6a0__6                                      |     1|
|1707  |            register5                               |rfdc_multi_cores_mode4_xlregister__6                              |     1|
|1708  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__6                               |     1|
|1709  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__6                              |     1|
|1710  |            shift                                   |sysgen_shift_aa766c13c0__6                                        |     1|
|1711  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__27                 |    13|
|1712  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x11                             |    14|
|1713  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x11                             |     2|
|1714  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__27 |     2|
|1715  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x24                            |     3|
|1716  |              delay                                 |rfdc_multi_cores_mode4_xldelay__36                                |     1|
|1717  |                \srl_delay.synth_reg_srl_inst       |synth_reg__37                                                     |     1|
|1718  |                  \partial_one.last_srlc33e         |srlc33e__37                                                       |     1|
|1719  |              inverter                              |sysgen_inverter_ea8186f943__21                                    |     1|
|1720  |              edge_op                               |sysgen_logical_95c2a499f8__6                                      |     1|
|1721  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__39                                |     1|
|1722  |              \srl_delay.synth_reg_srl_inst         |synth_reg__40                                                     |     1|
|1723  |                \partial_one.last_srlc33e           |srlc33e__40                                                       |     1|
|1724  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__40                                |     1|
|1725  |              \srl_delay.synth_reg_srl_inst         |synth_reg__41                                                     |     1|
|1726  |                \partial_one.last_srlc33e           |srlc33e__41                                                       |     1|
|1727  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__41                                |     1|
|1728  |              \srl_delay.synth_reg_srl_inst         |synth_reg__42                                                     |     1|
|1729  |                \partial_one.last_srlc33e           |srlc33e__42                                                       |     1|
|1730  |            inverter                                |sysgen_inverter_ea8186f943__22                                    |     1|
|1731  |            logical                                 |sysgen_logical_de7d5536d4__6                                      |     1|
|1732  |            mux1                                    |sysgen_mux_6ff6a55b7d__17                                         |     1|
|1733  |            mux2                                    |sysgen_mux_6ff6a55b7d__18                                         |     1|
|1734  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__11             |     1|
|1735  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__11                              |     1|
|1736  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__11                             |     1|
|1737  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__12             |     1|
|1738  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__12                              |     1|
|1739  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__12                             |     1|
|1740  |          status                                    |rfdc_multi_cores_mode4_status_x12                                 |    14|
|1741  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__6               |    14|
|1742  |              \latency_test.reg                     |synth_reg__parameterized4__14                                     |    14|
|1743  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__14                                       |    14|
|1744  |          add_del                                   |sysgen_delay_41169f3c2e__6                                        |    10|
|1745  |          dat_del                                   |sysgen_delay_d741a4088a__12                                       |    32|
|1746  |          we_del                                    |sysgen_delay_7a0a6a8ffc__24                                       |     1|
|1747  |      snapshot6_45                                  |rfdc_multi_cores_mode4_snapshot6_45                               |   141|
|1748  |        ss                                          |rfdc_multi_cores_mode4_ss_x14                                     |   141|
|1749  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x14                                |    70|
|1750  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x29                            |     3|
|1751  |              delay                                 |rfdc_multi_cores_mode4_xldelay__35                                |     1|
|1752  |                \srl_delay.synth_reg_srl_inst       |synth_reg__36                                                     |     1|
|1753  |                  \partial_one.last_srlc33e         |srlc33e__36                                                       |     1|
|1754  |              inverter                              |sysgen_inverter_ea8186f943__19                                    |     1|
|1755  |              edge_op                               |sysgen_logical_2fc05d38ec__5                                      |     1|
|1756  |            delay                                   |sysgen_delay_7a0a6a8ffc__17                                       |     1|
|1757  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__5                 |    12|
|1758  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__5                                      |    12|
|1759  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__5                                        |    12|
|1760  |            delay4                                  |sysgen_delay_7a0a6a8ffc__19                                       |     1|
|1761  |            delay6                                  |sysgen_delay_d741a4088a__9                                        |    32|
|1762  |            inverter                                |sysgen_inverter_cab46e7fe9__5                                     |     2|
|1763  |            inverter1                               |sysgen_inverter_ea8186f943__20                                    |     1|
|1764  |            logical1                                |sysgen_logical_bc8ef74e74__10                                     |     2|
|1765  |            logical6                                |sysgen_logical_8ec590e6a0__5                                      |     1|
|1766  |            register5                               |rfdc_multi_cores_mode4_xlregister__5                              |     1|
|1767  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__5                               |     1|
|1768  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__5                              |     1|
|1769  |            shift                                   |sysgen_shift_aa766c13c0__5                                        |     1|
|1770  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__28                 |    13|
|1771  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x14                             |    14|
|1772  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x14                             |     2|
|1773  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__28 |     2|
|1774  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x30                            |     3|
|1775  |              delay                                 |rfdc_multi_cores_mode4_xldelay__29                                |     1|
|1776  |                \srl_delay.synth_reg_srl_inst       |synth_reg__30                                                     |     1|
|1777  |                  \partial_one.last_srlc33e         |srlc33e__30                                                       |     1|
|1778  |              inverter                              |sysgen_inverter_ea8186f943__17                                    |     1|
|1779  |              edge_op                               |sysgen_logical_95c2a499f8__5                                      |     1|
|1780  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__32                                |     1|
|1781  |              \srl_delay.synth_reg_srl_inst         |synth_reg__33                                                     |     1|
|1782  |                \partial_one.last_srlc33e           |srlc33e__33                                                       |     1|
|1783  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__33                                |     1|
|1784  |              \srl_delay.synth_reg_srl_inst         |synth_reg__34                                                     |     1|
|1785  |                \partial_one.last_srlc33e           |srlc33e__34                                                       |     1|
|1786  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__34                                |     1|
|1787  |              \srl_delay.synth_reg_srl_inst         |synth_reg__35                                                     |     1|
|1788  |                \partial_one.last_srlc33e           |srlc33e__35                                                       |     1|
|1789  |            inverter                                |sysgen_inverter_ea8186f943__18                                    |     1|
|1790  |            logical                                 |sysgen_logical_de7d5536d4__5                                      |     1|
|1791  |            mux1                                    |sysgen_mux_6ff6a55b7d__14                                         |     1|
|1792  |            mux2                                    |sysgen_mux_6ff6a55b7d__15                                         |     1|
|1793  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__9              |     1|
|1794  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__9                               |     1|
|1795  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__9                              |     1|
|1796  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__10             |     1|
|1797  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__10                              |     1|
|1798  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__10                             |     1|
|1799  |          status                                    |rfdc_multi_cores_mode4_status_x15                                 |    14|
|1800  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__5               |    14|
|1801  |              \latency_test.reg                     |synth_reg__parameterized4__13                                     |    14|
|1802  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__13                                       |    14|
|1803  |          add_del                                   |sysgen_delay_41169f3c2e__5                                        |    10|
|1804  |          dat_del                                   |sysgen_delay_d741a4088a__10                                       |    32|
|1805  |          we_del                                    |sysgen_delay_7a0a6a8ffc__20                                       |     1|
|1806  |      snapshot7_01                                  |rfdc_multi_cores_mode4_snapshot7_01                               |   141|
|1807  |        ss                                          |rfdc_multi_cores_mode4_ss_x8                                      |   141|
|1808  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x8                                 |    70|
|1809  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x17                            |     3|
|1810  |              delay                                 |rfdc_multi_cores_mode4_xldelay__28                                |     1|
|1811  |                \srl_delay.synth_reg_srl_inst       |synth_reg__29                                                     |     1|
|1812  |                  \partial_one.last_srlc33e         |srlc33e__29                                                       |     1|
|1813  |              inverter                              |sysgen_inverter_ea8186f943__15                                    |     1|
|1814  |              edge_op                               |sysgen_logical_2fc05d38ec__4                                      |     1|
|1815  |            delay                                   |sysgen_delay_7a0a6a8ffc__13                                       |     1|
|1816  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__4                 |    12|
|1817  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__4                                      |    12|
|1818  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__4                                        |    12|
|1819  |            delay4                                  |sysgen_delay_7a0a6a8ffc__15                                       |     1|
|1820  |            delay6                                  |sysgen_delay_d741a4088a__7                                        |    32|
|1821  |            inverter                                |sysgen_inverter_cab46e7fe9__4                                     |     2|
|1822  |            inverter1                               |sysgen_inverter_ea8186f943__16                                    |     1|
|1823  |            logical1                                |sysgen_logical_bc8ef74e74__8                                      |     2|
|1824  |            logical6                                |sysgen_logical_8ec590e6a0__4                                      |     1|
|1825  |            register5                               |rfdc_multi_cores_mode4_xlregister__4                              |     1|
|1826  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__4                               |     1|
|1827  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__4                              |     1|
|1828  |            shift                                   |sysgen_shift_aa766c13c0__4                                        |     1|
|1829  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__29                 |    13|
|1830  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x8                              |    14|
|1831  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x8                              |     2|
|1832  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__29 |     2|
|1833  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x18                            |     3|
|1834  |              delay                                 |rfdc_multi_cores_mode4_xldelay__22                                |     1|
|1835  |                \srl_delay.synth_reg_srl_inst       |synth_reg__23                                                     |     1|
|1836  |                  \partial_one.last_srlc33e         |srlc33e__23                                                       |     1|
|1837  |              inverter                              |sysgen_inverter_ea8186f943__13                                    |     1|
|1838  |              edge_op                               |sysgen_logical_95c2a499f8__4                                      |     1|
|1839  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__25                                |     1|
|1840  |              \srl_delay.synth_reg_srl_inst         |synth_reg__26                                                     |     1|
|1841  |                \partial_one.last_srlc33e           |srlc33e__26                                                       |     1|
|1842  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__26                                |     1|
|1843  |              \srl_delay.synth_reg_srl_inst         |synth_reg__27                                                     |     1|
|1844  |                \partial_one.last_srlc33e           |srlc33e__27                                                       |     1|
|1845  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__27                                |     1|
|1846  |              \srl_delay.synth_reg_srl_inst         |synth_reg__28                                                     |     1|
|1847  |                \partial_one.last_srlc33e           |srlc33e__28                                                       |     1|
|1848  |            inverter                                |sysgen_inverter_ea8186f943__14                                    |     1|
|1849  |            logical                                 |sysgen_logical_de7d5536d4__4                                      |     1|
|1850  |            mux1                                    |sysgen_mux_6ff6a55b7d__11                                         |     1|
|1851  |            mux2                                    |sysgen_mux_6ff6a55b7d__12                                         |     1|
|1852  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__7              |     1|
|1853  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__7                               |     1|
|1854  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__7                              |     1|
|1855  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__8              |     1|
|1856  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__8                               |     1|
|1857  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__8                              |     1|
|1858  |          status                                    |rfdc_multi_cores_mode4_status_x8                                  |    14|
|1859  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__4               |    14|
|1860  |              \latency_test.reg                     |synth_reg__parameterized4__12                                     |    14|
|1861  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__12                                       |    14|
|1862  |          add_del                                   |sysgen_delay_41169f3c2e__4                                        |    10|
|1863  |          dat_del                                   |sysgen_delay_d741a4088a__8                                        |    32|
|1864  |          we_del                                    |sysgen_delay_7a0a6a8ffc__16                                       |     1|
|1865  |      snapshot7_23                                  |rfdc_multi_cores_mode4_snapshot7_23                               |   141|
|1866  |        ss                                          |rfdc_multi_cores_mode4_ss_x7                                      |   141|
|1867  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x7                                 |    70|
|1868  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x15                            |     3|
|1869  |              delay                                 |rfdc_multi_cores_mode4_xldelay__21                                |     1|
|1870  |                \srl_delay.synth_reg_srl_inst       |synth_reg__22                                                     |     1|
|1871  |                  \partial_one.last_srlc33e         |srlc33e__22                                                       |     1|
|1872  |              inverter                              |sysgen_inverter_ea8186f943__11                                    |     1|
|1873  |              edge_op                               |sysgen_logical_2fc05d38ec__3                                      |     1|
|1874  |            delay                                   |sysgen_delay_7a0a6a8ffc__9                                        |     1|
|1875  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__3                 |    12|
|1876  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__3                                      |    12|
|1877  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__3                                        |    12|
|1878  |            delay4                                  |sysgen_delay_7a0a6a8ffc__11                                       |     1|
|1879  |            delay6                                  |sysgen_delay_d741a4088a__5                                        |    32|
|1880  |            inverter                                |sysgen_inverter_cab46e7fe9__3                                     |     2|
|1881  |            inverter1                               |sysgen_inverter_ea8186f943__12                                    |     1|
|1882  |            logical1                                |sysgen_logical_bc8ef74e74__6                                      |     2|
|1883  |            logical6                                |sysgen_logical_8ec590e6a0__3                                      |     1|
|1884  |            register5                               |rfdc_multi_cores_mode4_xlregister__3                              |     1|
|1885  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__3                               |     1|
|1886  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__3                              |     1|
|1887  |            shift                                   |sysgen_shift_aa766c13c0__3                                        |     1|
|1888  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__30                 |    13|
|1889  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x7                              |    14|
|1890  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x7                              |     2|
|1891  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__30 |     2|
|1892  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x16                            |     3|
|1893  |              delay                                 |rfdc_multi_cores_mode4_xldelay__15                                |     1|
|1894  |                \srl_delay.synth_reg_srl_inst       |synth_reg__16                                                     |     1|
|1895  |                  \partial_one.last_srlc33e         |srlc33e__16                                                       |     1|
|1896  |              inverter                              |sysgen_inverter_ea8186f943__9                                     |     1|
|1897  |              edge_op                               |sysgen_logical_95c2a499f8__3                                      |     1|
|1898  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__18                                |     1|
|1899  |              \srl_delay.synth_reg_srl_inst         |synth_reg__19                                                     |     1|
|1900  |                \partial_one.last_srlc33e           |srlc33e__19                                                       |     1|
|1901  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__19                                |     1|
|1902  |              \srl_delay.synth_reg_srl_inst         |synth_reg__20                                                     |     1|
|1903  |                \partial_one.last_srlc33e           |srlc33e__20                                                       |     1|
|1904  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__20                                |     1|
|1905  |              \srl_delay.synth_reg_srl_inst         |synth_reg__21                                                     |     1|
|1906  |                \partial_one.last_srlc33e           |srlc33e__21                                                       |     1|
|1907  |            inverter                                |sysgen_inverter_ea8186f943__10                                    |     1|
|1908  |            logical                                 |sysgen_logical_de7d5536d4__3                                      |     1|
|1909  |            mux1                                    |sysgen_mux_6ff6a55b7d__8                                          |     1|
|1910  |            mux2                                    |sysgen_mux_6ff6a55b7d__9                                          |     1|
|1911  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__5              |     1|
|1912  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__5                               |     1|
|1913  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__5                              |     1|
|1914  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__6              |     1|
|1915  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__6                               |     1|
|1916  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__6                              |     1|
|1917  |          status                                    |rfdc_multi_cores_mode4_status_x7                                  |    14|
|1918  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__3               |    14|
|1919  |              \latency_test.reg                     |synth_reg__parameterized4__11                                     |    14|
|1920  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__11                                       |    14|
|1921  |          add_del                                   |sysgen_delay_41169f3c2e__3                                        |    10|
|1922  |          dat_del                                   |sysgen_delay_d741a4088a__6                                        |    32|
|1923  |          we_del                                    |sysgen_delay_7a0a6a8ffc__12                                       |     1|
|1924  |      snapshot7_45                                  |rfdc_multi_cores_mode4_snapshot7_45                               |   141|
|1925  |        ss                                          |rfdc_multi_cores_mode4_ss_x9                                      |   141|
|1926  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x10                                |    70|
|1927  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x21                            |     3|
|1928  |              delay                                 |rfdc_multi_cores_mode4_xldelay__14                                |     1|
|1929  |                \srl_delay.synth_reg_srl_inst       |synth_reg__15                                                     |     1|
|1930  |                  \partial_one.last_srlc33e         |srlc33e__15                                                       |     1|
|1931  |              inverter                              |sysgen_inverter_ea8186f943__7                                     |     1|
|1932  |              edge_op                               |sysgen_logical_2fc05d38ec__2                                      |     1|
|1933  |            delay                                   |sysgen_delay_7a0a6a8ffc__5                                        |     1|
|1934  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__2                 |    12|
|1935  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__2                                      |    12|
|1936  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__2                                        |    12|
|1937  |            delay4                                  |sysgen_delay_7a0a6a8ffc__7                                        |     1|
|1938  |            delay6                                  |sysgen_delay_d741a4088a__3                                        |    32|
|1939  |            inverter                                |sysgen_inverter_cab46e7fe9__2                                     |     2|
|1940  |            inverter1                               |sysgen_inverter_ea8186f943__8                                     |     1|
|1941  |            logical1                                |sysgen_logical_bc8ef74e74__4                                      |     2|
|1942  |            logical6                                |sysgen_logical_8ec590e6a0__2                                      |     1|
|1943  |            register5                               |rfdc_multi_cores_mode4_xlregister__2                              |     1|
|1944  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__2                               |     1|
|1945  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__2                              |     1|
|1946  |            shift                                   |sysgen_shift_aa766c13c0__2                                        |     1|
|1947  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free__xdcDup__31                 |    13|
|1948  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x10                             |    14|
|1949  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x10                             |     2|
|1950  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0__xdcDup__31 |     2|
|1951  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x22                            |     3|
|1952  |              delay                                 |rfdc_multi_cores_mode4_xldelay__8                                 |     1|
|1953  |                \srl_delay.synth_reg_srl_inst       |synth_reg__9                                                      |     1|
|1954  |                  \partial_one.last_srlc33e         |srlc33e__9                                                        |     1|
|1955  |              inverter                              |sysgen_inverter_ea8186f943__5                                     |     1|
|1956  |              edge_op                               |sysgen_logical_95c2a499f8__2                                      |     1|
|1957  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__11                                |     1|
|1958  |              \srl_delay.synth_reg_srl_inst         |synth_reg__12                                                     |     1|
|1959  |                \partial_one.last_srlc33e           |srlc33e__12                                                       |     1|
|1960  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__12                                |     1|
|1961  |              \srl_delay.synth_reg_srl_inst         |synth_reg__13                                                     |     1|
|1962  |                \partial_one.last_srlc33e           |srlc33e__13                                                       |     1|
|1963  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__13                                |     1|
|1964  |              \srl_delay.synth_reg_srl_inst         |synth_reg__14                                                     |     1|
|1965  |                \partial_one.last_srlc33e           |srlc33e__14                                                       |     1|
|1966  |            inverter                                |sysgen_inverter_ea8186f943__6                                     |     1|
|1967  |            logical                                 |sysgen_logical_de7d5536d4__2                                      |     1|
|1968  |            mux1                                    |sysgen_mux_6ff6a55b7d__5                                          |     1|
|1969  |            mux2                                    |sysgen_mux_6ff6a55b7d__6                                          |     1|
|1970  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__3              |     1|
|1971  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__3                               |     1|
|1972  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__3                              |     1|
|1973  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__4              |     1|
|1974  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__4                               |     1|
|1975  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__4                              |     1|
|1976  |          status                                    |rfdc_multi_cores_mode4_status_x10                                 |    14|
|1977  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__2               |    14|
|1978  |              \latency_test.reg                     |synth_reg__parameterized4__10                                     |    14|
|1979  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__10                                       |    14|
|1980  |          add_del                                   |sysgen_delay_41169f3c2e__2                                        |    10|
|1981  |          dat_del                                   |sysgen_delay_d741a4088a__4                                        |    32|
|1982  |          we_del                                    |sysgen_delay_7a0a6a8ffc__8                                        |     1|
|1983  |      snapshot7_67                                  |rfdc_multi_cores_mode4_snapshot7_67                               |   141|
|1984  |        ss                                          |rfdc_multi_cores_mode4_ss_x10                                     |   141|
|1985  |          add_gen                                   |rfdc_multi_cores_mode4_add_gen_x9                                 |    70|
|1986  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x19                            |     3|
|1987  |              delay                                 |rfdc_multi_cores_mode4_xldelay__7                                 |     1|
|1988  |                \srl_delay.synth_reg_srl_inst       |synth_reg__8                                                      |     1|
|1989  |                  \partial_one.last_srlc33e         |srlc33e__8                                                        |     1|
|1990  |              inverter                              |sysgen_inverter_ea8186f943__3                                     |     1|
|1991  |              edge_op                               |sysgen_logical_2fc05d38ec__1                                      |     1|
|1992  |            delay                                   |sysgen_delay_7a0a6a8ffc__1                                        |     1|
|1993  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__parameterized0__1                 |    12|
|1994  |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__1                                      |    12|
|1995  |                \partial_one.last_srlc33e           |srlc33e__parameterized1__1                                        |    12|
|1996  |            delay4                                  |sysgen_delay_7a0a6a8ffc__3                                        |     1|
|1997  |            delay6                                  |sysgen_delay_d741a4088a__1                                        |    32|
|1998  |            inverter                                |sysgen_inverter_cab46e7fe9__1                                     |     2|
|1999  |            inverter1                               |sysgen_inverter_ea8186f943__4                                     |     1|
|2000  |            logical1                                |sysgen_logical_bc8ef74e74__2                                      |     2|
|2001  |            logical6                                |sysgen_logical_8ec590e6a0__1                                      |     1|
|2002  |            register5                               |rfdc_multi_cores_mode4_xlregister__1                              |     1|
|2003  |              synth_reg_inst                        |synth_reg_w_init__parameterized1__1                               |     1|
|2004  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__1                              |     1|
|2005  |            shift                                   |sysgen_shift_aa766c13c0__1                                        |     1|
|2006  |            add_gen                                 |rfdc_multi_cores_mode4_xlcounter_free                             |    13|
|2007  |          basic_ctrl                                |rfdc_multi_cores_mode4_basic_ctrl_x9                              |    14|
|2008  |            dram_munge                              |rfdc_multi_cores_mode4_dram_munge_x9                              |     2|
|2009  |              input_count                           |rfdc_multi_cores_mode4_xlcounter_free__parameterized0             |     2|
|2010  |            edge_detect                             |rfdc_multi_cores_mode4_edge_detect_x20                            |     3|
|2011  |              delay                                 |rfdc_multi_cores_mode4_xldelay__1                                 |     1|
|2012  |                \srl_delay.synth_reg_srl_inst       |synth_reg__2                                                      |     1|
|2013  |                  \partial_one.last_srlc33e         |srlc33e__2                                                        |     1|
|2014  |              inverter                              |sysgen_inverter_ea8186f943__1                                     |     1|
|2015  |              edge_op                               |sysgen_logical_95c2a499f8__1                                      |     1|
|2016  |            delay1                                  |rfdc_multi_cores_mode4_xldelay__4                                 |     1|
|2017  |              \srl_delay.synth_reg_srl_inst         |synth_reg__5                                                      |     1|
|2018  |                \partial_one.last_srlc33e           |srlc33e__5                                                        |     1|
|2019  |            delay2                                  |rfdc_multi_cores_mode4_xldelay__5                                 |     1|
|2020  |              \srl_delay.synth_reg_srl_inst         |synth_reg__6                                                      |     1|
|2021  |                \partial_one.last_srlc33e           |srlc33e__6                                                        |     1|
|2022  |            delay3                                  |rfdc_multi_cores_mode4_xldelay__6                                 |     1|
|2023  |              \srl_delay.synth_reg_srl_inst         |synth_reg__7                                                      |     1|
|2024  |                \partial_one.last_srlc33e           |srlc33e__7                                                        |     1|
|2025  |            inverter                                |sysgen_inverter_ea8186f943__2                                     |     1|
|2026  |            logical                                 |sysgen_logical_de7d5536d4__1                                      |     1|
|2027  |            mux1                                    |sysgen_mux_6ff6a55b7d__2                                          |     1|
|2028  |            mux2                                    |sysgen_mux_6ff6a55b7d__3                                          |     1|
|2029  |            register1                               |rfdc_multi_cores_mode4_xlregister__parameterized1__1              |     1|
|2030  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__1                               |     1|
|2031  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__1                              |     1|
|2032  |            register6                               |rfdc_multi_cores_mode4_xlregister__parameterized1__2              |     1|
|2033  |              synth_reg_inst                        |synth_reg_w_init__parameterized5__2                               |     1|
|2034  |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__2                              |     1|
|2035  |          status                                    |rfdc_multi_cores_mode4_status_x9                                  |    14|
|2036  |            cast_gw                                 |rfdc_multi_cores_mode4_xlconvert__parameterized4__1               |    14|
|2037  |              \latency_test.reg                     |synth_reg__parameterized4__9                                      |    14|
|2038  |                \partial_one.last_srlc33e           |srlc33e__parameterized3__9                                        |    14|
|2039  |          add_del                                   |sysgen_delay_41169f3c2e__1                                        |    10|
|2040  |          dat_del                                   |sysgen_delay_d741a4088a__2                                        |    32|
|2041  |          we_del                                    |sysgen_delay_7a0a6a8ffc__4                                        |     1|
|2042  |      sync_state0                                   |rfdc_multi_cores_mode4_sync_state0                                |     1|
|2043  |        cast_gw                                     |rfdc_multi_cores_mode4_xlconvert__parameterized5                  |     1|
|2044  |          \latency_test.reg                         |synth_reg__parameterized4__1                                      |     1|
|2045  |            \partial_one.last_srlc33e               |srlc33e__parameterized3__1                                        |     1|
|2046  |      sync_state1                                   |rfdc_multi_cores_mode4_sync_state1                                |     1|
|2047  |        cast_gw                                     |rfdc_multi_cores_mode4_xlconvert__parameterized5__7               |     1|
|2048  |          \latency_test.reg                         |synth_reg__parameterized4__8                                      |     1|
|2049  |            \partial_one.last_srlc33e               |srlc33e__parameterized3__8                                        |     1|
|2050  |      sync_state2                                   |rfdc_multi_cores_mode4_sync_state2                                |     1|
|2051  |        cast_gw                                     |rfdc_multi_cores_mode4_xlconvert__parameterized5__6               |     1|
|2052  |          \latency_test.reg                         |synth_reg__parameterized4__7                                      |     1|
|2053  |            \partial_one.last_srlc33e               |srlc33e__parameterized3__7                                        |     1|
|2054  |      sync_state3                                   |rfdc_multi_cores_mode4_sync_state3                                |     1|
|2055  |        cast_gw                                     |rfdc_multi_cores_mode4_xlconvert__parameterized5__5               |     1|
|2056  |          \latency_test.reg                         |synth_reg__parameterized4__6                                      |     1|
|2057  |            \partial_one.last_srlc33e               |srlc33e__parameterized3__6                                        |     1|
|2058  |      sync_state4                                   |rfdc_multi_cores_mode4_sync_state4                                |     1|
|2059  |        cast_gw                                     |rfdc_multi_cores_mode4_xlconvert__parameterized5__4               |     1|
|2060  |          \latency_test.reg                         |synth_reg__parameterized4__5                                      |     1|
|2061  |            \partial_one.last_srlc33e               |srlc33e__parameterized3__5                                        |     1|
|2062  |      sync_state5                                   |rfdc_multi_cores_mode4_sync_state5                                |     1|
|2063  |        cast_gw                                     |rfdc_multi_cores_mode4_xlconvert__parameterized5__3               |     1|
|2064  |          \latency_test.reg                         |synth_reg__parameterized4__4                                      |     1|
|2065  |            \partial_one.last_srlc33e               |srlc33e__parameterized3__4                                        |     1|
|2066  |      sync_state6                                   |rfdc_multi_cores_mode4_sync_state6                                |     1|
|2067  |        cast_gw                                     |rfdc_multi_cores_mode4_xlconvert__parameterized5__2               |     1|
|2068  |          \latency_test.reg                         |synth_reg__parameterized4__3                                      |     1|
|2069  |            \partial_one.last_srlc33e               |srlc33e__parameterized3__3                                        |     1|
|2070  |      sync_state7                                   |rfdc_multi_cores_mode4_sync_state7                                |     1|
|2071  |        cast_gw                                     |rfdc_multi_cores_mode4_xlconvert__parameterized5__1               |     1|
|2072  |          \latency_test.reg                         |synth_reg__parameterized4__2                                      |     1|
|2073  |            \partial_one.last_srlc33e               |srlc33e__parameterized3__2                                        |     1|
|2074  |      counter_led                                   |rfdc_multi_cores_mode4_xlcounter_free__parameterized1             |    28|
|2075  |  zcu111_inst                                       |zcu111                                                            |  2232|
|2076  |    axi_interconnect_0                              |zcu111_axi_interconnect_0_0                                       |  1558|
|2077  |      m00_couplers                                  |m00_couplers_imp_1CG92RI                                          |   334|
|2078  |      m01_couplers                                  |m01_couplers_imp_9O4VJ                                            |   350|
|2079  |  rfdc_multi_cores_mode4_led_cntrl                  |cdc_synchroniser__1                                               |     4|
|2080  |  rfdc_multi_cores_mode4_snapshot0_01_ss_ctrl       |cdc_synchroniser__3                                               |     6|
|2081  |  rfdc_multi_cores_mode4_snapshot0_01_ss_status     |cdc_synchroniser__4                                               |    17|
|2082  |  rfdc_multi_cores_mode4_snapshot0_23_ss_ctrl       |cdc_synchroniser__5                                               |     6|
|2083  |  rfdc_multi_cores_mode4_snapshot0_23_ss_status     |cdc_synchroniser__6                                               |    17|
|2084  |  rfdc_multi_cores_mode4_snapshot0_45_ss_ctrl       |cdc_synchroniser__7                                               |     6|
|2085  |  rfdc_multi_cores_mode4_snapshot0_45_ss_status     |cdc_synchroniser__8                                               |    17|
|2086  |  rfdc_multi_cores_mode4_snapshot0_67_ss_ctrl       |cdc_synchroniser__9                                               |     6|
|2087  |  rfdc_multi_cores_mode4_snapshot0_67_ss_status     |cdc_synchroniser__10                                              |    17|
|2088  |  rfdc_multi_cores_mode4_snapshot1_01_ss_ctrl       |cdc_synchroniser__11                                              |     6|
|2089  |  rfdc_multi_cores_mode4_snapshot1_01_ss_status     |cdc_synchroniser__12                                              |    17|
|2090  |  rfdc_multi_cores_mode4_snapshot1_23_ss_ctrl       |cdc_synchroniser__13                                              |     6|
|2091  |  rfdc_multi_cores_mode4_snapshot1_23_ss_status     |cdc_synchroniser__14                                              |    17|
|2092  |  rfdc_multi_cores_mode4_snapshot1_45_ss_ctrl       |cdc_synchroniser__15                                              |     6|
|2093  |  rfdc_multi_cores_mode4_snapshot1_45_ss_status     |cdc_synchroniser__16                                              |    17|
|2094  |  rfdc_multi_cores_mode4_snapshot1_67_ss_ctrl       |cdc_synchroniser__17                                              |     6|
|2095  |  rfdc_multi_cores_mode4_snapshot1_67_ss_status     |cdc_synchroniser__18                                              |    17|
|2096  |  rfdc_multi_cores_mode4_snapshot2_01_ss_ctrl       |cdc_synchroniser__19                                              |     6|
|2097  |  rfdc_multi_cores_mode4_snapshot2_01_ss_status     |cdc_synchroniser__20                                              |    17|
|2098  |  rfdc_multi_cores_mode4_snapshot2_23_ss_ctrl       |cdc_synchroniser__21                                              |     6|
|2099  |  rfdc_multi_cores_mode4_snapshot2_23_ss_status     |cdc_synchroniser__22                                              |    17|
|2100  |  rfdc_multi_cores_mode4_snapshot2_45_ss_ctrl       |cdc_synchroniser__23                                              |     6|
|2101  |  rfdc_multi_cores_mode4_snapshot2_45_ss_status     |cdc_synchroniser__24                                              |    17|
|2102  |  rfdc_multi_cores_mode4_snapshot2_67_ss_ctrl       |cdc_synchroniser__25                                              |     6|
|2103  |  rfdc_multi_cores_mode4_snapshot2_67_ss_status     |cdc_synchroniser__26                                              |    17|
|2104  |  rfdc_multi_cores_mode4_snapshot2_6_67_ss_ctrl     |cdc_synchroniser__27                                              |     6|
|2105  |  rfdc_multi_cores_mode4_snapshot2_6_67_ss_status   |cdc_synchroniser__28                                              |    17|
|2106  |  rfdc_multi_cores_mode4_snapshot3_01_ss_ctrl       |cdc_synchroniser__29                                              |     6|
|2107  |  rfdc_multi_cores_mode4_snapshot3_01_ss_status     |cdc_synchroniser__30                                              |    17|
|2108  |  rfdc_multi_cores_mode4_snapshot3_23_ss_ctrl       |cdc_synchroniser__31                                              |     6|
|2109  |  rfdc_multi_cores_mode4_snapshot3_23_ss_status     |cdc_synchroniser__32                                              |    17|
|2110  |  rfdc_multi_cores_mode4_snapshot3_45_ss_ctrl       |cdc_synchroniser__33                                              |     6|
|2111  |  rfdc_multi_cores_mode4_snapshot3_45_ss_status     |cdc_synchroniser__34                                              |    17|
|2112  |  rfdc_multi_cores_mode4_snapshot3_67_ss_ctrl       |cdc_synchroniser__35                                              |     6|
|2113  |  rfdc_multi_cores_mode4_snapshot3_67_ss_status     |cdc_synchroniser__36                                              |    17|
|2114  |  rfdc_multi_cores_mode4_snapshot4_01_ss_ctrl       |cdc_synchroniser__37                                              |     6|
|2115  |  rfdc_multi_cores_mode4_snapshot4_01_ss_status     |cdc_synchroniser__38                                              |    17|
|2116  |  rfdc_multi_cores_mode4_snapshot4_23_ss_ctrl       |cdc_synchroniser__39                                              |     6|
|2117  |  rfdc_multi_cores_mode4_snapshot4_23_ss_status     |cdc_synchroniser__40                                              |    17|
|2118  |  rfdc_multi_cores_mode4_snapshot4_56_ss_ctrl       |cdc_synchroniser__41                                              |     6|
|2119  |  rfdc_multi_cores_mode4_snapshot4_56_ss_status     |cdc_synchroniser__42                                              |    17|
|2120  |  rfdc_multi_cores_mode4_snapshot4_78_ss_ctrl       |cdc_synchroniser__43                                              |     6|
|2121  |  rfdc_multi_cores_mode4_snapshot4_78_ss_status     |cdc_synchroniser__44                                              |    17|
|2122  |  rfdc_multi_cores_mode4_snapshot5_01_ss_ctrl       |cdc_synchroniser__45                                              |     6|
|2123  |  rfdc_multi_cores_mode4_snapshot5_01_ss_status     |cdc_synchroniser__46                                              |    17|
|2124  |  rfdc_multi_cores_mode4_snapshot5_23_ss_ctrl       |cdc_synchroniser__47                                              |     6|
|2125  |  rfdc_multi_cores_mode4_snapshot5_23_ss_status     |cdc_synchroniser__48                                              |    17|
|2126  |  rfdc_multi_cores_mode4_snapshot5_45_ss_ctrl       |cdc_synchroniser__49                                              |     6|
|2127  |  rfdc_multi_cores_mode4_snapshot5_45_ss_status     |cdc_synchroniser__50                                              |    17|
|2128  |  rfdc_multi_cores_mode4_snapshot5_67_ss_ctrl       |cdc_synchroniser__51                                              |     6|
|2129  |  rfdc_multi_cores_mode4_snapshot5_67_ss_status     |cdc_synchroniser__52                                              |    17|
|2130  |  rfdc_multi_cores_mode4_snapshot6_01_ss_ctrl       |cdc_synchroniser__53                                              |     6|
|2131  |  rfdc_multi_cores_mode4_snapshot6_01_ss_status     |cdc_synchroniser__54                                              |    17|
|2132  |  rfdc_multi_cores_mode4_snapshot6_23_ss_ctrl       |cdc_synchroniser__55                                              |     6|
|2133  |  rfdc_multi_cores_mode4_snapshot6_23_ss_status     |cdc_synchroniser__56                                              |    17|
|2134  |  rfdc_multi_cores_mode4_snapshot6_45_ss_ctrl       |cdc_synchroniser__57                                              |     6|
|2135  |  rfdc_multi_cores_mode4_snapshot6_45_ss_status     |cdc_synchroniser__58                                              |    17|
|2136  |  rfdc_multi_cores_mode4_snapshot7_01_ss_ctrl       |cdc_synchroniser__59                                              |     6|
|2137  |  rfdc_multi_cores_mode4_snapshot7_01_ss_status     |cdc_synchroniser__60                                              |    17|
|2138  |  rfdc_multi_cores_mode4_snapshot7_23_ss_ctrl       |cdc_synchroniser__61                                              |     6|
|2139  |  rfdc_multi_cores_mode4_snapshot7_23_ss_status     |cdc_synchroniser__62                                              |    17|
|2140  |  rfdc_multi_cores_mode4_snapshot7_45_ss_ctrl       |cdc_synchroniser__63                                              |     6|
|2141  |  rfdc_multi_cores_mode4_snapshot7_45_ss_status     |cdc_synchroniser__64                                              |    17|
|2142  |  rfdc_multi_cores_mode4_snapshot7_67_ss_ctrl       |cdc_synchroniser__65                                              |     6|
|2143  |  rfdc_multi_cores_mode4_snapshot7_67_ss_status     |cdc_synchroniser__66                                              |    17|
|2144  |  rfdc_multi_cores_mode4_sync_state0                |cdc_synchroniser__67                                              |     4|
|2145  |  rfdc_multi_cores_mode4_sync_state1                |cdc_synchroniser__68                                              |     4|
|2146  |  rfdc_multi_cores_mode4_sync_state2                |cdc_synchroniser__69                                              |     4|
|2147  |  rfdc_multi_cores_mode4_sync_state3                |cdc_synchroniser__70                                              |     4|
|2148  |  rfdc_multi_cores_mode4_sync_state4                |cdc_synchroniser__71                                              |     4|
|2149  |  rfdc_multi_cores_mode4_sync_state5                |cdc_synchroniser__72                                              |     4|
|2150  |  rfdc_multi_cores_mode4_sync_state6                |cdc_synchroniser__73                                              |     4|
|2151  |  rfdc_multi_cores_mode4_sync_state7                |cdc_synchroniser                                                  |     4|
|2152  |  rfdc_multi_cores_mode4_gpio_led1                  |gpio_simulink2ext__1                                              |     1|
|2153  |  rfdc_multi_cores_mode4_gpio_led                   |gpio_simulink2ext                                                 |     1|
+------+----------------------------------------------------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:02:01 . Memory (MB): peak = 2968.965 ; gain = 1538.148 ; free physical = 5229 ; free virtual = 28276
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 30 critical warnings and 6137 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:38 . Memory (MB): peak = 2968.965 ; gain = 498.555 ; free physical = 5265 ; free virtual = 28312
Synthesis Optimization Complete : Time (s): cpu = 00:01:32 ; elapsed = 00:02:01 . Memory (MB): peak = 2968.973 ; gain = 1538.148 ; free physical = 5275 ; free virtual = 28323
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1014 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.613 ; gain = 0.000 ; free physical = 5178 ; free virtual = 28226
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1011 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 1003 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1998 Infos, 586 Warnings, 30 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:02:04 . Memory (MB): peak = 3016.613 ; gain = 1599.527 ; free physical = 5249 ; free virtual = 28296
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3016.613 ; gain = 0.000 ; free physical = 5246 ; free virtual = 28294
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 15 18:32:36 2020...
[Sat Aug 15 18:32:36 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:16:33 ; elapsed = 00:07:57 . Memory (MB): peak = 2066.977 ; gain = 0.000 ; free physical = 7059 ; free virtual = 30065
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/RFDC_MODE4/RFDC_MODE4.dcp' for cell 'rfdc_multi_cores_mode4_rfdc_V0_2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i0.dcp' for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/counter_led/comp0.core_instance0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i1.dcp' for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode4_c_counter_binary_v12_0_i2.dcp' for cell 'rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0.dcp' for cell 'zcu111_inst/axi_protocol_convert_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0.dcp' for cell 'zcu111_inst/axi_protocol_convert_2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.dcp' for cell 'zcu111_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.dcp' for cell 'zcu111_inst/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0.dcp' for cell 'zcu111_inst/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0.dcp' for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1.dcp' for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
INFO: [Netlist 29-17] Analyzing 283 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_board.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_board.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/RFDC_MODE4/synth/RFDC_MODE4_clocks.xdc] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/RFDC_MODE4/synth/RFDC_MODE4_clocks.xdc:56]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3216.320 ; gain = 444.891 ; free physical = 5829 ; free virtual = 28835
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/RFDC_MODE4/synth/RFDC_MODE4_clocks.xdc] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode4/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode4/user_const.xdc:8]
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode4/user_const.xdc]
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/RFDC_MODE4/synth/RFDC_MODE4.xdc] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.srcs/sources_1/ip/RFDC_MODE4/synth/RFDC_MODE4.xdc] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/cdc_dac1_clk_valid_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/cdc_dac1_clk_valid_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc2_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc2_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc2_clk_present_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc2_clk_present_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc3_pll_lock_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc3_pll_lock_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc3_powerup_state_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc3_powerup_state_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc3_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc3_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc3_clk_present_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc3_clk_present_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac0_pll_lock_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac0_pll_lock_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac0_powerup_state_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac0_powerup_state_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac0_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac0_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac0_clk_present_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac0_clk_present_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac1_pll_lock_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac1_pll_lock_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac1_powerup_state_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac1_powerup_state_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac1_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac1_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac1_clk_present_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac1_clk_present_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/cdc_adc0_clk_valid_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/cdc_adc0_clk_valid_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/cdc_adc1_clk_valid_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/cdc_adc1_clk_valid_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/cdc_adc2_clk_valid_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/cdc_adc2_clk_valid_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/cdc_adc3_clk_valid_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/cdc_adc3_clk_valid_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/cdc_dac0_clk_valid_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/cdc_dac0_clk_valid_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac0_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac0_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac1_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_dac1_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc0_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc0_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc1_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc1_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc2_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc2_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc3_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc3_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc0_pll_lock_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc0_pll_lock_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc0_powerup_state_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc0_powerup_state_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc0_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc0_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc0_clk_present_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc0_clk_present_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc1_pll_lock_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc1_pll_lock_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc1_powerup_state_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc1_powerup_state_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc1_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc1_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc1_clk_present_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc1_clk_present_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc2_pll_lock_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc2_pll_lock_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc2_powerup_state_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/RFDC_MODE4_rf_wrapper_i/cdc_adc2_powerup_state_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc33_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc33_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc01_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc01_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc01_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc01_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc01_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc01_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc01_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc01_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc02_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc02_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc02_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc02_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc02_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc02_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc02_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc02_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc03_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc03_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc03_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc03_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc03_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc03_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc03_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc03_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc10_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc10_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc10_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc10_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc10_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc10_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc10_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc10_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc11_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc11_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc11_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc11_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc11_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc11_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc11_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc11_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc12_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc12_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc12_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc12_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc12_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc12_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc12_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc12_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc13_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc13_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc13_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc13_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc13_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc13_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc13_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc13_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc20_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc20_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc20_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc20_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc20_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc20_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc20_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc20_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc21_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc21_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc21_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc21_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc21_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc21_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc21_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc21_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc22_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc22_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc22_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc22_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc22_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc22_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc22_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc22_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc23_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc23_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc23_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc23_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc23_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc23_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc23_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc23_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc30_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc30_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc30_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc30_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc30_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc30_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc30_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc30_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc31_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc31_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc31_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc31_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc31_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc31_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc31_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc31_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc32_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc32_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc32_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc32_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc32_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc32_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc32_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc32_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc33_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc33_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc33_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc33_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc33_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc33_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac00_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac00_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac00_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac00_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac01_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac01_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac01_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac01_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac02_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac02_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac02_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac02_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac03_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac03_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac03_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac03_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac10_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac10_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac10_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac10_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac11_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac11_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac11_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac11_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac12_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac12_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac12_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac12_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac13_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac13_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac13_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_dac13_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc00_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc00_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc00_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc00_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc00_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc00_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc00_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_cores_mode4_rfdc_V0_2/inst/i_RFDC_MODE4_irq_sync/sync_adc00_fifo_irq'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3452.434 ; gain = 0.000 ; free physical = 5857 ; free virtual = 28863
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3452.434 ; gain = 1385.457 ; free physical = 5856 ; free virtual = 28863
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3452.434 ; gain = 0.000 ; free physical = 5857 ; free virtual = 28863
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3452.434 ; gain = 0.000 ; free physical = 5838 ; free virtual = 28849
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3452.434 ; gain = 0.000 ; free physical = 5838 ; free virtual = 28850
[Sat Aug 15 18:33:18 2020] Launched impl_1...
Run output will be captured here: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3452.434 ; gain = 0.000 ; free physical = 5831 ; free virtual = 28847
# wait_on_run impl_1
[Sat Aug 15 18:33:18 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.922 ; gain = 0.000 ; free physical = 5671 ; free virtual = 28687
INFO: [Netlist 29-17] Analyzing 283 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2591.859 ; gain = 0.000 ; free physical = 4330 ; free virtual = 27346
Restored from archive | CPU: 0.160000 secs | Memory: 1.378815 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2591.859 ; gain = 0.000 ; free physical = 4330 ; free virtual = 27346
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.859 ; gain = 0.000 ; free physical = 4339 ; free virtual = 27354
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2591.859 ; gain = 1196.938 ; free physical = 4339 ; free virtual = 27355
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 21 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2663.895 ; gain = 64.031 ; free physical = 4320 ; free virtual = 27336

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2667ebb95

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2805.895 ; gain = 142.000 ; free physical = 4266 ; free virtual = 27282

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 198 inverter(s) to 5077 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 221def29d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2929.922 ; gain = 56.027 ; free physical = 4242 ; free virtual = 27258
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 501 cells
INFO: [Opt 31-1021] In phase Retarget, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15ae4aa5d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2929.922 ; gain = 56.027 ; free physical = 4242 ; free virtual = 27257
INFO: [Opt 31-389] Phase Constant propagation created 60 cells and removed 430 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fb58f5ce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2929.922 ; gain = 56.027 ; free physical = 4243 ; free virtual = 27258
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 883 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 15fc5c285

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2929.922 ; gain = 56.027 ; free physical = 4241 ; free virtual = 27257
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a68c3f43

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2929.922 ; gain = 56.027 ; free physical = 4242 ; free virtual = 27258
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16cc17515

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2929.922 ; gain = 56.027 ; free physical = 4242 ; free virtual = 27258
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |             501  |                                             33  |
|  Constant propagation         |              60  |             430  |                                             30  |
|  Sweep                        |               0  |             883  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             31  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2929.922 ; gain = 0.000 ; free physical = 4242 ; free virtual = 27257
Ending Logic Optimization Task | Checksum: 1cee5520a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2929.922 ; gain = 56.027 ; free physical = 4243 ; free virtual = 27259

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.210 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 32 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 35 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 19b8cbb22

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3232 ; free virtual = 26248
Ending Power Optimization Task | Checksum: 19b8cbb22

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 4516.180 ; gain = 1586.258 ; free physical = 3266 ; free virtual = 26282

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1b993feec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3274 ; free virtual = 26290
Ending Final Cleanup Task | Checksum: 1b993feec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3274 ; free virtual = 26290

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3274 ; free virtual = 26290
Ending Netlist Obfuscation Task | Checksum: 1b993feec

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3276 ; free virtual = 26292
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:00 . Memory (MB): peak = 4516.180 ; gain = 1924.320 ; free physical = 3273 ; free virtual = 26289
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3276 ; free virtual = 26291
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3256 ; free virtual = 26276
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3266 ; free virtual = 26287
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3267 ; free virtual = 26291
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 21 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3215 ; free virtual = 26239
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10a12d31b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3215 ; free virtual = 26238
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3215 ; free virtual = 26239

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5d37ad98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3180 ; free virtual = 26204

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-896] Complex timing constraints detected. Disabling fast timing updates
Phase 1.3 Build Placer Netlist Model | Checksum: 12a295b25

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3155 ; free virtual = 26179

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12a295b25

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3152 ; free virtual = 26176
Phase 1 Placer Initialization | Checksum: 12a295b25

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3152 ; free virtual = 26175

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11591c58f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3048 ; free virtual = 26072

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3033 ; free virtual = 26057

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: ed16ab39

Time (s): cpu = 00:01:42 ; elapsed = 00:00:36 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3035 ; free virtual = 26059
Phase 2 Global Placement | Checksum: 1dfc3c429

Time (s): cpu = 00:01:45 ; elapsed = 00:00:37 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3040 ; free virtual = 26064

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dfc3c429

Time (s): cpu = 00:01:46 ; elapsed = 00:00:37 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3039 ; free virtual = 26063

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18bb035a4

Time (s): cpu = 00:01:49 ; elapsed = 00:00:38 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3036 ; free virtual = 26060

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c1f094e3

Time (s): cpu = 00:01:50 ; elapsed = 00:00:38 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3038 ; free virtual = 26062

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1073068f1

Time (s): cpu = 00:01:53 ; elapsed = 00:00:40 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3007 ; free virtual = 26031

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 12e552e39

Time (s): cpu = 00:01:53 ; elapsed = 00:00:40 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3005 ; free virtual = 26029

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 16e174d12

Time (s): cpu = 00:01:55 ; elapsed = 00:00:42 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2974 ; free virtual = 25998

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 130b49d7c

Time (s): cpu = 00:02:00 ; elapsed = 00:00:43 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2987 ; free virtual = 26011

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1015dfdfc

Time (s): cpu = 00:02:01 ; elapsed = 00:00:44 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2986 ; free virtual = 26010

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 5d027e01

Time (s): cpu = 00:02:01 ; elapsed = 00:00:44 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2993 ; free virtual = 26017
Phase 3 Detail Placement | Checksum: 5d027e01

Time (s): cpu = 00:02:02 ; elapsed = 00:00:45 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2993 ; free virtual = 26016

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e6e05017

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 3469 loads.
INFO: [Place 46-45] Replicated bufg driver zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 1 success, 1 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f3ff918e

Time (s): cpu = 00:02:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2989 ; free virtual = 26013
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.934. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b6aa6669

Time (s): cpu = 00:02:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2991 ; free virtual = 26015
Phase 4.1 Post Commit Optimization | Checksum: 1b6aa6669

Time (s): cpu = 00:02:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2992 ; free virtual = 26016

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b6aa6669

Time (s): cpu = 00:02:14 ; elapsed = 00:00:49 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3009 ; free virtual = 26033
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2960 ; free virtual = 25984

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2adb79c57

Time (s): cpu = 00:02:23 ; elapsed = 00:00:58 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2965 ; free virtual = 25989

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2965 ; free virtual = 25989
Phase 4.4 Final Placement Cleanup | Checksum: 322647c0f

Time (s): cpu = 00:02:23 ; elapsed = 00:00:58 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2962 ; free virtual = 25986
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 322647c0f

Time (s): cpu = 00:02:24 ; elapsed = 00:00:59 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2965 ; free virtual = 25989
Ending Placer Task | Checksum: 2984d6c69

Time (s): cpu = 00:02:24 ; elapsed = 00:00:59 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3089 ; free virtual = 26113
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:29 ; elapsed = 00:01:01 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3090 ; free virtual = 26114
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3089 ; free virtual = 26113
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3067 ; free virtual = 26104
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3040 ; free virtual = 26106
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3073 ; free virtual = 26109
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3036 ; free virtual = 26073
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3070 ; free virtual = 26107
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 21 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3042 ; free virtual = 26080
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3020 ; free virtual = 26070
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2988 ; free virtual = 26067
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3021 ; free virtual = 26071
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 21 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e330b29f ConstDB: 0 ShapeSum: be0f83dc RouteDB: f70d35ee

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 113cdc6e4

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 4765.191 ; gain = 249.012 ; free physical = 2646 ; free virtual = 25696
Post Restoration Checksum: NetGraph: f9454e58 NumContArr: 1881f0b7 Constraints: 88e7f336 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19aaf3245

Time (s): cpu = 00:01:21 ; elapsed = 00:01:04 . Memory (MB): peak = 4765.191 ; gain = 249.012 ; free physical = 2656 ; free virtual = 25706

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19aaf3245

Time (s): cpu = 00:01:22 ; elapsed = 00:01:04 . Memory (MB): peak = 4799.062 ; gain = 282.883 ; free physical = 2578 ; free virtual = 25628

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19aaf3245

Time (s): cpu = 00:01:22 ; elapsed = 00:01:04 . Memory (MB): peak = 4799.062 ; gain = 282.883 ; free physical = 2578 ; free virtual = 25628

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 15d66ad5a

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2547 ; free virtual = 25597

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 14957e275

Time (s): cpu = 00:01:38 ; elapsed = 00:01:11 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2566 ; free virtual = 25616
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.115  | TNS=0.000  | WHS=-0.050 | THS=-4.697 |

Phase 2 Router Initialization | Checksum: 1d0fe5fcd

Time (s): cpu = 00:01:46 ; elapsed = 00:01:13 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2560 ; free virtual = 25610

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14c8d2d4e

Time (s): cpu = 00:02:12 ; elapsed = 00:01:22 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2525 ; free virtual = 25575

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4644
 Number of Nodes with overlaps = 397
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.879  | TNS=0.000  | WHS=-0.007 | THS=-0.011 |

Phase 4.1 Global Iteration 0 | Checksum: 1ce7d67d6

Time (s): cpu = 00:02:50 ; elapsed = 00:01:37 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2526 ; free virtual = 25576

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1dd15b254

Time (s): cpu = 00:02:50 ; elapsed = 00:01:37 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2525 ; free virtual = 25575
Phase 4 Rip-up And Reroute | Checksum: 1dd15b254

Time (s): cpu = 00:02:50 ; elapsed = 00:01:37 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2525 ; free virtual = 25575

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2cd049cc8

Time (s): cpu = 00:02:55 ; elapsed = 00:01:39 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2531 ; free virtual = 25581
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.879  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2cd049cc8

Time (s): cpu = 00:02:56 ; elapsed = 00:01:39 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2529 ; free virtual = 25580

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2cd049cc8

Time (s): cpu = 00:02:56 ; elapsed = 00:01:39 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2531 ; free virtual = 25581
Phase 5 Delay and Skew Optimization | Checksum: 2cd049cc8

Time (s): cpu = 00:02:56 ; elapsed = 00:01:39 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2528 ; free virtual = 25578

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e4772511

Time (s): cpu = 00:03:00 ; elapsed = 00:01:40 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2532 ; free virtual = 25582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.879  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2a59ff870

Time (s): cpu = 00:03:00 ; elapsed = 00:01:40 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2530 ; free virtual = 25580
Phase 6 Post Hold Fix | Checksum: 2a59ff870

Time (s): cpu = 00:03:00 ; elapsed = 00:01:40 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2530 ; free virtual = 25580

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.13047 %
  Global Horizontal Routing Utilization  = 0.839529 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 269c3902f

Time (s): cpu = 00:03:01 ; elapsed = 00:01:41 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2525 ; free virtual = 25575

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 269c3902f

Time (s): cpu = 00:03:01 ; elapsed = 00:01:41 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2526 ; free virtual = 25576

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 269c3902f

Time (s): cpu = 00:03:02 ; elapsed = 00:01:42 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2503 ; free virtual = 25553

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.879  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 269c3902f

Time (s): cpu = 00:03:02 ; elapsed = 00:01:42 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2508 ; free virtual = 25559
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:02 ; elapsed = 00:01:42 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2615 ; free virtual = 25665

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:08 ; elapsed = 00:01:45 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2616 ; free virtual = 25666
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4888.305 ; gain = 0.000 ; free physical = 2615 ; free virtual = 25666
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4888.305 ; gain = 0.000 ; free physical = 2598 ; free virtual = 25661
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4888.305 ; gain = 0.000 ; free physical = 2570 ; free virtual = 25672
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4888.305 ; gain = 0.000 ; free physical = 2609 ; free virtual = 25675
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 4976.348 ; gain = 0.000 ; free physical = 2487 ; free virtual = 25553
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
115 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4976.348 ; gain = 0.000 ; free physical = 2434 ; free virtual = 25511
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 21 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4976.348 ; gain = 0.000 ; free physical = 2421 ; free virtual = 25500
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4976.348 ; gain = 0.000 ; free physical = 2402 ; free virtual = 25493
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4976.348 ; gain = 0.000 ; free physical = 2357 ; free virtual = 25488
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4976.348 ; gain = 0.000 ; free physical = 2398 ; free virtual = 25492
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Aug 15 18:38:50 2020...
[Sat Aug 15 18:38:55 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.85 ; elapsed = 00:05:38 . Memory (MB): peak = 3452.434 ; gain = 0.000 ; free physical = 5722 ; free virtual = 28816
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3614.586 ; gain = 45.336 ; free physical = 5319 ; free virtual = 28413
Restored from archive | CPU: 1.790000 secs | Memory: 29.484459 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3614.586 ; gain = 45.336 ; free physical = 5318 ; free virtual = 28412
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3614.586 ; gain = 0.000 ; free physical = 5324 ; free virtual = 28419
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3614.586 ; gain = 162.152 ; free physical = 5324 ; free virtual = 28418
# launch_runs impl_1 -to_step write_bitstream
[Sat Aug 15 18:39:08 2020] Launched impl_1...
Run output will be captured here: /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Aug 15 18:39:08 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.922 ; gain = 0.000 ; free physical = 5671 ; free virtual = 28687
INFO: [Netlist 29-17] Analyzing 283 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2591.859 ; gain = 0.000 ; free physical = 4330 ; free virtual = 27346
Restored from archive | CPU: 0.160000 secs | Memory: 1.378815 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2591.859 ; gain = 0.000 ; free physical = 4330 ; free virtual = 27346
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.859 ; gain = 0.000 ; free physical = 4339 ; free virtual = 27354
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2591.859 ; gain = 1196.938 ; free physical = 4339 ; free virtual = 27355
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 21 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2663.895 ; gain = 64.031 ; free physical = 4320 ; free virtual = 27336

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2667ebb95

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2805.895 ; gain = 142.000 ; free physical = 4266 ; free virtual = 27282

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 198 inverter(s) to 5077 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 221def29d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2929.922 ; gain = 56.027 ; free physical = 4242 ; free virtual = 27258
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 501 cells
INFO: [Opt 31-1021] In phase Retarget, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15ae4aa5d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2929.922 ; gain = 56.027 ; free physical = 4242 ; free virtual = 27257
INFO: [Opt 31-389] Phase Constant propagation created 60 cells and removed 430 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fb58f5ce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2929.922 ; gain = 56.027 ; free physical = 4243 ; free virtual = 27258
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 883 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 15fc5c285

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2929.922 ; gain = 56.027 ; free physical = 4241 ; free virtual = 27257
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a68c3f43

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2929.922 ; gain = 56.027 ; free physical = 4242 ; free virtual = 27258
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16cc17515

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2929.922 ; gain = 56.027 ; free physical = 4242 ; free virtual = 27258
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |             501  |                                             33  |
|  Constant propagation         |              60  |             430  |                                             30  |
|  Sweep                        |               0  |             883  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             31  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2929.922 ; gain = 0.000 ; free physical = 4242 ; free virtual = 27257
Ending Logic Optimization Task | Checksum: 1cee5520a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2929.922 ; gain = 56.027 ; free physical = 4243 ; free virtual = 27259

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.210 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 32 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 35 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 19b8cbb22

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3232 ; free virtual = 26248
Ending Power Optimization Task | Checksum: 19b8cbb22

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 4516.180 ; gain = 1586.258 ; free physical = 3266 ; free virtual = 26282

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1b993feec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3274 ; free virtual = 26290
Ending Final Cleanup Task | Checksum: 1b993feec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3274 ; free virtual = 26290

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3274 ; free virtual = 26290
Ending Netlist Obfuscation Task | Checksum: 1b993feec

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3276 ; free virtual = 26292
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:00 . Memory (MB): peak = 4516.180 ; gain = 1924.320 ; free physical = 3273 ; free virtual = 26289
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3276 ; free virtual = 26291
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3256 ; free virtual = 26276
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3266 ; free virtual = 26287
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3267 ; free virtual = 26291
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 21 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3215 ; free virtual = 26239
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10a12d31b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3215 ; free virtual = 26238
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3215 ; free virtual = 26239

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5d37ad98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3180 ; free virtual = 26204

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-896] Complex timing constraints detected. Disabling fast timing updates
Phase 1.3 Build Placer Netlist Model | Checksum: 12a295b25

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3155 ; free virtual = 26179

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12a295b25

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3152 ; free virtual = 26176
Phase 1 Placer Initialization | Checksum: 12a295b25

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3152 ; free virtual = 26175

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11591c58f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3048 ; free virtual = 26072

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3033 ; free virtual = 26057

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: ed16ab39

Time (s): cpu = 00:01:42 ; elapsed = 00:00:36 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3035 ; free virtual = 26059
Phase 2 Global Placement | Checksum: 1dfc3c429

Time (s): cpu = 00:01:45 ; elapsed = 00:00:37 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3040 ; free virtual = 26064

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dfc3c429

Time (s): cpu = 00:01:46 ; elapsed = 00:00:37 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3039 ; free virtual = 26063

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18bb035a4

Time (s): cpu = 00:01:49 ; elapsed = 00:00:38 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3036 ; free virtual = 26060

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c1f094e3

Time (s): cpu = 00:01:50 ; elapsed = 00:00:38 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3038 ; free virtual = 26062

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1073068f1

Time (s): cpu = 00:01:53 ; elapsed = 00:00:40 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3007 ; free virtual = 26031

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 12e552e39

Time (s): cpu = 00:01:53 ; elapsed = 00:00:40 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3005 ; free virtual = 26029

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 16e174d12

Time (s): cpu = 00:01:55 ; elapsed = 00:00:42 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2974 ; free virtual = 25998

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 130b49d7c

Time (s): cpu = 00:02:00 ; elapsed = 00:00:43 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2987 ; free virtual = 26011

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1015dfdfc

Time (s): cpu = 00:02:01 ; elapsed = 00:00:44 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2986 ; free virtual = 26010

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 5d027e01

Time (s): cpu = 00:02:01 ; elapsed = 00:00:44 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2993 ; free virtual = 26017
Phase 3 Detail Placement | Checksum: 5d027e01

Time (s): cpu = 00:02:02 ; elapsed = 00:00:45 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2993 ; free virtual = 26016

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e6e05017

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 3469 loads.
INFO: [Place 46-45] Replicated bufg driver zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 1 success, 1 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f3ff918e

Time (s): cpu = 00:02:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2989 ; free virtual = 26013
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.934. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b6aa6669

Time (s): cpu = 00:02:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2991 ; free virtual = 26015
Phase 4.1 Post Commit Optimization | Checksum: 1b6aa6669

Time (s): cpu = 00:02:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2992 ; free virtual = 26016

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b6aa6669

Time (s): cpu = 00:02:14 ; elapsed = 00:00:49 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3009 ; free virtual = 26033
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2960 ; free virtual = 25984

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2adb79c57

Time (s): cpu = 00:02:23 ; elapsed = 00:00:58 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2965 ; free virtual = 25989

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2965 ; free virtual = 25989
Phase 4.4 Final Placement Cleanup | Checksum: 322647c0f

Time (s): cpu = 00:02:23 ; elapsed = 00:00:58 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2962 ; free virtual = 25986
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 322647c0f

Time (s): cpu = 00:02:24 ; elapsed = 00:00:59 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2965 ; free virtual = 25989
Ending Placer Task | Checksum: 2984d6c69

Time (s): cpu = 00:02:24 ; elapsed = 00:00:59 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3089 ; free virtual = 26113
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:29 ; elapsed = 00:01:01 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3090 ; free virtual = 26114
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3089 ; free virtual = 26113
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3067 ; free virtual = 26104
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3040 ; free virtual = 26106
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3073 ; free virtual = 26109
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3036 ; free virtual = 26073
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3070 ; free virtual = 26107
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 21 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3042 ; free virtual = 26080
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3020 ; free virtual = 26070
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 2988 ; free virtual = 26067
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4516.180 ; gain = 0.000 ; free physical = 3021 ; free virtual = 26071
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 21 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e330b29f ConstDB: 0 ShapeSum: be0f83dc RouteDB: f70d35ee

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 113cdc6e4

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 4765.191 ; gain = 249.012 ; free physical = 2646 ; free virtual = 25696
Post Restoration Checksum: NetGraph: f9454e58 NumContArr: 1881f0b7 Constraints: 88e7f336 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19aaf3245

Time (s): cpu = 00:01:21 ; elapsed = 00:01:04 . Memory (MB): peak = 4765.191 ; gain = 249.012 ; free physical = 2656 ; free virtual = 25706

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19aaf3245

Time (s): cpu = 00:01:22 ; elapsed = 00:01:04 . Memory (MB): peak = 4799.062 ; gain = 282.883 ; free physical = 2578 ; free virtual = 25628

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19aaf3245

Time (s): cpu = 00:01:22 ; elapsed = 00:01:04 . Memory (MB): peak = 4799.062 ; gain = 282.883 ; free physical = 2578 ; free virtual = 25628

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 15d66ad5a

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2547 ; free virtual = 25597

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 14957e275

Time (s): cpu = 00:01:38 ; elapsed = 00:01:11 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2566 ; free virtual = 25616
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.115  | TNS=0.000  | WHS=-0.050 | THS=-4.697 |

Phase 2 Router Initialization | Checksum: 1d0fe5fcd

Time (s): cpu = 00:01:46 ; elapsed = 00:01:13 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2560 ; free virtual = 25610

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14c8d2d4e

Time (s): cpu = 00:02:12 ; elapsed = 00:01:22 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2525 ; free virtual = 25575

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4644
 Number of Nodes with overlaps = 397
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.879  | TNS=0.000  | WHS=-0.007 | THS=-0.011 |

Phase 4.1 Global Iteration 0 | Checksum: 1ce7d67d6

Time (s): cpu = 00:02:50 ; elapsed = 00:01:37 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2526 ; free virtual = 25576

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1dd15b254

Time (s): cpu = 00:02:50 ; elapsed = 00:01:37 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2525 ; free virtual = 25575
Phase 4 Rip-up And Reroute | Checksum: 1dd15b254

Time (s): cpu = 00:02:50 ; elapsed = 00:01:37 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2525 ; free virtual = 25575

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2cd049cc8

Time (s): cpu = 00:02:55 ; elapsed = 00:01:39 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2531 ; free virtual = 25581
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.879  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2cd049cc8

Time (s): cpu = 00:02:56 ; elapsed = 00:01:39 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2529 ; free virtual = 25580

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2cd049cc8

Time (s): cpu = 00:02:56 ; elapsed = 00:01:39 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2531 ; free virtual = 25581
Phase 5 Delay and Skew Optimization | Checksum: 2cd049cc8

Time (s): cpu = 00:02:56 ; elapsed = 00:01:39 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2528 ; free virtual = 25578

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e4772511

Time (s): cpu = 00:03:00 ; elapsed = 00:01:40 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2532 ; free virtual = 25582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.879  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2a59ff870

Time (s): cpu = 00:03:00 ; elapsed = 00:01:40 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2530 ; free virtual = 25580
Phase 6 Post Hold Fix | Checksum: 2a59ff870

Time (s): cpu = 00:03:00 ; elapsed = 00:01:40 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2530 ; free virtual = 25580

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.13047 %
  Global Horizontal Routing Utilization  = 0.839529 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 269c3902f

Time (s): cpu = 00:03:01 ; elapsed = 00:01:41 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2525 ; free virtual = 25575

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 269c3902f

Time (s): cpu = 00:03:01 ; elapsed = 00:01:41 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2526 ; free virtual = 25576

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 269c3902f

Time (s): cpu = 00:03:02 ; elapsed = 00:01:42 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2503 ; free virtual = 25553

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.879  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 269c3902f

Time (s): cpu = 00:03:02 ; elapsed = 00:01:42 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2508 ; free virtual = 25559
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:02 ; elapsed = 00:01:42 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2615 ; free virtual = 25665

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:08 ; elapsed = 00:01:45 . Memory (MB): peak = 4888.305 ; gain = 372.125 ; free physical = 2616 ; free virtual = 25666
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4888.305 ; gain = 0.000 ; free physical = 2615 ; free virtual = 25666
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4888.305 ; gain = 0.000 ; free physical = 2598 ; free virtual = 25661
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4888.305 ; gain = 0.000 ; free physical = 2570 ; free virtual = 25672
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4888.305 ; gain = 0.000 ; free physical = 2609 ; free virtual = 25675
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 4976.348 ; gain = 0.000 ; free physical = 2487 ; free virtual = 25553
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
115 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4976.348 ; gain = 0.000 ; free physical = 2434 ; free virtual = 25511
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 21 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4976.348 ; gain = 0.000 ; free physical = 2421 ; free virtual = 25500
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4976.348 ; gain = 0.000 ; free physical = 2402 ; free virtual = 25493
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4976.348 ; gain = 0.000 ; free physical = 2357 ; free virtual = 25488
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/mode4_test/rfdc_multi_cores_mode4/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4976.348 ; gain = 0.000 ; free physical = 2398 ; free virtual = 25492
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Aug 15 18:38:50 2020...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.922 ; gain = 0.000 ; free physical = 5150 ; free virtual = 28245
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.227 ; gain = 47.336 ; free physical = 3696 ; free virtual = 26790
Restored from archive | CPU: 1.890000 secs | Memory: 30.469467 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.227 ; gain = 47.336 ; free physical = 3698 ; free virtual = 26792
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.227 ; gain = 0.000 ; free physical = 3703 ; free virtual = 26797
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  SRLC32E => SRL16E: 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2810.227 ; gain = 1415.305 ; free physical = 3705 ; free virtual = 26799
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 21 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 30 listed).
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot2_6_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_56/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot4_78/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_cores_mode4_inst/rfdc_multi_cores_mode4_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 32 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 3704.039 ; gain = 893.812 ; free physical = 3271 ; free virtual = 26431
INFO: [Common 17-206] Exiting Vivado at Sat Aug 15 18:40:35 2020...
[Sat Aug 15 18:40:35 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 3618.586 ; gain = 0.000 ; free physical = 5242 ; free virtual = 28404
# cd [get_property DIRECTORY [current_project]]
# if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Negative Slack: 1.879639 ns
# if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# }
No timing violations => Total Negative Slack: 0.000000 ns
# if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Hold Slack: 0.012440 ns
# if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# }
No timing violations => Total Hold Slack: 0.000000 ns
INFO: [Common 17-206] Exiting Vivado at Sat Aug 15 18:40:35 2020...
