INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/CPU.sim/test_ALU/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
