// Seed: 21897148
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_6 = ~id_5;
  assign id_1 = id_1;
  wire module_0;
  assign id_6 = id_5 ? 1 : id_2;
  wire id_7, id_8, id_9;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1
);
  supply0 id_4;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
  assign modCall_1.type_6 = 0;
  id_7(
      .id_0(),
      .id_1(id_3),
      .id_2(id_5),
      .id_3(1),
      .id_4(1),
      .id_5(1'b0),
      .id_6(id_3 == 1),
      .id_7(id_0),
      .id_8(1),
      .id_9(id_1),
      .id_10(id_1.id_4),
      .id_11(id_3)
  );
endmodule
