

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Wed Apr  3 15:29:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_filt_Pipeline_VITIS_LOOP_18_1_fu_132  |filt_Pipeline_VITIS_LOOP_18_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   11|    1727|   1312|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    140|    -|
|Register         |        -|    -|     264|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   11|    1991|   1454|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    5|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|   0|  100|  168|    0|
    |grp_filt_Pipeline_VITIS_LOOP_18_1_fu_132  |filt_Pipeline_VITIS_LOOP_18_1  |        0|  11|  772|  313|    0|
    |gmem_m_axi_U                              |gmem_m_axi                     |        2|   0|  855|  831|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                               |        2|  11| 1727| 1312|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |                   Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_filt_Pipeline_VITIS_LOOP_18_1_fu_132_y_TREADY  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                              |          |   0|  0|   2|           1|           1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  113|         24|    1|         24|
    |gmem_blk_n_AR          |    9|          2|    1|          2|
    |gmem_blk_n_R           |    9|          2|    1|          2|
    |x_TREADY_int_regslice  |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  140|         30|    4|         30|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |  23|   0|   23|          0|
    |gmem_addr_read_10_reg_271                              |  16|   0|   16|          0|
    |gmem_addr_read_1_reg_226                               |  16|   0|   16|          0|
    |gmem_addr_read_2_reg_231                               |  16|   0|   16|          0|
    |gmem_addr_read_3_reg_236                               |  16|   0|   16|          0|
    |gmem_addr_read_4_reg_241                               |  16|   0|   16|          0|
    |gmem_addr_read_5_reg_246                               |  16|   0|   16|          0|
    |gmem_addr_read_6_reg_251                               |  16|   0|   16|          0|
    |gmem_addr_read_7_reg_256                               |  16|   0|   16|          0|
    |gmem_addr_read_8_reg_261                               |  16|   0|   16|          0|
    |gmem_addr_read_9_reg_266                               |  16|   0|   16|          0|
    |gmem_addr_read_reg_221                                 |  16|   0|   16|          0|
    |gmem_addr_reg_215                                      |  64|   0|   64|          0|
    |grp_filt_Pipeline_VITIS_LOOP_18_1_fu_132_ap_start_reg  |   1|   0|    1|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 264|   0|  264|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+--------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          filt|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          filt|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|          gmem|       pointer|
|y_TDATA                |  out|   16|          axis|    y_V_data_V|       pointer|
|y_TVALID               |  out|    1|          axis|    y_V_dest_V|       pointer|
|y_TREADY               |   in|    1|          axis|    y_V_dest_V|       pointer|
|y_TDEST                |  out|    1|          axis|    y_V_dest_V|       pointer|
|y_TKEEP                |  out|    2|          axis|    y_V_keep_V|       pointer|
|y_TSTRB                |  out|    2|          axis|    y_V_strb_V|       pointer|
|y_TUSER                |  out|    1|          axis|    y_V_user_V|       pointer|
|y_TLAST                |  out|    1|          axis|    y_V_last_V|       pointer|
|y_TID                  |  out|    1|          axis|      y_V_id_V|       pointer|
|x_TDATA                |   in|   16|          axis|    x_V_data_V|       pointer|
|x_TVALID               |   in|    1|          axis|    x_V_dest_V|       pointer|
|x_TREADY               |  out|    1|          axis|    x_V_dest_V|       pointer|
|x_TDEST                |   in|    1|          axis|    x_V_dest_V|       pointer|
|x_TKEEP                |   in|    2|          axis|    x_V_keep_V|       pointer|
|x_TSTRB                |   in|    2|          axis|    x_V_strb_V|       pointer|
|x_TUSER                |   in|    1|          axis|    x_V_user_V|       pointer|
|x_TLAST                |   in|    1|          axis|    x_V_last_V|       pointer|
|x_TID                  |   in|    1|          axis|      x_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c" [filt.cpp:11]   --->   Operation 24 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %c_read, i32 1, i32 63" [filt.cpp:11]   --->   Operation 25 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i63 %p_cast" [filt.cpp:11]   --->   Operation 26 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %p_cast_cast" [filt.cpp:11]   --->   Operation 27 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 28 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i32 11" [filt.cpp:11]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 29 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i32 11" [filt.cpp:11]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 30 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i32 11" [filt.cpp:11]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 31 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i32 11" [filt.cpp:11]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 32 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i32 11" [filt.cpp:11]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 33 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i32 11" [filt.cpp:11]   --->   Operation 33 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 34 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i32 11" [filt.cpp:11]   --->   Operation 34 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 35 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i32 11" [filt.cpp:11]   --->   Operation 35 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 36 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr" [filt.cpp:11]   --->   Operation 36 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 37 [1/1] (7.30ns)   --->   "%gmem_addr_read_1 = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr" [filt.cpp:11]   --->   Operation 37 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 38 [1/1] (7.30ns)   --->   "%gmem_addr_read_2 = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr" [filt.cpp:11]   --->   Operation 38 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 39 [1/1] (7.30ns)   --->   "%gmem_addr_read_3 = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr" [filt.cpp:11]   --->   Operation 39 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 40 [1/1] (7.30ns)   --->   "%gmem_addr_read_4 = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr" [filt.cpp:11]   --->   Operation 40 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 41 [1/1] (7.30ns)   --->   "%gmem_addr_read_5 = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr" [filt.cpp:11]   --->   Operation 41 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 42 [1/1] (7.30ns)   --->   "%gmem_addr_read_6 = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr" [filt.cpp:11]   --->   Operation 42 'read' 'gmem_addr_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 43 [1/1] (7.30ns)   --->   "%gmem_addr_read_7 = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr" [filt.cpp:11]   --->   Operation 43 'read' 'gmem_addr_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 44 [1/1] (7.30ns)   --->   "%gmem_addr_read_8 = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr" [filt.cpp:11]   --->   Operation 44 'read' 'gmem_addr_read_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 45 [1/1] (7.30ns)   --->   "%gmem_addr_read_9 = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr" [filt.cpp:11]   --->   Operation 45 'read' 'gmem_addr_read_9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 46 [1/1] (7.30ns)   --->   "%gmem_addr_read_10 = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr" [filt.cpp:11]   --->   Operation 46 'read' 'gmem_addr_read_10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 5.58>
ST_21 : Operation 47 [1/1] (0.00ns)   --->   "%empty_19 = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 48 [2/2] (5.58ns)   --->   "%call_ln11 = call void @filt_Pipeline_VITIS_LOOP_18_1, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, i16 %gmem_addr_read_10, i16 %gmem_addr_read, i16 %gmem_addr_read_9, i16 %gmem_addr_read_8, i16 %gmem_addr_read_7, i16 %gmem_addr_read_6, i16 %gmem_addr_read_5, i16 %gmem_addr_read_4, i16 %gmem_addr_read_3, i16 %gmem_addr_read_2, i16 %gmem_addr_read_1, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9" [filt.cpp:11]   --->   Operation 48 'call' 'call_ln11' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 4.90>
ST_22 : Operation 49 [1/2] (4.90ns)   --->   "%call_ln11 = call void @filt_Pipeline_VITIS_LOOP_18_1, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, i16 %gmem_addr_read_10, i16 %gmem_addr_read, i16 %gmem_addr_read_9, i16 %gmem_addr_read_8, i16 %gmem_addr_read_7, i16 %gmem_addr_read_6, i16 %gmem_addr_read_5, i16 %gmem_addr_read_4, i16 %gmem_addr_read_3, i16 %gmem_addr_read_2, i16 %gmem_addr_read_1, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9" [filt.cpp:11]   --->   Operation 49 'call' 'call_ln11' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 50 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [filt.cpp:11]   --->   Operation 50 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln11 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [filt.cpp:11]   --->   Operation 51 'specinterface' 'specinterface_ln11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 11, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y_V_data_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %y_V_keep_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %y_V_strb_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_user_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_last_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_id_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_dest_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_V_data_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %x_V_keep_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %x_V_strb_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_user_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_last_V"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_id_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_dest_V"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 72 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln18 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_10" [filt.cpp:18]   --->   Operation 72 'specaxissidechannel' 'specaxissidechannel_ln18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 73 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln18 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_11" [filt.cpp:18]   --->   Operation 73 'specaxissidechannel' 'specaxissidechannel_ln18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln58 = ret" [filt.cpp:58]   --->   Operation 74 'ret' 'ret_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ y_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_read                   (read               ) [ 000000000000000000000000]
p_cast                   (partselect         ) [ 000000000000000000000000]
p_cast_cast              (sext               ) [ 000000000000000000000000]
gmem_addr                (getelementptr      ) [ 001111111111111111111000]
empty                    (readreq            ) [ 000000000000000000000000]
gmem_addr_read           (read               ) [ 000000000001111111111110]
gmem_addr_read_1         (read               ) [ 000000000000111111111110]
gmem_addr_read_2         (read               ) [ 000000000000011111111110]
gmem_addr_read_3         (read               ) [ 000000000000001111111110]
gmem_addr_read_4         (read               ) [ 000000000000000111111110]
gmem_addr_read_5         (read               ) [ 000000000000000011111110]
gmem_addr_read_6         (read               ) [ 000000000000000001111110]
gmem_addr_read_7         (read               ) [ 000000000000000000111110]
gmem_addr_read_8         (read               ) [ 000000000000000000011110]
gmem_addr_read_9         (read               ) [ 000000000000000000001110]
gmem_addr_read_10        (read               ) [ 000000000000000000000110]
empty_19                 (wait               ) [ 000000000000000000000000]
call_ln11                (call               ) [ 000000000000000000000000]
spectopmodule_ln11       (spectopmodule      ) [ 000000000000000000000000]
specinterface_ln11       (specinterface      ) [ 000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000000000000000000]
specaxissidechannel_ln18 (specaxissidechannel) [ 000000000000000000000000]
specaxissidechannel_ln18 (specaxissidechannel) [ 000000000000000000000000]
ret_ln58                 (ret                ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_Pipeline_VITIS_LOOP_18_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="c_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_readreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="1"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="9"/>
<pin id="130" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 gmem_addr_read_1/11 gmem_addr_read_2/12 gmem_addr_read_3/13 gmem_addr_read_4/14 gmem_addr_read_5/15 gmem_addr_read_6/16 gmem_addr_read_7/17 gmem_addr_read_8/18 gmem_addr_read_9/19 gmem_addr_read_10/20 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_filt_Pipeline_VITIS_LOOP_18_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="2" slack="0"/>
<pin id="136" dir="0" index="3" bw="2" slack="0"/>
<pin id="137" dir="0" index="4" bw="1" slack="0"/>
<pin id="138" dir="0" index="5" bw="1" slack="0"/>
<pin id="139" dir="0" index="6" bw="1" slack="0"/>
<pin id="140" dir="0" index="7" bw="1" slack="0"/>
<pin id="141" dir="0" index="8" bw="16" slack="1"/>
<pin id="142" dir="0" index="9" bw="16" slack="11"/>
<pin id="143" dir="0" index="10" bw="16" slack="2"/>
<pin id="144" dir="0" index="11" bw="16" slack="3"/>
<pin id="145" dir="0" index="12" bw="16" slack="4"/>
<pin id="146" dir="0" index="13" bw="16" slack="5"/>
<pin id="147" dir="0" index="14" bw="16" slack="6"/>
<pin id="148" dir="0" index="15" bw="16" slack="7"/>
<pin id="149" dir="0" index="16" bw="16" slack="8"/>
<pin id="150" dir="0" index="17" bw="16" slack="9"/>
<pin id="151" dir="0" index="18" bw="16" slack="10"/>
<pin id="152" dir="0" index="19" bw="16" slack="0"/>
<pin id="153" dir="0" index="20" bw="2" slack="0"/>
<pin id="154" dir="0" index="21" bw="2" slack="0"/>
<pin id="155" dir="0" index="22" bw="1" slack="0"/>
<pin id="156" dir="0" index="23" bw="1" slack="0"/>
<pin id="157" dir="0" index="24" bw="1" slack="0"/>
<pin id="158" dir="0" index="25" bw="1" slack="0"/>
<pin id="159" dir="0" index="26" bw="16" slack="0"/>
<pin id="160" dir="0" index="27" bw="16" slack="0"/>
<pin id="161" dir="0" index="28" bw="16" slack="0"/>
<pin id="162" dir="0" index="29" bw="16" slack="0"/>
<pin id="163" dir="0" index="30" bw="16" slack="0"/>
<pin id="164" dir="0" index="31" bw="16" slack="0"/>
<pin id="165" dir="0" index="32" bw="16" slack="0"/>
<pin id="166" dir="0" index="33" bw="16" slack="0"/>
<pin id="167" dir="0" index="34" bw="16" slack="0"/>
<pin id="168" dir="0" index="35" bw="16" slack="0"/>
<pin id="169" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/21 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="63" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="0" index="3" bw="7" slack="0"/>
<pin id="200" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_cast_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="63" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="gmem_addr_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="215" class="1005" name="gmem_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="1"/>
<pin id="217" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="221" class="1005" name="gmem_addr_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="11"/>
<pin id="223" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="226" class="1005" name="gmem_addr_read_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="10"/>
<pin id="228" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="gmem_addr_read_1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="gmem_addr_read_2_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="9"/>
<pin id="233" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="gmem_addr_read_2 "/>
</bind>
</comp>

<comp id="236" class="1005" name="gmem_addr_read_3_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="8"/>
<pin id="238" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="gmem_addr_read_3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="gmem_addr_read_4_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="7"/>
<pin id="243" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_read_4 "/>
</bind>
</comp>

<comp id="246" class="1005" name="gmem_addr_read_5_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="6"/>
<pin id="248" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr_read_5 "/>
</bind>
</comp>

<comp id="251" class="1005" name="gmem_addr_read_6_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="5"/>
<pin id="253" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr_read_6 "/>
</bind>
</comp>

<comp id="256" class="1005" name="gmem_addr_read_7_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="4"/>
<pin id="258" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_read_7 "/>
</bind>
</comp>

<comp id="261" class="1005" name="gmem_addr_read_8_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="3"/>
<pin id="263" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_read_8 "/>
</bind>
</comp>

<comp id="266" class="1005" name="gmem_addr_read_9_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="2"/>
<pin id="268" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_9 "/>
</bind>
</comp>

<comp id="271" class="1005" name="gmem_addr_read_10_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="64" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="170"><net_src comp="68" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="132" pin=5"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="132" pin=6"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="132" pin=7"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="132" pin=19"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="132" pin=20"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="132" pin=21"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="132" pin=22"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="132" pin=23"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="132" pin=24"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="132" pin=25"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="132" pin=26"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="132" pin=27"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="132" pin=28"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="132" pin=29"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="132" pin=30"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="132" pin=31"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="132" pin=32"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="132" pin=33"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="132" pin=34"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="132" pin=35"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="114" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="58" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="208"><net_src comp="195" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="224"><net_src comp="127" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="132" pin=9"/></net>

<net id="229"><net_src comp="127" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="132" pin=18"/></net>

<net id="234"><net_src comp="127" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="132" pin=17"/></net>

<net id="239"><net_src comp="127" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="132" pin=16"/></net>

<net id="244"><net_src comp="127" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="132" pin=15"/></net>

<net id="249"><net_src comp="127" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="132" pin=14"/></net>

<net id="254"><net_src comp="127" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="132" pin=13"/></net>

<net id="259"><net_src comp="127" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="132" pin=12"/></net>

<net id="264"><net_src comp="127" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="132" pin=11"/></net>

<net id="269"><net_src comp="127" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="132" pin=10"/></net>

<net id="274"><net_src comp="127" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="132" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V_data_V | {21 22 }
	Port: y_V_keep_V | {21 22 }
	Port: y_V_strb_V | {21 22 }
	Port: y_V_user_V | {21 22 }
	Port: y_V_last_V | {21 22 }
	Port: y_V_id_V | {21 22 }
	Port: y_V_dest_V | {21 22 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg | {21 22 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_1 | {21 22 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_2 | {21 22 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_3 | {21 22 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_4 | {21 22 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_5 | {21 22 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_6 | {21 22 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_7 | {21 22 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_8 | {21 22 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_9 | {21 22 }
 - Input state : 
	Port: filt : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: filt : c | {1 }
	Port: filt : x_V_data_V | {21 22 }
	Port: filt : x_V_keep_V | {21 22 }
	Port: filt : x_V_strb_V | {21 22 }
	Port: filt : x_V_user_V | {21 22 }
	Port: filt : x_V_last_V | {21 22 }
	Port: filt : x_V_id_V | {21 22 }
	Port: filt : x_V_dest_V | {21 22 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg | {21 22 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_1 | {21 22 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_2 | {21 22 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_3 | {21 22 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_4 | {21 22 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_5 | {21 22 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_6 | {21 22 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_7 | {21 22 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_8 | {21 22 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_9 | {21 22 }
  - Chain level:
	State 1
		p_cast_cast : 1
		gmem_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   call   | grp_filt_Pipeline_VITIS_LOOP_18_1_fu_132 |    11   | 18.0645 |   440   |   203   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   read   |            c_read_read_fu_114            |    0    |    0    |    0    |    0    |
|          |              grp_read_fu_127             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  readreq |            grp_readreq_fu_120            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|partselect|               p_cast_fu_195              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   sext   |            p_cast_cast_fu_205            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    11   | 18.0645 |   440   |   203   |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|gmem_addr_read_10_reg_271|   16   |
| gmem_addr_read_1_reg_226|   16   |
| gmem_addr_read_2_reg_231|   16   |
| gmem_addr_read_3_reg_236|   16   |
| gmem_addr_read_4_reg_241|   16   |
| gmem_addr_read_5_reg_246|   16   |
| gmem_addr_read_6_reg_251|   16   |
| gmem_addr_read_7_reg_256|   16   |
| gmem_addr_read_8_reg_261|   16   |
| gmem_addr_read_9_reg_266|   16   |
|  gmem_addr_read_reg_221 |   16   |
|    gmem_addr_reg_215    |   16   |
+-------------------------+--------+
|          Total          |   192  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |   18   |   440  |   203  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   192  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |   18   |   632  |   203  |
+-----------+--------+--------+--------+--------+
