5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd case4.1.vcd -o case4.1.cdd -v case4.1.v
3 0 $root $root NA 0 0 1
3 0 main main case4.1.v 1 95 1
2 1 30 80013 1 1 0 0 0 clr_tag_toed
2 2 30 80013 0 2a 20000 0 0 1 2 2
2 3 30 80013 1 29 20008 1 2 1 2 2
2 4 29 80012 1 1 0 0 0 tag_timeout
2 5 29 80012 0 2a 20000 0 0 1 2 2
2 6 29 80012 1 29 20000 4 5 1 2 2
2 7 28 80015 1 1 0 0 0 split_resp_tag
2 8 28 80015 0 2a 20000 0 0 1 2 2
2 9 28 80015 1 29 20008 7 8 1 2 2
2 10 27 80018 1 1 0 0 0 split_resp_active
2 11 27 80018 0 2a 20000 0 0 1 2 2
2 12 27 80018 1 29 20008 10 11 1 2 2
2 13 26 80020 1 1 0 0 0 pcix_pio_timeout_recorder
2 14 26 80020 0 2a 20000 0 0 1 2 2
2 15 26 80020 1 29 20000 13 14 1 2 2
2 16 24 90023 1 1 0 0 0 display_tagto_current_state
2 17 24 90023 0 2a 20000 0 0 1 2 2
2 18 24 90023 1 29 20000 16 17 1 2 2
2 19 24 90020 1 2b 20000 15 18 1 2 2
2 20 24 90018 1 2b 20008 12 19 1 2 2
2 21 24 90015 1 2b 20008 9 20 1 2 2
2 22 24 90012 1 2b 20008 6 21 1 2 2
2 23 24 90013 3 2b 2100a 3 22 1 2 2
2 24 30 16001a 2 3d 12600a 0 0 1 2 1102 $u0
2 25 78 110015 33 1 c 0 0 clock
2 26 78 9000f 0 2a 20000 0 0 1 2 2
2 27 78 90015 4d 27 2100a 25 26 1 2 2
2 28 78 37003d 1 1 0 0 0 next_st
2 29 78 180032 0 1 400 0 0 display_tagto_current_state
2 30 78 18003d 19 38 6002 28 29
2 31 90 8000c 1 3d 121002 0 0 1 2 102 $u5
1 A 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 STATE_A 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 B 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 STATE_B 0 80000 1 0 31 0 32 1 4 0 0 0 0 0 0 0
1 C 0 80000 1 0 31 0 32 1 4 0 0 0 0 0 0 0
1 STATE_C 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 clock 12 83000c 1 0 0 0 1 1 1102
1 display_tagto_current_state 13 3000c 1 0 2 0 3 1 2a
1 next_st 15 83000c 1 0 2 0 3 1 2a
1 pcix_pio_timeout_recorder 16 3000c 1 0 7 0 8 1 aa aa
1 split_resp_active 17 3000c 1 0 0 0 1 1 2
1 split_resp_tag 18 3000c 1 0 2 0 3 1 2a
1 tag_timeout 19 3000c 1 0 2 0 3 1 2a
1 clr_tag_toed 20 3000c 1 0 0 0 1 1 2
1 ascii_display_tagto_state 21 83000c 1 0 79 0 80 1 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
4 24 23 0
4 23 24 0
4 30 27 27
4 27 30 0
4 31 0 0
3 1 main.$u0 main.$u0 case4.1.v 0 76 1
2 32 31 e0028 1 1 0 0 0 display_tagto_current_state
2 33 31 4000a 0 1 400 0 0 next_st
2 34 31 40028 1 37 11002 32 33
2 35 38 1f001f 1 32 4 0 0 A
2 36 38 30020 1 23 0 0 35 display_tagto_current_state
2 37 33 8000b 3 0 2000a 0 0 1 4 1
2 38 38 0 1 2d 20006 36 37 1 2 102
2 39 52 1f001f 1 32 8 0 0 B
2 40 52 30020 1 23 0 0 39 display_tagto_current_state
2 41 52 0 1 2d 20006 40 37 1 2 102
2 42 65 1f001f 1 32 8 0 0 C
2 43 65 30020 1 23 0 0 42 display_tagto_current_state
2 44 65 0 1 2d 20006 43 37 1 2 102
2 45 65 230027 0 3d 120002 0 0 1 2 2 $u3
2 46 52 230027 0 3d 120002 0 0 1 2 2 $u2
2 47 38 230027 0 3d 120002 0 0 1 2 2 $u1
4 45 0 0
4 44 45 0
4 46 0 0
4 41 46 44
4 47 0 0
4 38 47 41
4 34 38 38
3 1 main.$u0.$u1 main.$u0.$u1 case4.1.v 0 46 1
2 48 41 22002a 0 0 20010 0 0 56 16 1 10 55 11 11 10 10 11 1 10 10 11 5 11
2 49 41 6001e 0 1 400 0 0 ascii_display_tagto_state
2 50 41 6002a 0 37 11022 48 49
2 51 44 b0023 0 1 10 0 0 pcix_pio_timeout_recorder
2 52 44 a000a 0 1e 20020 51 0 1 2 2
2 53 44 60024 0 39 22 52 0
2 54 45 130019 0 32 10 0 0 STATE_B
2 55 45 9000f 0 1 400 0 0 next_st
2 56 45 90019 0 37 22 54 55
4 56 0 0
4 53 56 0
4 50 53 53
3 1 main.$u0.$u2 main.$u0.$u2 case4.1.v 0 59 1
2 57 55 22002a 0 0 20010 0 0 56 16 4 10 55 11 11 10 10 11 1 10 10 11 5 11
2 58 55 6001e 0 1 400 0 0 ascii_display_tagto_state
2 59 55 6002a 0 37 11022 57 58
2 60 58 100016 0 32 10 0 0 STATE_C
2 61 58 6000c 0 1 400 0 0 next_st
2 62 58 60016 0 37 22 60 61
4 62 0 0
4 59 62 62
3 1 main.$u0.$u3 main.$u0.$u3 case4.1.v 0 74 1
2 63 68 22002a 0 0 20010 0 0 56 16 5 10 55 11 11 10 10 11 1 10 10 11 5 11
2 64 68 6001e 0 1 400 0 0 ascii_display_tagto_state
2 65 68 6002a 0 37 11022 63 64
2 66 72 33003d 0 1 10 0 0 tag_timeout
2 67 72 21002e 0 1 10 0 0 split_resp_tag
2 68 72 21003d 0 11 20030 66 67 1 2 2
2 69 72 b001b 0 1 10 0 0 split_resp_active
2 70 72 b003e 0 18 20030 68 69 1 2 2
2 71 71 a0015 0 1 10 0 0 clr_tag_toed
2 72 71 a003f 0 17 20030 70 71 1 2 2
2 73 71 60040 0 39 22 72 0
2 74 73 130019 0 32 10 0 0 STATE_A
2 75 73 9000f 0 1 400 0 0 next_st
2 76 73 90019 0 37 22 74 75
4 76 0 0
4 73 76 0
4 65 73 73
3 1 main.$u4 main.$u4 case4.1.v 0 88 1
3 1 main.$u5 main.$u5 case4.1.v 0 93 1
2 77 91 9000c 1 0 20004 0 0 1 4 0
2 78 91 10005 0 1 400 0 0 clock
2 79 91 1000c 1 37 11006 77 78
2 80 92 b000b 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 81 92 9000c 65 2c 22000a 80 0 32 2 aa aa aa aa aa aa aa aa
2 82 92 17001b 32 1 1c 0 0 clock
2 83 92 160016 32 1b 2002c 82 0 1 2 1102
2 84 92 e0012 0 1 400 0 0 clock
2 85 92 e001b 32 37 602e 83 84
4 85 81 81
4 81 85 0
4 79 81 81
