/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.35
Hash     : d4a5e5a
Date     : Feb  9 2024
Type     : Engineering
Log Time   : Fri Feb  9 09:16:01 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 34
# Timing Graph Levels: 68

#Path 1
Startpoint: main_uart_rx_fifo_level0[4].Q[0] (dffre clocked by sys_clk)
Endpoint  : out:serial_sink_ready.outpad[0] (.output clocked by sys_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_level0[4].C[0] (dffre)                         0.894     0.894
main_uart_rx_fifo_level0[4].Q[0] (dffre) [clock-to-output]       0.154     1.048
serial_sink_ready.in[0] (.names)                                 0.085     1.133
serial_sink_ready.out[0] (.names)                                0.099     1.233
out:serial_sink_ready.outpad[0] (.output)                        1.370     2.603
data arrival time                                                          2.603

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.603
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.603


#Path 2
Startpoint: serial_sink_valid.inpad[0] (.input clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[3].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
serial_sink_valid.inpad[0] (.input)                               0.000     0.000
main_uart_rx_fifo_wrport_we.in[0] (.names)                        1.559     1.559
main_uart_rx_fifo_wrport_we.out[0] (.names)                       0.136     1.694
$abc$49251$li012_li012.in[4] (.names)                             1.262     2.956
$abc$49251$li012_li012.out[0] (.names)                            0.054     3.010
main_uart_rx_fifo_produce[3].D[0] (dffre)                         0.000     3.010
data arrival time                                                           3.010

clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
main_uart_rx_fifo_produce[3].C[0] (dffre)                         0.894     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -3.010
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.147


#Path 3
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[1] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[17].in[1] (.names)                        0.722     1.771
VexRiscv.lastStageRegFileWrite_payload_data[17].out[0] (.names)                       0.218     1.989
WDATA_A2[1]_2.in[0] (.names)                                                          0.366     2.355
WDATA_A2[1]_2.out[0] (.names)                                                         0.197     2.551
DATA_OUT_B2[10]_2.WDATA_A2[1] (RS_TDP36K)                                             0.342     2.893
data arrival time                                                                               2.893

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.893
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.143


#Path 4
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[2] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                          0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                        0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[2].in[1] (.names)                        0.722     1.771
VexRiscv.lastStageRegFileWrite_payload_data[2].out[0] (.names)                       0.197     1.968
WDATA_A1[2]_2.in[0] (.names)                                                         0.308     2.275
WDATA_A1[2]_2.out[0] (.names)                                                        0.136     2.411
DATA_OUT_B2[10]_2.WDATA_A1[2] (RS_TDP36K)                                            0.402     2.813
data arrival time                                                                              2.813

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                              0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.099     0.796
data required time                                                                             0.796
----------------------------------------------------------------------------------------------------
data required time                                                                             0.796
data arrival time                                                                             -2.813
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.018


#Path 5
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[3] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[19].in[1] (.names)                        0.783     1.832
VexRiscv.lastStageRegFileWrite_payload_data[19].out[0] (.names)                       0.197     2.029
WDATA_A2[3]_2.in[0] (.names)                                                          0.247     2.275
WDATA_A2[3]_2.out[0] (.names)                                                         0.136     2.411
DATA_OUT_B2[10]_2.WDATA_A2[3] (RS_TDP36K)                                             0.338     2.749
data arrival time                                                                               2.749

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.749
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.999


#Path 6
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[9] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[25].in[1] (.names)                        0.664     1.713
VexRiscv.lastStageRegFileWrite_payload_data[25].out[0] (.names)                       0.148     1.861
WDATA_A2[9]_2.in[0] (.names)                                                          0.308     2.168
WDATA_A2[9]_2.out[0] (.names)                                                         0.218     2.386
DATA_OUT_B2[10]_2.WDATA_A2[9] (RS_TDP36K)                                             0.342     2.728
data arrival time                                                                               2.728

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.728
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.978


#Path 7
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                       0.000     0.000
sys_clk.inpad[0] (.input)                                                                  0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                       0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                                     0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                                    0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                                  0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                                  0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                                  0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                                  0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                                  0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                                 0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                                0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                                 0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                                0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                                 0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                                0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                                 0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                                0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                                 0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                                0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                                 0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                                0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                                 0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                                0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                                 0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                                0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                                 0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                                0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                                 0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                                0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                                 0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                                0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                                 0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry)                                0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry)                                 0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry)                                0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry)                                 0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry)                                0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry)                                 0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry)                                0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry)                                 0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry)                                0.020     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry)                                 0.000     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cout[0] (adder_carry)                                0.020     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cin[0] (adder_carry)                                 0.000     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry)                                0.020     2.169
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry)                                 0.000     2.169
$auto$maccmap.cc:240:synth$7143.C[28].cout[0] (adder_carry)                                0.020     2.189
$auto$maccmap.cc:240:synth$7143.C[29].cin[0] (adder_carry)                                 0.000     2.189
$auto$maccmap.cc:240:synth$7143.C[29].cout[0] (adder_carry)                                0.020     2.209
$auto$maccmap.cc:240:synth$7143.C[30].cin[0] (adder_carry)                                 0.000     2.209
$auto$maccmap.cc:240:synth$7143.C[30].cout[0] (adder_carry)                                0.020     2.229
$abc$45830$auto$maccmap.cc:240:synth$7143.co.cin[0] (adder_carry)                          0.000     2.229
$abc$45830$auto$maccmap.cc:240:synth$7143.co.sumout[0] (adder_carry)                       0.037     2.265
$abc$49251$li082_li082.in[1] (.names)                                                      0.366     2.631
$abc$49251$li082_li082.out[0] (.names)                                                     0.197     2.828
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].D[0] (dffre)                             0.000     2.828
data arrival time                                                                                    2.828

clock sys_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                       0.000     0.000
sys_clk.inpad[0] (.input)                                                                  0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].C[0] (dffre)                             0.894     0.894
clock uncertainty                                                                          0.000     0.894
cell setup time                                                                           -0.032     0.863
data required time                                                                                   0.863
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.863
data arrival time                                                                                   -2.828
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -1.965


#Path 8
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[5] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[21].in[1] (.names)                        0.305     1.353
VexRiscv.lastStageRegFileWrite_payload_data[21].out[0] (.names)                       0.218     1.571
WDATA_A2[5]_2.in[0] (.names)                                                          0.308     1.879
WDATA_A2[5]_2.out[0] (.names)                                                         0.197     2.076
DATA_OUT_B2[10]_2.WDATA_A2[5] (RS_TDP36K)                                             0.637     2.713
data arrival time                                                                               2.713

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.713
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.963


#Path 9
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[2] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[18].in[1] (.names)                        0.783     1.832
VexRiscv.lastStageRegFileWrite_payload_data[18].out[0] (.names)                       0.148     1.979
WDATA_A2[2]_2.in[0] (.names)                                                          0.366     2.345
WDATA_A2[2]_2.out[0] (.names)                                                         0.136     2.481
DATA_OUT_B2[10]_2.WDATA_A2[2] (RS_TDP36K)                                             0.220     2.700
data arrival time                                                                               2.700

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.700
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.950


#Path 10
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                       0.000     0.000
sys_clk.inpad[0] (.input)                                                                  0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                       0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                                     0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                                    0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                                  0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                                  0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                                  0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                                  0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                                  0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                                 0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                                0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                                 0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                                0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                                 0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                                0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                                 0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                                0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                                 0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                                0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                                 0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                                0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                                 0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                                0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                                 0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                                0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                                 0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                                0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                                 0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                                0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                                 0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                                0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                                 0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry)                                0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry)                                 0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry)                                0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry)                                 0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry)                                0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry)                                 0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry)                                0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry)                                 0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry)                                0.020     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry)                                 0.000     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cout[0] (adder_carry)                                0.020     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cin[0] (adder_carry)                                 0.000     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry)                                0.020     2.169
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry)                                 0.000     2.169
$auto$maccmap.cc:240:synth$7143.C[28].cout[0] (adder_carry)                                0.020     2.189
$auto$maccmap.cc:240:synth$7143.C[29].cin[0] (adder_carry)                                 0.000     2.189
$auto$maccmap.cc:240:synth$7143.C[29].cout[0] (adder_carry)                                0.020     2.209
$auto$maccmap.cc:240:synth$7143.C[30].cin[0] (adder_carry)                                 0.000     2.209
$auto$maccmap.cc:240:synth$7143.C[30].cout[0] (adder_carry)                                0.020     2.229
$abc$45830$auto$maccmap.cc:240:synth$7143.co.cin[0] (adder_carry)                          0.000     2.229
$abc$45830$auto$maccmap.cc:240:synth$7143.co.sumout[0] (adder_carry)                       0.037     2.265
$abc$49251$li084_li084.in[2] (.names)                                                      0.366     2.631
$abc$49251$li084_li084.out[0] (.names)                                                     0.136     2.767
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].D[0] (dffre)                             0.000     2.767
data arrival time                                                                                    2.767

clock sys_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                       0.000     0.000
sys_clk.inpad[0] (.input)                                                                  0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].C[0] (dffre)                             0.894     0.894
clock uncertainty                                                                          0.000     0.894
cell setup time                                                                           -0.032     0.863
data required time                                                                                   0.863
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.863
data arrival time                                                                                   -2.767
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -1.904


#Path 11
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[8] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[24].in[1] (.names)                        0.722     1.771
VexRiscv.lastStageRegFileWrite_payload_data[24].out[0] (.names)                       0.099     1.870
WDATA_A2[8]_2.in[0] (.names)                                                          0.085     1.955
WDATA_A2[8]_2.out[0] (.names)                                                         0.218     2.173
DATA_OUT_B2[10]_2.WDATA_A2[8] (RS_TDP36K)                                             0.463     2.637
data arrival time                                                                               2.637

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.637
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.887


#Path 12
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[12] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[12].in[1] (.names)                        0.543     1.591
VexRiscv.lastStageRegFileWrite_payload_data[12].out[0] (.names)                       0.148     1.739
WDATA_A1[12]_2.in[0] (.names)                                                         0.546     2.284
WDATA_A1[12]_2.out[0] (.names)                                                        0.099     2.383
DATA_OUT_B2[10]_2.WDATA_A1[12] (RS_TDP36K)                                            0.281     2.664
data arrival time                                                                               2.664

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.099     0.796
data required time                                                                              0.796
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.796
data arrival time                                                                              -2.664
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.868


#Path 13
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[6] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                          0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                        0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[6].in[1] (.names)                        0.485     1.533
VexRiscv.lastStageRegFileWrite_payload_data[6].out[0] (.names)                       0.197     1.730
WDATA_A1[6]_2.in[0] (.names)                                                         0.247     1.977
WDATA_A1[6]_2.out[0] (.names)                                                        0.099     2.076
DATA_OUT_B2[10]_2.WDATA_A1[6] (RS_TDP36K)                                            0.579     2.655
data arrival time                                                                              2.655

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                              0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.099     0.796
data required time                                                                             0.796
----------------------------------------------------------------------------------------------------
data required time                                                                             0.796
data arrival time                                                                             -2.655
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.859


#Path 14
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[6] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[22].in[1] (.names)                        0.783     1.832
VexRiscv.lastStageRegFileWrite_payload_data[22].out[0] (.names)                       0.197     2.029
WDATA_A2[6]_2.in[0] (.names)                                                          0.085     2.114
WDATA_A2[6]_2.out[0] (.names)                                                         0.148     2.262
DATA_OUT_B2[10]_2.WDATA_A2[6] (RS_TDP36K)                                             0.345     2.606
data arrival time                                                                               2.606

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.606
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.856


#Path 15
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[0] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                          0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                        0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[0].in[1] (.names)                        0.722     1.771
VexRiscv.lastStageRegFileWrite_payload_data[0].out[0] (.names)                       0.197     1.968
WDATA_A1[0]_2.in[0] (.names)                                                         0.085     2.053
WDATA_A1[0]_2.out[0] (.names)                                                        0.136     2.188
DATA_OUT_B2[10]_2.WDATA_A1[0] (RS_TDP36K)                                            0.457     2.646
data arrival time                                                                              2.646

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                              0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.099     0.796
data required time                                                                             0.796
----------------------------------------------------------------------------------------------------
data required time                                                                             0.796
data arrival time                                                                             -2.646
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.850


#Path 16
Startpoint: serial_sink_valid.inpad[0] (.input clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[0].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
serial_sink_valid.inpad[0] (.input)                              0.000     0.000
$abc$49251$li015_li015.in[2] (.names)                            2.574     2.574
$abc$49251$li015_li015.out[0] (.names)                           0.136     2.709
main_uart_rx_fifo_produce[0].D[0] (dffre)                        0.000     2.709
data arrival time                                                          2.709

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_produce[0].C[0] (dffre)                        0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.709
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.847


#Path 17
Startpoint: serial_sink_valid.inpad[0] (.input clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[1].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
serial_sink_valid.inpad[0] (.input)                              0.000     0.000
$abc$49251$li014_li014.in[3] (.names)                            2.574     2.574
$abc$49251$li014_li014.out[0] (.names)                           0.136     2.709
main_uart_rx_fifo_produce[1].D[0] (dffre)                        0.000     2.709
data arrival time                                                          2.709

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_produce[1].C[0] (dffre)                        0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.709
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.847


#Path 18
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[4] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[20].in[1] (.names)                        0.305     1.353
VexRiscv.lastStageRegFileWrite_payload_data[20].out[0] (.names)                       0.218     1.571
WDATA_A2[4]_2.in[0] (.names)                                                          0.247     1.818
WDATA_A2[4]_2.out[0] (.names)                                                         0.148     1.966
DATA_OUT_B2[10]_2.WDATA_A2[4] (RS_TDP36K)                                             0.576     2.542
data arrival time                                                                               2.542

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.542
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.792


#Path 19
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7].Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[7] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7].C[0] (dffre)                       0.894     0.894
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7].Q[0] (dffre) [clock-to-output]     0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[7].in[0] (.names)                         0.085     1.133
VexRiscv.lastStageRegFileWrite_payload_data[7].out[0] (.names)                        0.218     1.352
WDATA_A1[7]_2.in[0] (.names)                                                          0.725     2.077
WDATA_A1[7]_2.out[0] (.names)                                                         0.099     2.176
DATA_OUT_B2[10]_2.WDATA_A1[7] (RS_TDP36K)                                             0.399     2.576
data arrival time                                                                               2.576

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.099     0.796
data required time                                                                              0.796
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.796
data arrival time                                                                              -2.576
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.780


#Path 20
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[3] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                          0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                        0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[3].in[1] (.names)                        0.485     1.533
VexRiscv.lastStageRegFileWrite_payload_data[3].out[0] (.names)                       0.135     1.668
WDATA_A1[3]_2.in[0] (.names)                                                         0.247     1.915
WDATA_A1[3]_2.out[0] (.names)                                                        0.197     2.112
DATA_OUT_B2[10]_2.WDATA_A1[3] (RS_TDP36K)                                            0.460     2.573
data arrival time                                                                              2.573

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                              0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.099     0.796
data required time                                                                             0.796
----------------------------------------------------------------------------------------------------
data required time                                                                             0.796
data arrival time                                                                             -2.573
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.777


#Path 21
Startpoint: serial_sink_valid.inpad[0] (.input clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[2].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
serial_sink_valid.inpad[0] (.input)                              0.000     0.000
$abc$49251$li013_li013.in[4] (.names)                            2.574     2.574
$abc$49251$li013_li013.out[0] (.names)                           0.054     2.628
main_uart_rx_fifo_produce[2].D[0] (dffre)                        0.000     2.628
data arrival time                                                          2.628

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_produce[2].C[0] (dffre)                        0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.628
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.765


#Path 22
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[14] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[14].in[1] (.names)                        0.543     1.591
VexRiscv.lastStageRegFileWrite_payload_data[14].out[0] (.names)                       0.218     1.809
WDATA_A1[14]_2.in[0] (.names)                                                         0.085     1.894
WDATA_A1[14]_2.out[0] (.names)                                                        0.148     2.042
DATA_OUT_B2[10]_2.WDATA_A1[14] (RS_TDP36K)                                            0.518     2.560
data arrival time                                                                               2.560

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.099     0.796
data required time                                                                              0.796
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.796
data arrival time                                                                              -2.560
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.764


#Path 23
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[11] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[11].in[1] (.names)                        0.664     1.713
VexRiscv.lastStageRegFileWrite_payload_data[11].out[0] (.names)                       0.218     1.931
WDATA_A1[11]_2.in[0] (.names)                                                         0.247     2.178
WDATA_A1[11]_2.out[0] (.names)                                                        0.148     2.325
DATA_OUT_B2[10]_2.WDATA_A1[11] (RS_TDP36K)                                            0.220     2.545
data arrival time                                                                               2.545

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.099     0.796
data required time                                                                              0.796
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.796
data arrival time                                                                              -2.545
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.749


#Path 24
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[13] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[13].in[1] (.names)                        0.543     1.591
VexRiscv.lastStageRegFileWrite_payload_data[13].out[0] (.names)                       0.218     1.809
WDATA_A1[13]_2.in[0] (.names)                                                         0.085     1.894
WDATA_A1[13]_2.out[0] (.names)                                                        0.099     1.993
DATA_OUT_B2[10]_2.WDATA_A1[13] (RS_TDP36K)                                            0.518     2.512
data arrival time                                                                               2.512

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.099     0.796
data required time                                                                              0.796
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.796
data arrival time                                                                              -2.512
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.716


#Path 25
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[8] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                          0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                        0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[8].in[1] (.names)                        0.664     1.713
VexRiscv.lastStageRegFileWrite_payload_data[8].out[0] (.names)                       0.148     1.861
WDATA_A1[8]_2.in[0] (.names)                                                         0.085     1.946
WDATA_A1[8]_2.out[0] (.names)                                                        0.218     2.164
DATA_OUT_B2[10]_2.WDATA_A1[8] (RS_TDP36K)                                            0.338     2.502
data arrival time                                                                              2.502

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                              0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.099     0.796
data required time                                                                             0.796
----------------------------------------------------------------------------------------------------
data required time                                                                             0.796
data arrival time                                                                             -2.502
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.707


#Path 26
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[15] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[31].in[1] (.names)                        0.603     1.652
VexRiscv.lastStageRegFileWrite_payload_data[31].out[0] (.names)                       0.218     1.870
WDATA_A2[15]_2.in[0] (.names)                                                         0.085     1.955
WDATA_A2[15]_2.out[0] (.names)                                                        0.099     2.054
DATA_OUT_B2[10]_2.WDATA_A2[15] (RS_TDP36K)                                            0.399     2.454
data arrival time                                                                               2.454

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.454
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.704


#Path 27
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[0] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[16].in[1] (.names)                        0.603     1.652
VexRiscv.lastStageRegFileWrite_payload_data[16].out[0] (.names)                       0.148     1.800
WDATA_A2[0]_2.in[0] (.names)                                                          0.085     1.885
WDATA_A2[0]_2.out[0] (.names)                                                         0.218     2.103
DATA_OUT_B2[10]_2.WDATA_A2[0] (RS_TDP36K)                                             0.342     2.444
data arrival time                                                                               2.444

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.444
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.694


#Path 28
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[13] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[29].in[1] (.names)                        0.664     1.713
VexRiscv.lastStageRegFileWrite_payload_data[29].out[0] (.names)                       0.148     1.861
WDATA_A2[13]_2.in[0] (.names)                                                         0.085     1.946
WDATA_A2[13]_2.out[0] (.names)                                                        0.218     2.164
DATA_OUT_B2[10]_2.WDATA_A2[13] (RS_TDP36K)                                            0.281     2.444
data arrival time                                                                               2.444

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.444
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.694


#Path 29
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[12] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[28].in[1] (.names)                        0.664     1.713
VexRiscv.lastStageRegFileWrite_payload_data[28].out[0] (.names)                       0.099     1.812
WDATA_A2[12]_2.in[0] (.names)                                                         0.085     1.897
WDATA_A2[12]_2.out[0] (.names)                                                        0.197     2.094
DATA_OUT_B2[10]_2.WDATA_A2[12] (RS_TDP36K)                                            0.338     2.433
data arrival time                                                                               2.433

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.433
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.682


#Path 30
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[1] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                          0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                        0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[1].in[1] (.names)                        0.722     1.771
VexRiscv.lastStageRegFileWrite_payload_data[1].out[0] (.names)                       0.135     1.906
WDATA_A1[1]_2.in[0] (.names)                                                         0.085     1.991
WDATA_A1[1]_2.out[0] (.names)                                                        0.148     2.139
DATA_OUT_B2[10]_2.WDATA_A1[1] (RS_TDP36K)                                            0.339     2.478
data arrival time                                                                              2.478

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                              0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.099     0.796
data required time                                                                             0.796
----------------------------------------------------------------------------------------------------
data required time                                                                             0.796
data arrival time                                                                             -2.478
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.682


#Path 31
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[14] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[30].in[1] (.names)                        0.603     1.652
VexRiscv.lastStageRegFileWrite_payload_data[30].out[0] (.names)                       0.148     1.800
WDATA_A2[14]_2.in[0] (.names)                                                         0.085     1.885
WDATA_A2[14]_2.out[0] (.names)                                                        0.197     2.082
DATA_OUT_B2[10]_2.WDATA_A2[14] (RS_TDP36K)                                            0.339     2.420
data arrival time                                                                               2.420

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.420
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.670


#Path 32
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[9] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                          0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                        0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[9].in[1] (.names)                        0.664     1.713
VexRiscv.lastStageRegFileWrite_payload_data[9].out[0] (.names)                       0.099     1.812
WDATA_A1[9]_2.in[0] (.names)                                                         0.085     1.897
WDATA_A1[9]_2.out[0] (.names)                                                        0.218     2.115
DATA_OUT_B2[10]_2.WDATA_A1[9] (RS_TDP36K)                                            0.338     2.454
data arrival time                                                                              2.454

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                              0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.099     0.796
data required time                                                                             0.796
----------------------------------------------------------------------------------------------------
data required time                                                                             0.796
data arrival time                                                                             -2.454
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.658


#Path 33
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WEN_A2[0] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                      0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                    0.154     1.048
VexRiscv._zz_7.in[0] (.names)                                    0.664     1.713
VexRiscv._zz_7.out[0] (.names)                                   0.218     1.931
DATA_OUT_B2[10]_2.WEN_A2[0] (RS_TDP36K)                          0.399     2.330
data arrival time                                                          2.330

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                          0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.199     0.696
data required time                                                         0.696
--------------------------------------------------------------------------------
data required time                                                         0.696
data arrival time                                                         -2.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.635


#Path 34
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[7] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[23].in[1] (.names)                        0.603     1.652
VexRiscv.lastStageRegFileWrite_payload_data[23].out[0] (.names)                       0.148     1.800
WDATA_A2[7]_2.in[0] (.names)                                                          0.085     1.885
WDATA_A2[7]_2.out[0] (.names)                                                         0.218     2.103
DATA_OUT_B2[10]_2.WDATA_A2[7] (RS_TDP36K)                                             0.281     2.383
data arrival time                                                                               2.383

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.383
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.633


#Path 35
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[15] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[15].in[1] (.names)                        0.722     1.771
VexRiscv.lastStageRegFileWrite_payload_data[15].out[0] (.names)                       0.135     1.906
WDATA_A1[15]_2.in[0] (.names)                                                         0.085     1.991
WDATA_A1[15]_2.out[0] (.names)                                                        0.218     2.209
DATA_OUT_B2[10]_2.WDATA_A1[15] (RS_TDP36K)                                            0.220     2.429
data arrival time                                                                               2.429

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.099     0.796
data required time                                                                              0.796
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.796
data arrival time                                                                              -2.429
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.633


#Path 36
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[5] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                          0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                        0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[5].in[1] (.names)                        0.485     1.533
VexRiscv.lastStageRegFileWrite_payload_data[5].out[0] (.names)                       0.197     1.730
WDATA_A1[5]_2.in[0] (.names)                                                         0.085     1.815
WDATA_A1[5]_2.out[0] (.names)                                                        0.148     1.963
DATA_OUT_B2[10]_2.WDATA_A1[5] (RS_TDP36K)                                            0.457     2.420
data arrival time                                                                              2.420

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                              0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.099     0.796
data required time                                                                             0.796
----------------------------------------------------------------------------------------------------
data required time                                                                             0.796
data arrival time                                                                             -2.420
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.624


#Path 37
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[10] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[26].in[1] (.names)                        0.603     1.652
VexRiscv.lastStageRegFileWrite_payload_data[26].out[0] (.names)                       0.135     1.787
WDATA_A2[10]_2.in[0] (.names)                                                         0.085     1.872
WDATA_A2[10]_2.out[0] (.names)                                                        0.136     2.008
DATA_OUT_B2[10]_2.WDATA_A2[10] (RS_TDP36K)                                            0.339     2.346
data arrival time                                                                               2.346

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.346
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.596


#Path 38
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WEN_A1[0] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                      0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                    0.154     1.048
VexRiscv._zz_7.in[0] (.names)                                    0.664     1.713
VexRiscv._zz_7.out[0] (.names)                                   0.218     1.931
DATA_OUT_B2[10]_2.WEN_A1[0] (RS_TDP36K)                          0.399     2.330
data arrival time                                                          2.330

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                          0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.159     0.736
data required time                                                         0.736
--------------------------------------------------------------------------------
data required time                                                         0.736
data arrival time                                                         -2.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.595


#Path 39
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.BE_A2[1] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                      0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                    0.154     1.048
VexRiscv._zz_7.in[0] (.names)                                    0.664     1.713
VexRiscv._zz_7.out[0] (.names)                                   0.218     1.931
DATA_OUT_B2[10]_2.BE_A2[1] (RS_TDP36K)                           0.399     2.330
data arrival time                                                          2.330

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                          0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.119     0.775
data required time                                                         0.775
--------------------------------------------------------------------------------
data required time                                                         0.775
data arrival time                                                         -2.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.555


#Path 40
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.BE_A2[0] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                      0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                    0.154     1.048
VexRiscv._zz_7.in[0] (.names)                                    0.664     1.713
VexRiscv._zz_7.out[0] (.names)                                   0.218     1.931
DATA_OUT_B2[10]_2.BE_A2[0] (RS_TDP36K)                           0.399     2.330
data arrival time                                                          2.330

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                          0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.119     0.775
data required time                                                         0.775
--------------------------------------------------------------------------------
data required time                                                         0.775
data arrival time                                                         -2.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.555


#Path 41
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.BE_A1[1] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                      0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                    0.154     1.048
VexRiscv._zz_7.in[0] (.names)                                    0.664     1.713
VexRiscv._zz_7.out[0] (.names)                                   0.218     1.931
DATA_OUT_B2[10]_2.BE_A1[1] (RS_TDP36K)                           0.399     2.330
data arrival time                                                          2.330

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                          0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.112     0.783
data required time                                                         0.783
--------------------------------------------------------------------------------
data required time                                                         0.783
data arrival time                                                         -2.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.548


#Path 42
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.BE_A1[0] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                      0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                    0.154     1.048
VexRiscv._zz_7.in[0] (.names)                                    0.664     1.713
VexRiscv._zz_7.out[0] (.names)                                   0.218     1.931
DATA_OUT_B2[10]_2.BE_A1[0] (RS_TDP36K)                           0.399     2.330
data arrival time                                                          2.330

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                          0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.112     0.783
data required time                                                         0.783
--------------------------------------------------------------------------------
data required time                                                         0.783
data arrival time                                                         -2.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.548


#Path 43
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[0].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
builder_csr_bankarray_dat_r[6].C[0] (dffre)                       0.894     0.894
builder_csr_bankarray_dat_r[6].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$49251$li020_li020.in[0] (.names)                             1.140     2.188
$abc$49251$li020_li020.out[0] (.names)                            0.218     2.406
main_uart_rx_fifo_level0[0].D[0] (dffre)                          0.000     2.406
data arrival time                                                           2.406

clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
main_uart_rx_fifo_level0[0].C[0] (dffre)                          0.894     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -2.406
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.544


#Path 44
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[10] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[10].in[1] (.names)                        0.664     1.713
VexRiscv.lastStageRegFileWrite_payload_data[10].out[0] (.names)                       0.099     1.812
WDATA_A1[10]_2.in[0] (.names)                                                         0.085     1.897
WDATA_A1[10]_2.out[0] (.names)                                                        0.136     2.033
DATA_OUT_B2[10]_2.WDATA_A1[10] (RS_TDP36K)                                            0.281     2.313
data arrival time                                                                               2.313

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.099     0.796
data required time                                                                              0.796
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.796
data arrival time                                                                              -2.313
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.517


#Path 45
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[11] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                           0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                         0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[27].in[1] (.names)                        0.664     1.713
VexRiscv.lastStageRegFileWrite_payload_data[27].out[0] (.names)                       0.099     1.812
WDATA_A2[11]_2.in[0] (.names)                                                         0.085     1.897
WDATA_A2[11]_2.out[0] (.names)                                                        0.148     2.045
DATA_OUT_B2[10]_2.WDATA_A2[11] (RS_TDP36K)                                            0.220     2.265
data arrival time                                                                               2.265

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                               0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.144     0.750
data required time                                                                              0.750
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.750
data arrival time                                                                              -2.265
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.514


#Path 46
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[4].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
builder_csr_bankarray_dat_r[6].C[0] (dffre)                       0.894     0.894
builder_csr_bankarray_dat_r[6].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$49251$li016_li016.in[0] (.names)                             1.140     2.188
$abc$49251$li016_li016.out[0] (.names)                            0.173     2.361
main_uart_rx_fifo_level0[4].D[0] (dffre)                          0.000     2.361
data arrival time                                                           2.361

clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
main_uart_rx_fifo_level0[4].C[0] (dffre)                          0.894     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -2.361
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.498


#Path 47
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[3].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
builder_csr_bankarray_dat_r[6].C[0] (dffre)                       0.894     0.894
builder_csr_bankarray_dat_r[6].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$49251$li017_li017.in[0] (.names)                             1.140     2.188
$abc$49251$li017_li017.out[0] (.names)                            0.099     2.288
main_uart_rx_fifo_level0[3].D[0] (dffre)                          0.000     2.288
data arrival time                                                           2.288

clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
main_uart_rx_fifo_level0[3].C[0] (dffre)                          0.894     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -2.288
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.425


#Path 48
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                          0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                           0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry)                          0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry)                           0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry)                          0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry)                           0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry)                          0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry)                           0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry)                          0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry)                           0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry)                          0.020     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry)                           0.000     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cout[0] (adder_carry)                          0.020     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cin[0] (adder_carry)                           0.000     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry)                          0.020     2.169
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry)                           0.000     2.169
$auto$maccmap.cc:240:synth$7143.C[28].cout[0] (adder_carry)                          0.020     2.189
$auto$maccmap.cc:240:synth$7143.C[29].cin[0] (adder_carry)                           0.000     2.189
$auto$maccmap.cc:240:synth$7143.C[29].cout[0] (adder_carry)                          0.020     2.209
$auto$maccmap.cc:240:synth$7143.C[30].cin[0] (adder_carry)                           0.000     2.209
$auto$maccmap.cc:240:synth$7143.C[30].sumout[0] (adder_carry)                        0.037     2.246
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].D[0] (dffre)                       0.000     2.246
data arrival time                                                                              2.246

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.246
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.383


#Path 49
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[2].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
builder_csr_bankarray_dat_r[6].C[0] (dffre)                       0.894     0.894
builder_csr_bankarray_dat_r[6].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$49251$li018_li018.in[0] (.names)                             1.140     2.188
$abc$49251$li018_li018.out[0] (.names)                            0.054     2.242
main_uart_rx_fifo_level0[2].D[0] (dffre)                          0.000     2.242
data arrival time                                                           2.242

clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
main_uart_rx_fifo_level0[2].C[0] (dffre)                          0.894     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -2.242
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.380


#Path 50
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                          0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                           0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry)                          0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry)                           0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry)                          0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry)                           0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry)                          0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry)                           0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry)                          0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry)                           0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry)                          0.020     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry)                           0.000     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cout[0] (adder_carry)                          0.020     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cin[0] (adder_carry)                           0.000     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry)                          0.020     2.169
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry)                           0.000     2.169
$auto$maccmap.cc:240:synth$7143.C[28].cout[0] (adder_carry)                          0.020     2.189
$auto$maccmap.cc:240:synth$7143.C[29].cin[0] (adder_carry)                           0.000     2.189
$auto$maccmap.cc:240:synth$7143.C[29].sumout[0] (adder_carry)                        0.037     2.226
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].D[0] (dffre)                       0.000     2.226
data arrival time                                                                              2.226

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.226
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.363


#Path 51
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                          0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                           0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry)                          0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry)                           0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry)                          0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry)                           0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry)                          0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry)                           0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry)                          0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry)                           0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry)                          0.020     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry)                           0.000     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cout[0] (adder_carry)                          0.020     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cin[0] (adder_carry)                           0.000     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry)                          0.020     2.169
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry)                           0.000     2.169
$auto$maccmap.cc:240:synth$7143.C[28].sumout[0] (adder_carry)                        0.037     2.206
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].D[0] (dffre)                       0.000     2.206
data arrival time                                                                              2.206

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.206
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.343


#Path 52
Startpoint: $abc$45733$lo0.Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[4] (RS_TDP36K clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                                          0.894     0.894
$abc$45733$lo0.Q[0] (dffre) [clock-to-output]                                        0.154     1.048
VexRiscv.lastStageRegFileWrite_payload_data[4].in[1] (.names)                        0.305     1.353
VexRiscv.lastStageRegFileWrite_payload_data[4].out[0] (.names)                       0.099     1.452
WDATA_A1[4]_2.in[0] (.names)                                                         0.085     1.537
WDATA_A1[4]_2.out[0] (.names)                                                        0.135     1.673
DATA_OUT_B2[10]_2.WDATA_A1[4] (RS_TDP36K)                                            0.457     2.130
data arrival time                                                                              2.130

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                              0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.099     0.796
data required time                                                                             0.796
----------------------------------------------------------------------------------------------------
data required time                                                                             0.796
data arrival time                                                                             -2.130
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.334


#Path 53
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                          0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                           0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry)                          0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry)                           0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry)                          0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry)                           0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry)                          0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry)                           0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry)                          0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry)                           0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry)                          0.020     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry)                           0.000     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cout[0] (adder_carry)                          0.020     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cin[0] (adder_carry)                           0.000     2.149
$auto$maccmap.cc:240:synth$7143.C[27].sumout[0] (adder_carry)                        0.037     2.186
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].D[0] (dffre)                       0.000     2.186
data arrival time                                                                              2.186

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.186
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.323


#Path 54
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                          0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                           0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry)                          0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry)                           0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry)                          0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry)                           0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry)                          0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry)                           0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry)                          0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry)                           0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry)                          0.020     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry)                           0.000     2.129
$auto$maccmap.cc:240:synth$7143.C[26].sumout[0] (adder_carry)                        0.037     2.166
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].D[0] (dffre)                       0.000     2.166
data arrival time                                                                              2.166

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.166
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.303


#Path 55
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                          0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                           0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry)                          0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry)                           0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry)                          0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry)                           0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry)                          0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry)                           0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry)                          0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry)                           0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].sumout[0] (adder_carry)                        0.037     2.146
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].D[0] (dffre)                       0.000     2.146
data arrival time                                                                              2.146

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.146
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.283


#Path 56
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                          0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                           0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry)                          0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry)                           0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry)                          0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry)                           0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry)                          0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry)                           0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].sumout[0] (adder_carry)                        0.037     2.126
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].D[0] (dffre)                       0.000     2.126
data arrival time                                                                              2.126

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.126
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.263


#Path 57
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                          0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                           0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry)                          0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry)                           0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry)                          0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry)                           0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].sumout[0] (adder_carry)                        0.037     2.106
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].D[0] (dffre)                       0.000     2.106
data arrival time                                                                              2.106

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.106
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.243


#Path 58
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                          0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                           0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry)                          0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry)                           0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].sumout[0] (adder_carry)                        0.037     2.086
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].D[0] (dffre)                       0.000     2.086
data arrival time                                                                              2.086

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.086
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.223


#Path 59
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                          0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                           0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].sumout[0] (adder_carry)                        0.037     2.066
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].D[0] (dffre)                       0.000     2.066
data arrival time                                                                              2.066

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.066
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.203


#Path 60
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].sumout[0] (adder_carry)                        0.037     2.046
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].D[0] (dffre)                       0.000     2.046
data arrival time                                                                              2.046

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.046
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.183


#Path 61
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].sumout[0] (adder_carry)                        0.037     2.026
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18].D[0] (dffre)                       0.000     2.026
data arrival time                                                                              2.026

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.026
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.164


#Path 62
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].sumout[0] (adder_carry)                        0.037     2.006
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].D[0] (dffre)                       0.000     2.006
data arrival time                                                                              2.006

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.006
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.144


#Path 63
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[5] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[5].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[5] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[5].in[0] (.names)                        0.603     1.843
VexRiscv._zz_RegFilePlugin_regFile_port0[5].out[0] (.names)                       0.148     1.991
VexRiscv.execute_RS1[5].D[0] (dffre)                                              0.000     1.991
data arrival time                                                                           1.991

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[5].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                 0.000     0.894
cell setup time                                                                  -0.032     0.863
data required time                                                                          0.863
-------------------------------------------------------------------------------------------------
data required time                                                                          0.863
data arrival time                                                                          -1.991
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -1.128


#Path 64
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].sumout[0] (adder_carry)                        0.037     1.986
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].D[0] (dffre)                       0.000     1.986
data arrival time                                                                              1.986

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.986
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.124


#Path 65
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[7] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[7].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[7] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[7].in[0] (.names)                        0.546     1.785
VexRiscv._zz_RegFilePlugin_regFile_port0[7].out[0] (.names)                       0.197     1.982
VexRiscv.execute_RS1[7].D[0] (dffre)                                              0.000     1.982
data arrival time                                                                           1.982

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[7].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                 0.000     0.894
cell setup time                                                                  -0.032     0.863
data required time                                                                          0.863
-------------------------------------------------------------------------------------------------
data required time                                                                          0.863
data arrival time                                                                          -1.982
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -1.119


#Path 66
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].sumout[0] (adder_carry)                        0.037     1.967
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].D[0] (dffre)                       0.000     1.967
data arrival time                                                                              1.967

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.967
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.104


#Path 67
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[11] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[27].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B2[11] (RS_TDP36K) [clock-to-output]                       0.294     1.188
VexRiscv._zz_RegFilePlugin_regFile_port0[27].in[0] (.names)                        0.546     1.734
VexRiscv._zz_RegFilePlugin_regFile_port0[27].out[0] (.names)                       0.218     1.952
VexRiscv.execute_RS1[27].D[0] (dffre)                                              0.000     1.952
data arrival time                                                                            1.952

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[27].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -1.952
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -1.089


#Path 68
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].sumout[0] (adder_carry)                        0.037     1.947
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].D[0] (dffre)                       0.000     1.947
data arrival time                                                                              1.947

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.947
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.084


#Path 69
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[4] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[4].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[4] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[4].in[0] (.names)                        0.485     1.724
VexRiscv._zz_RegFilePlugin_regFile_port0[4].out[0] (.names)                       0.218     1.942
VexRiscv.execute_RS1[4].D[0] (dffre)                                              0.000     1.942
data arrival time                                                                           1.942

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[4].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                 0.000     0.894
cell setup time                                                                  -0.032     0.863
data required time                                                                          0.863
-------------------------------------------------------------------------------------------------
data required time                                                                          0.863
data arrival time                                                                          -1.942
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -1.080


#Path 70
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[2] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[2].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[2] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[2].in[0] (.names)                        0.543     1.782
VexRiscv._zz_RegFilePlugin_regFile_port0[2].out[0] (.names)                       0.148     1.930
VexRiscv.execute_RS1[2].D[0] (dffre)                                              0.000     1.930
data arrival time                                                                           1.930

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[2].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                 0.000     0.894
cell setup time                                                                  -0.032     0.863
data required time                                                                          0.863
-------------------------------------------------------------------------------------------------
data required time                                                                          0.863
data arrival time                                                                          -1.930
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -1.067


#Path 71
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry)                          0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry)                           0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].sumout[0] (adder_carry)                        0.037     1.927
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].D[0] (dffre)                       0.000     1.927
data arrival time                                                                              1.927

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.927
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.064


#Path 72
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[12] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[12].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                            0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[12] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[12].in[0] (.names)                        0.485     1.724
VexRiscv._zz_RegFilePlugin_regFile_port0[12].out[0] (.names)                       0.197     1.921
VexRiscv.execute_RS1[12].D[0] (dffre)                                              0.000     1.921
data arrival time                                                                            1.921

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[12].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -1.921
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -1.058


#Path 73
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[11] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[11].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                            0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[11] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[11].in[0] (.names)                        0.546     1.785
VexRiscv._zz_RegFilePlugin_regFile_port0[11].out[0] (.names)                       0.136     1.921
VexRiscv.execute_RS1[11].D[0] (dffre)                                              0.000     1.921
data arrival time                                                                            1.921

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[11].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -1.921
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -1.058


#Path 74
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].sumout[0] (adder_carry)                        0.037     1.907
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].D[0] (dffre)                       0.000     1.907
data arrival time                                                                              1.907

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.907
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.044


#Path 75
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[8] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[24].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B2[8] (RS_TDP36K) [clock-to-output]                        0.294     1.188
VexRiscv._zz_RegFilePlugin_regFile_port0[24].in[0] (.names)                        0.485     1.673
VexRiscv._zz_RegFilePlugin_regFile_port0[24].out[0] (.names)                       0.218     1.891
VexRiscv.execute_RS1[24].D[0] (dffre)                                              0.000     1.891
data arrival time                                                                            1.891

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[24].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -1.891
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -1.028


#Path 76
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].sumout[0] (adder_carry)                        0.037     1.887
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].D[0] (dffre)                       0.000     1.887
data arrival time                                                                              1.887

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.887
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.024


#Path 77
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[14] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[14].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                            0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[14] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[14].in[0] (.names)                        0.546     1.785
VexRiscv._zz_RegFilePlugin_regFile_port0[14].out[0] (.names)                       0.099     1.885
VexRiscv.execute_RS1[14].D[0] (dffre)                                              0.000     1.885
data arrival time                                                                            1.885

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[14].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -1.885
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -1.022


#Path 78
Startpoint: VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0].C[0] (dffre)                         0.894     0.894
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0].Q[0] (dffre) [clock-to-output]       0.154     1.048
VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0].D[0] (dffre)                       0.825     1.873
data arrival time                                                                               1.873

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.032     0.863
data required time                                                                              0.863
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.863
data arrival time                                                                              -1.873
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.010


#Path 79
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[1] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[17].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B2[1] (RS_TDP36K) [clock-to-output]                        0.294     1.188
VexRiscv._zz_RegFilePlugin_regFile_port0[17].in[0] (.names)                        0.485     1.673
VexRiscv._zz_RegFilePlugin_regFile_port0[17].out[0] (.names)                       0.197     1.870
VexRiscv.execute_RS1[17].D[0] (dffre)                                              0.000     1.870
data arrival time                                                                            1.870

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[17].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -1.870
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -1.007


#Path 80
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[10] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[26].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B2[10] (RS_TDP36K) [clock-to-output]                       0.294     1.188
VexRiscv._zz_RegFilePlugin_regFile_port0[26].in[0] (.names)                        0.485     1.673
VexRiscv._zz_RegFilePlugin_regFile_port0[26].out[0] (.names)                       0.197     1.870
VexRiscv.execute_RS1[26].D[0] (dffre)                                              0.000     1.870
data arrival time                                                                            1.870

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[26].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -1.870
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -1.007


#Path 81
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                 0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                               0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                              0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                           0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                            0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                           0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                            0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                           0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                            0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                           0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                            0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                           0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                            0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                           0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                           0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry)                          0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry)                           0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].sumout[0] (adder_carry)                        0.037     1.867
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].D[0] (dffre)                       0.000     1.867
data arrival time                                                                              1.867

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.867
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.004


#Path 82
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[0] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[0].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[0] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[0].in[0] (.names)                        0.427     1.666
VexRiscv._zz_RegFilePlugin_regFile_port0[0].out[0] (.names)                       0.197     1.863
VexRiscv.execute_RS1[0].D[0] (dffre)                                              0.000     1.863
data arrival time                                                                           1.863

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[0].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                 0.000     0.894
cell setup time                                                                  -0.032     0.863
data required time                                                                          0.863
-------------------------------------------------------------------------------------------------
data required time                                                                          0.863
data arrival time                                                                          -1.863
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -1.001


#Path 83
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[1] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[1].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[1] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[1].in[0] (.names)                        0.424     1.663
VexRiscv._zz_RegFilePlugin_regFile_port0[1].out[0] (.names)                       0.197     1.860
VexRiscv.execute_RS1[1].D[0] (dffre)                                              0.000     1.860
data arrival time                                                                           1.860

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[1].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                 0.000     0.894
cell setup time                                                                  -0.032     0.863
data required time                                                                          0.863
-------------------------------------------------------------------------------------------------
data required time                                                                          0.863
data arrival time                                                                          -1.860
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -0.998


#Path 84
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[9] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[9].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[9] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[9].in[0] (.names)                        0.424     1.663
VexRiscv._zz_RegFilePlugin_regFile_port0[9].out[0] (.names)                       0.197     1.860
VexRiscv.execute_RS1[9].D[0] (dffre)                                              0.000     1.860
data arrival time                                                                           1.860

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[9].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                 0.000     0.894
cell setup time                                                                  -0.032     0.863
data required time                                                                          0.863
-------------------------------------------------------------------------------------------------
data required time                                                                          0.863
data arrival time                                                                          -1.860
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -0.998


#Path 85
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[3] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[3].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[3] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[3].in[0] (.names)                        0.485     1.724
VexRiscv._zz_RegFilePlugin_regFile_port0[3].out[0] (.names)                       0.135     1.860
VexRiscv.execute_RS1[3].D[0] (dffre)                                              0.000     1.860
data arrival time                                                                           1.860

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                 0.000     0.894
cell setup time                                                                  -0.032     0.863
data required time                                                                          0.863
-------------------------------------------------------------------------------------------------
data required time                                                                          0.863
data arrival time                                                                          -1.860
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -0.997


#Path 86
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[13] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[13].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                            0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[13] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[13].in[0] (.names)                        0.485     1.724
VexRiscv._zz_RegFilePlugin_regFile_port0[13].out[0] (.names)                       0.135     1.860
VexRiscv.execute_RS1[13].D[0] (dffre)                                              0.000     1.860
data arrival time                                                                            1.860

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[13].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -1.860
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -0.997


#Path 87
Startpoint: main_uart_rx_fifo_level0[1].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[1].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_level0[1].C[0] (dffre)                         0.894     0.894
main_uart_rx_fifo_level0[1].Q[0] (dffre) [clock-to-output]       0.154     1.048
$abc$49251$li019_li019.in[0] (.names)                            0.587     1.635
$abc$49251$li019_li019.out[0] (.names)                           0.218     1.853
main_uart_rx_fifo_level0[1].D[0] (dffre)                         0.000     1.853
data arrival time                                                          1.853

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_level0[1].C[0] (dffre)                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.853
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.990


#Path 88
Startpoint: VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1].C[0] (dffre)                         0.894     0.894
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1].Q[0] (dffre) [clock-to-output]       0.154     1.048
VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1].D[0] (dffre)                       0.800     1.849
data arrival time                                                                               1.849

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                     0.000     0.894
cell setup time                                                                      -0.032     0.863
data required time                                                                              0.863
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.863
data arrival time                                                                              -1.849
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -0.986


#Path 89
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                              0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                             0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                          0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                           0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                          0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                           0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                          0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                           0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                          0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                           0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                          0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                           0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                          0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                          0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].sumout[0] (adder_carry)                       0.037     1.847
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].D[0] (dffre)                       0.000     1.847
data arrival time                                                                             1.847

clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                   0.000     0.894
cell setup time                                                                    -0.032     0.863
data required time                                                                            0.863
---------------------------------------------------------------------------------------------------
data required time                                                                            0.863
data arrival time                                                                            -1.847
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -0.984


#Path 90
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                              0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                             0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                          0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                           0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                          0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                           0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                          0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                           0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                          0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                           0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                          0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                           0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].sumout[0] (adder_carry)                        0.037     1.827
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].D[0] (dffre)                       0.000     1.827
data arrival time                                                                             1.827

clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                   0.000     0.894
cell setup time                                                                    -0.032     0.863
data required time                                                                            0.863
---------------------------------------------------------------------------------------------------
data required time                                                                            0.863
data arrival time                                                                            -1.827
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -0.964


#Path 91
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[10] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[10].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                            0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[10] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[10].in[0] (.names)                        0.485     1.724
VexRiscv._zz_RegFilePlugin_regFile_port0[10].out[0] (.names)                       0.099     1.824
VexRiscv.execute_RS1[10].D[0] (dffre)                                              0.000     1.824
data arrival time                                                                            1.824

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[10].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -1.824
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -0.961


#Path 92
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[8] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[8].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[8] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[8].in[0] (.names)                        0.485     1.724
VexRiscv._zz_RegFilePlugin_regFile_port0[8].out[0] (.names)                       0.099     1.824
VexRiscv.execute_RS1[8].D[0] (dffre)                                              0.000     1.824
data arrival time                                                                           1.824

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[8].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                 0.000     0.894
cell setup time                                                                  -0.032     0.863
data required time                                                                          0.863
-------------------------------------------------------------------------------------------------
data required time                                                                          0.863
data arrival time                                                                          -1.824
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -0.961


#Path 93
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[6] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[6].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[6] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[6].in[0] (.names)                        0.485     1.724
VexRiscv._zz_RegFilePlugin_regFile_port0[6].out[0] (.names)                       0.099     1.824
VexRiscv.execute_RS1[6].D[0] (dffre)                                              0.000     1.824
data arrival time                                                                           1.824

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[6].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                 0.000     0.894
cell setup time                                                                  -0.032     0.863
data required time                                                                          0.863
-------------------------------------------------------------------------------------------------
data required time                                                                          0.863
data arrival time                                                                          -1.824
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -0.961


#Path 94
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[14] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[30].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B2[14] (RS_TDP36K) [clock-to-output]                       0.294     1.188
VexRiscv._zz_RegFilePlugin_regFile_port0[30].in[0] (.names)                        0.485     1.673
VexRiscv._zz_RegFilePlugin_regFile_port0[30].out[0] (.names)                       0.148     1.821
VexRiscv.execute_RS1[30].D[0] (dffre)                                              0.000     1.821
data arrival time                                                                            1.821

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[30].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -1.821
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -0.958


#Path 95
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[12] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[28].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B2[12] (RS_TDP36K) [clock-to-output]                       0.294     1.188
VexRiscv._zz_RegFilePlugin_regFile_port0[28].in[0] (.names)                        0.485     1.673
VexRiscv._zz_RegFilePlugin_regFile_port0[28].out[0] (.names)                       0.148     1.821
VexRiscv.execute_RS1[28].D[0] (dffre)                                              0.000     1.821
data arrival time                                                                            1.821

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[28].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -1.821
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -0.958


#Path 96
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[9] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[25].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B2[9] (RS_TDP36K) [clock-to-output]                        0.294     1.188
VexRiscv._zz_RegFilePlugin_regFile_port0[25].in[0] (.names)                        0.485     1.673
VexRiscv._zz_RegFilePlugin_regFile_port0[25].out[0] (.names)                       0.148     1.821
VexRiscv.execute_RS1[25].D[0] (dffre)                                              0.000     1.821
data arrival time                                                                            1.821

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[25].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -1.821
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -0.958


#Path 97
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].C[0] (dffre)                         0.894     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].Q[0] (dffre) [clock-to-output]       0.154     1.048
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23].D[0] (dffre)                       0.764     1.812
data arrival time                                                                                1.812

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -1.812
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -0.949


#Path 98
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                                0.894     0.894
VexRiscv.execute_RS1[3].Q[0] (dffre) [clock-to-output]                              0.154     1.048
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry)                             0.624     1.672
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                          0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                           0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry)                          0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry)                           0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                          0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                           0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry)                          0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry)                           0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].sumout[0] (adder_carry)                        0.037     1.807
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].D[0] (dffre)                       0.000     1.807
data arrival time                                                                             1.807

clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                   0.000     0.894
cell setup time                                                                    -0.032     0.863
data required time                                                                            0.863
---------------------------------------------------------------------------------------------------
data required time                                                                            0.863
data arrival time                                                                            -1.807
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -0.944


#Path 99
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[15] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[15].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                            0.894     0.894
DATA_OUT_B2[10]_2.RDATA_B1[15] (RS_TDP36K) [clock-to-output]                       0.345     1.240
VexRiscv._zz_RegFilePlugin_regFile_port0[15].in[0] (.names)                        0.366     1.605
VexRiscv._zz_RegFilePlugin_regFile_port0[15].out[0] (.names)                       0.197     1.802
VexRiscv.execute_RS1[15].D[0] (dffre)                                              0.000     1.802
data arrival time                                                                            1.802

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[15].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -1.802
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -0.940


#Path 100
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15].D[0] (dffre clocked by sys_clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].C[0] (dffre)                         0.894     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].Q[0] (dffre) [clock-to-output]       0.154     1.048
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15].D[0] (dffre)                       0.742     1.791
data arrival time                                                                                1.791

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -1.791
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -0.928


#End of timing report
