
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: N-2018.03-SP1
Install: /home/macro/synopsys/fpga/N-2018.03-SP1
OS: CentOS Linux 7 (Core)
Hostname: localhost.localdomain

Implementation : idc_test

# Written on Sat Aug  5 08:37:57 2023

##### DESIGN INFO #######################################################

Top View:                "led_stream"
Constraint File(s):      "/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.sdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 7 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                      Ending                                        |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        System                                        |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                        ident_coreinst.comm_block_INST.tck            |     40.000           |     No paths         |     No paths         |     No paths                         
System                                        ident_coreinst.comm_block_INST.dr2_tck        |     40.000           |     No paths         |     No paths         |     No paths                         
System                                        ident_coreinst.comm_block_INST.ch_update      |     40.000           |     No paths         |     No paths         |     No paths                         
System                                        ident_coreinst.comm_block_INST.hcr_update     |     40.000           |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.tck            System                                        |     40.000           |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.tck            ident_coreinst.comm_block_INST.tck            |     40.000           |     No paths         |     20.000           |     20.000                           
ident_coreinst.comm_block_INST.tck            ident_coreinst.comm_block_INST.ch_update      |     40.000           |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.tck            led_stream|clk                                |     Diff grp         |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.dr2_tck        System                                        |     40.000           |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.dr2_tck        ident_coreinst.comm_block_INST.dr2_tck        |     40.000           |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.dr2_tck        ident_coreinst.comm_block_INST.hcr_update     |     40.000           |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.ch_update      ident_coreinst.comm_block_INST.tck            |     40.000           |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.ch_update      ident_coreinst.comm_block_INST.ch_update      |     40.000           |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.ch_update      led_stream|clk                                |     Diff grp         |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.hcr_update     System                                        |     40.000           |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.hcr_update     ident_coreinst.comm_block_INST.tck            |     40.000           |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.hcr_update     ident_coreinst.comm_block_INST.ch_update      |     40.000           |     No paths         |     No paths         |     No paths                         
led_stream|clk                                System                                        |     1000.000         |     No paths         |     No paths         |     No paths                         
led_stream|clk                                ident_coreinst.comm_block_INST.tck            |     Diff grp         |     No paths         |     No paths         |     No paths                         
led_stream|clk                                led_stream|clk                                |     1000.000         |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:led[0]
p:led[1]
p:led[2]
p:led[3]
p:led[4]
p:led[5]
p:led[6]
p:led[7]
p:rst_n


Ports without properties
************************

p:led[0] Missing syn_loc, IO Standard attribute(s)
p:led[1] Missing syn_loc, IO Standard attribute(s)
p:led[2] Missing syn_loc, IO Standard attribute(s)
p:led[3] Missing syn_loc, IO Standard attribute(s)
p:led[4] Missing syn_loc, IO Standard attribute(s)
p:led[5] Missing syn_loc, IO Standard attribute(s)
p:led[6] Missing syn_loc, IO Standard attribute(s)
p:led[7] Missing syn_loc, IO Standard attribute(s)
p:rst_n Missing syn_loc, IO Standard attribute(s)


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
