m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dmonk
vav_pat_gen_v1_0_0
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1556884996
!i10b 1
!s100 APL^iR^`WQlVnml3k^c7A0
IUG=JQ6[4i_A3SlYo9J9>R3
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 !s105 av_pat_gen_v1_0_vl_rfs_sv_unit
S1
R0
Z5 w1544171250
Z6 8/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/av_pat_gen_v1_0/hdl/av_pat_gen_v1_0_vl_rfs.sv
Z7 F/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/av_pat_gen_v1_0/hdl/av_pat_gen_v1_0_vl_rfs.sv
L0 3176
Z8 OL;L;10.6b;65
r1
!s85 0
31
Z9 !s108 1556884996.000000
Z10 !s107 /home/dmonk/.cxl.ip/incl/av_pat_gen_v1_0_0_defs.v|/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/av_pat_gen_v1_0/hdl/av_pat_gen_v1_0_vl_rfs.sv|
Z11 !s90 -64|-L|av_pat_gen_v1_0_0|+incdir+/home/dmonk/.cxl.ip/incl|-sv|-work|av_pat_gen_v1_0_0|-f|/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/av_pat_gen_v1_0_0/.cxl.systemverilog.av_pat_gen_v1_0_0.av_pat_gen_v1_0_0.lin64.cmf|
!i113 0
Z12 o-L av_pat_gen_v1_0_0 -sv -work av_pat_gen_v1_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z13 !s92 -L av_pat_gen_v1_0_0 +incdir+/home/dmonk/.cxl.ip/incl -sv -work av_pat_gen_v1_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z14 tCvgOpt 0
vav_pat_gen_v1_0_0_av_axi
R1
R2
!i10b 1
!s100 [fQlC>cMJ0`<Ygd5Fa0k]2
I?KhQj^cgSh0PXRYRDO@Y[1
R3
R4
S1
R0
R5
R6
R7
L0 6
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
vav_pat_gen_v1_0_0_dport
R1
R2
!i10b 1
!s100 `nQE<[?_Xi_keRfeT?ziP0
Ij1@eGzQF8XXWXM5zXl>zI3
R3
R4
S1
R0
R5
R6
R7
L0 1917
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
vav_pat_gen_v1_0_0_timing
R1
R2
!i10b 1
!s100 SXgBc0F:WG0cT_6f`@;SG2
IhPll=[05Zj4JHP6jeWDjQ1
R3
R4
S1
R0
R5
R6
R7
L0 740
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
vav_pat_gen_v1_0_0_video_pattern
R1
R2
!i10b 1
!s100 Sg`HeJViUIfm;cm2zWF]90
IOG]9iSD03:]G@Xn;3Eo7Z1
R3
R4
S1
R0
R5
R6
R7
L0 883
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
vpulse_clkcross_aud
R1
R2
!i10b 1
!s100 C4MKRolCbFM5d<XdGiQ^@1
I>G5DRGSTD_Kb4hiUeh=mZ3
R3
R4
S1
R0
R5
R6
R7
L0 3849
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
